Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Dec 18 16:54:41 2024
| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation
| Design       : KC705_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
LUTAR-1    Warning           LUT drives async reset alert                    4           
TIMING-16  Warning           Large setup violation                           145         
XDCB-5     Warning           Runtime inefficient way to find pin objects     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.113     -294.925                    145                12380        0.055        0.000                      0                12364       -0.714       -0.714                       1                  7410  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_sys_diff[0]                                                                             {0.000 2.500}        5.000           200.000         
clk_trans_diff[0]                                                                           {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 4.000}        8.000           125.000         
trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             {0.000 1.600}        3.200           312.500         
trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys_diff[0]                                                                                   0.445        0.000                      0                10960        0.058        0.000                      0                10960       -0.714       -0.714                       1                  6836  
clk_trans_diff[0]                                                                                                                                                                                                                             6.507        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.334        0.000                      0                  958        0.055        0.000                      0                  958       15.732        0.000                       0                   507  
trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                   0.857        0.000                      0                  113        0.108        0.000                      0                  113        0.098        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_diff[0]                                                                                  32.300        0.000                      0                    8                                                                        
trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             clk_sys_diff[0]                                                                                  -2.268     -171.216                    104                  104        0.292        0.000                      0                  104  
clk_sys_diff[0]                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.326        0.000                      0                    8                                                                        
clk_sys_diff[0]                                                                             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                  -3.113     -123.709                     41                   41        0.662        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_sys_diff[0]                                                                             clk_sys_diff[0]                                                                                   2.306        0.000                      0                  152        0.136        0.000                      0                  152  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.435        0.000                      0                  100        0.244        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_sys_diff[0]                                                                             
(none)                                                                                      clk_sys_diff[0]                                                                             clk_sys_diff[0]                                                                             
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_diff[0]                                                                             
(none)                                                                                      trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             clk_sys_diff[0]                                                                             
(none)                                                                                      clk_sys_diff[0]                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      clk_sys_diff[0]                                                                             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_sys_diff[0]                                                                                                                                                                         
(none)                                                                                      clk_trans_diff[0]                                                                                                                                                                       
(none)                                                                                      trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                                                                                                         
(none)                                                                                                                                                                                  clk_sys_diff[0]                                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_diff[0]
  To Clock:  clk_sys_diff[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.714ns,  Total Violation       -0.714ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.638ns (15.265%)  route 3.541ns (84.735%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.386     8.864    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y255        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.638ns (15.265%)  route 3.541ns (84.735%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.386     8.864    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y255        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.638ns (15.203%)  route 3.559ns (84.797%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 9.271 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.404     8.881    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.212     9.271    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C
                         clock pessimism              0.361     9.633    
                         clock uncertainty           -0.035     9.597    
    SLICE_X82Y255        FDRE (Setup_fdre_C_CE)      -0.267     9.330    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C
                         clock pessimism              0.361     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.540%)  route 0.157ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.604     2.101    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
    SLICE_X78Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        FDRE (Prop_fdre_C_Q)         0.107     2.208 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/Q
                         net (fo=34, routed)          0.157     2.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_LOAD_EN
    SLICE_X82Y256        SRL16E                                       r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.833     2.487    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
    SLICE_X82Y256        SRL16E                                       r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CLK
                         clock pessimism             -0.184     2.302    
    SLICE_X82Y256        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.005     2.307    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.242ns (56.302%)  route 0.188ns (43.698%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism             -0.164     2.338    
    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.540%)  route 0.157ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.604     2.101    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
    SLICE_X78Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        FDRE (Prop_fdre_C_Q)         0.107     2.208 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/Q
                         net (fo=34, routed)          0.157     2.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_LOAD_EN
    SLICE_X82Y256        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.833     2.487    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
    SLICE_X82Y256        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/C
                         clock pessimism             -0.184     2.302    
    SLICE_X82Y256        FDRE (Hold_fdre_C_CE)       -0.006     2.296    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.333ns (76.074%)  route 0.105ns (23.926%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.575     2.072    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X131Y247       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y247       FDRE (Prop_fdre_C_Q)         0.100     2.172 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/Q
                         net (fo=3, routed)           0.104     2.276    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]
    SLICE_X131Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.418 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.418    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1_n_0
    SLICE_X131Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.443 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.443    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]_i_1_n_0
    SLICE_X131Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.468 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.469    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]_i_1_n_0
    SLICE_X131Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.510    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]_i_1_n_7
    SLICE_X131Y250       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.880     2.534    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X131Y250       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/C
                         clock pessimism             -0.164     2.369    
    SLICE_X131Y250       FDRE (Hold_fdre_C_D)         0.071     2.440    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.271ns (61.864%)  route 0.167ns (38.136%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.545     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X114Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y247       FDRE (Prop_fdre_C_Q)         0.118     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/Q
                         net (fo=1, routed)           0.166     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_1[11]
    SLICE_X115Y249       LUT3 (Prop_lut3_I0_O)        0.028     2.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2/O
                         net (fo=1, routed)           0.000     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2_n_0
    SLICE_X115Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1_n_0
    SLICE_X115Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1_n_7
    SLICE_X115Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X115Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
                         clock pessimism             -0.164     2.339    
    SLICE_X115Y250       FDRE (Hold_fdre_C_D)         0.071     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.253ns (57.392%)  route 0.188ns (42.608%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism             -0.164     2.338    
    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.988%)  route 0.106ns (42.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.610     2.107    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
    SLICE_X82Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y250        FDRE (Prop_fdre_C_Q)         0.118     2.225 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.106     2.331    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg_n_0_[2]
    SLICE_X83Y249        LUT6 (Prop_lut6_I0_O)        0.028     2.359 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000     2.359    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]
    SLICE_X83Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.734     2.388    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
    SLICE_X83Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.164     2.223    
    SLICE_X83Y249        FDRE (Hold_fdre_C_D)         0.060     2.283    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.008%)  route 0.148ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.574     2.071    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X126Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y249       FDRE (Prop_fdre_C_Q)         0.107     2.178 r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/Q
                         net (fo=1, routed)           0.148     2.326    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.808     2.461    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.329     2.132    
    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.117     2.249    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.790%)  route 0.143ns (57.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.574     2.071    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X126Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y249       FDRE (Prop_fdre_C_Q)         0.107     2.178 r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/Q
                         net (fo=1, routed)           0.143     2.321    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.808     2.461    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.329     2.132    
    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.111     2.243    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.261ns (58.152%)  route 0.188ns (41.848%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_6
    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/C
                         clock pessimism             -0.164     2.338    
    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_diff[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_sys_diff[0] }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         5.000       -0.714     GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK           n/a            2.095         5.000       2.905      RAMB36_X5Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.095         5.000       2.905      RAMB36_X5Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK           n/a            2.095         5.000       2.905      RAMB36_X4Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.095         5.000       2.905      RAMB36_X4Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y2   trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0       clk_sys_BUFG_inst/I
Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X119Y242      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X121Y251      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X121Y251      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_trans_diff[0]
  To Clock:  clk_trans_diff[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_trans_diff[0]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_trans_diff[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y4   trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.973ns (26.506%)  route 2.698ns (73.494%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.476     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.600    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.064    37.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.385    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 29.334    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.973ns (26.535%)  route 2.694ns (73.465%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.600    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.065    37.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.386    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.973ns (26.535%)  route 2.694ns (73.465%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.600    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.066    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 29.340    

Slack (MET) :             29.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.973ns (27.165%)  route 2.609ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.387     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.600    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.066    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 29.425    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.973ns (27.465%)  route 2.570ns (72.535%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.348     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y234       LUT3 (Prop_lut3_I1_O)        0.132     7.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.600    37.358    
                         clock uncertainty           -0.035    37.322    
    SLICE_X110Y234       FDRE (Setup_fdre_C_D)        0.065    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                 29.464    

Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.973ns (28.570%)  route 2.433ns (71.430%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.211     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y234       LUT3 (Prop_lut3_I1_O)        0.132     7.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.600    37.358    
                         clock uncertainty           -0.035    37.322    
    SLICE_X110Y234       FDRE (Setup_fdre_C_D)        0.064    37.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.386    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.973ns (28.980%)  route 2.384ns (71.020%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.163     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X109Y234       LUT6 (Prop_lut6_I2_O)        0.132     7.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.623    37.381    
                         clock uncertainty           -0.035    37.345    
    SLICE_X109Y234       FDRE (Setup_fdre_C_D)        0.033    37.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.378    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 29.640    

Slack (MET) :             29.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.877ns (27.150%)  route 2.353ns (72.850%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.701     7.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X108Y234       LUT6 (Prop_lut6_I0_O)        0.043     7.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.244     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X108Y234       LUT6 (Prop_lut6_I0_O)        0.043     7.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X108Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.602    37.360    
                         clock uncertainty           -0.035    37.324    
    SLICE_X108Y234       FDRE (Setup_fdre_C_D)        0.064    37.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 29.777    

Slack (MET) :             29.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.388ns (12.255%)  route 2.778ns (87.745%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.238     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.259     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.358     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X120Y252       LUT3 (Prop_lut3_I1_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.754     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X116Y254       LUT6 (Prop_lut6_I1_O)        0.043     6.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.164     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X116Y254       LUT4 (Prop_lut4_I3_O)        0.043     7.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.502     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X116Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.229    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X116Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.499    37.394    
                         clock uncertainty           -0.035    37.358    
    SLICE_X116Y254       FDPE (Setup_fdpe_C_D)        0.013    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.815    

Slack (MET) :             29.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.487ns (15.719%)  route 2.611ns (84.281%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 36.762 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.238     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.259     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.358     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X120Y252       LUT5 (Prop_lut5_I2_O)        0.051     6.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           0.792     6.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6_n_0
    SLICE_X118Y241       LUT6 (Prop_lut6_I0_O)        0.134     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           0.461     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
    SLICE_X118Y237       LUT5 (Prop_lut5_I2_O)        0.043     7.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.000     7.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X118Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.096    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X118Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.579    37.341    
                         clock uncertainty           -0.035    37.305    
    SLICE_X118Y237       FDRE (Setup_fdre_C_D)        0.064    37.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 29.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X109Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.100     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.482     2.201    
    SLICE_X108Y242       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.485     2.198    
    SLICE_X110Y241       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X109Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.102     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.482     2.201    
    SLICE_X108Y242       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X109Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y242       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.143     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.482     2.201    
    SLICE_X110Y242       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.588%)  route 0.113ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y241       FDCE (Prop_fdce_C_Q)         0.091     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.485     2.198    
    SLICE_X110Y241       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.660%)  route 0.100ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X109Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y242       FDCE (Prop_fdce_C_Q)         0.091     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.100     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.482     2.201    
    SLICE_X110Y242       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y255       FDCE (Prop_fdce_C_Q)         0.100     2.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.849     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.515     2.270    
    SLICE_X117Y255       FDCE (Hold_fdce_C_D)         0.047     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y253       FDPE (Prop_fdpe_C_Q)         0.100     2.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.849     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.515     2.270    
    SLICE_X117Y253       FDPE (Hold_fdpe_C_D)         0.047     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.100     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.496     2.186    
    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.047     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.100     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.496     2.186    
    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.047     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y252  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X115Y243  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.388ns (18.449%)  route 1.715ns (81.551%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 5.601 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.524     4.762    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y261       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.274     5.601    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y261       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.231     5.832    
                         clock uncertainty           -0.035     5.797    
    SLICE_X134Y261       FDRE (Setup_fdre_C_CE)      -0.178     5.619    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.256     5.859    
                         clock uncertainty           -0.035     5.824    
    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.256     5.859    
                         clock uncertainty           -0.035     5.824    
    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.256     5.859    
                         clock uncertainty           -0.035     5.824    
    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.256     5.859    
                         clock uncertainty           -0.035     5.824    
    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.231     5.833    
                         clock uncertainty           -0.035     5.798    
    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.231     5.833    
                         clock uncertainty           -0.035     5.798    
    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.231     5.833    
                         clock uncertainty           -0.035     5.798    
    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.231     5.833    
                         clock uncertainty           -0.035     5.798    
    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.352ns (18.418%)  route 1.559ns (81.582%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 5.471 - 3.200 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.284     2.496    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X131Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y240       FDRE (Prop_fdre_C_Q)         0.223     2.719 f  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.469     3.188    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X130Y242       LUT4 (Prop_lut4_I1_O)        0.043     3.231 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.443     3.674    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X130Y241       LUT4 (Prop_lut4_I1_O)        0.043     3.717 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.195     3.912    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X130Y240       LUT2 (Prop_lut2_I0_O)        0.043     3.955 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.452     4.407    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X131Y243       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.144     5.471    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X131Y243       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.201     5.672    
                         clock uncertainty           -0.035     5.637    
    SLICE_X131Y243       FDRE (Setup_fdre_C_CE)      -0.201     5.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.651     1.218    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.373    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.218    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.047     1.265    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.375    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.270     1.220    
    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.047     1.267    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.313    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.250     1.140    
    SLICE_X132Y240       FDRE (Hold_fdre_C_D)         0.042     1.182    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.570     1.137    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y239       FDRE (Prop_fdre_C_Q)         0.118     1.255 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.310    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.249     1.137    
    SLICE_X130Y239       FDRE (Hold_fdre_C_D)         0.042     1.179    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.354    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/data_out
    SLICE_X133Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X133Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.239     1.151    
    SLICE_X133Y240       FDRE (Hold_fdre_C_D)         0.040     1.191    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.570     1.137    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y239       FDRE (Prop_fdre_C_Q)         0.118     1.255 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.351    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X131Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X131Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.238     1.148    
    SLICE_X131Y239       FDRE (Hold_fdre_C_D)         0.040     1.188    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.651     1.218    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.091     1.309 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.415    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.269     1.218    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.006     1.224    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.091     1.311 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.417    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.270     1.220    
    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.006     1.226    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     1.484    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X132Y258       LUT4 (Prop_lut4_I0_O)        0.028     1.512 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.512    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.270     1.220    
    SLICE_X132Y258       FDRE (Hold_fdre_C_D)         0.087     1.307    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     1.404    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X132Y240       LUT4 (Prop_lut4_I0_O)        0.028     1.432 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.432    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.250     1.140    
    SLICE_X132Y240       FDRE (Hold_fdre_C_D)         0.087     1.227    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.408         3.200       1.792      BUFGCTRL_X0Y16      trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X131Y257      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X131Y257      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y260      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y260      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_sys_diff[0]

Setup :            0  Failing Endpoints,  Worst Slack       32.300ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.800%)  route 0.372ns (61.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.372     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                 32.300    

Slack (MET) :             32.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.623ns  (logic 0.236ns (37.886%)  route 0.387ns (62.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.387     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y240       FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                 32.316    

Slack (MET) :             32.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.683ns  (logic 0.223ns (32.672%)  route 0.460ns (67.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y239                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.460     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X108Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y239       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 32.338    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.637ns  (logic 0.259ns (40.632%)  route 0.378ns (59.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.378     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X114Y255       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.569ns  (logic 0.259ns (45.486%)  route 0.310ns (54.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.310     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X114Y255       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                 32.453    

Slack (MET) :             32.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.535ns  (logic 0.259ns (48.420%)  route 0.276ns (51.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y256                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X116Y256       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 32.455    

Slack (MET) :             32.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.539ns  (logic 0.259ns (48.015%)  route 0.280ns (51.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.280     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y240       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                 32.482    

Slack (MET) :             32.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X111Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.265     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X109Y240       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 32.503    





---------------------------------------------------------------------------------------------------
From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_sys_diff[0]

Setup :          104  Failing Endpoints,  Worst Slack       -2.268ns,  Total Violation     -171.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.978ns  (logic 1.061ns (26.673%)  route 2.917ns (73.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
                         net (fo=2, routed)           2.917    51.558    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
    SLICE_X144Y259       LUT3 (Prop_lut3_I1_O)        0.052    51.610 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_20/O
                         net (fo=2, routed)           0.000    51.610    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[12]
    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000    49.338    
                         clock uncertainty           -0.035    49.303    
    SLICE_X144Y259       FDRE (Setup_fdre_C_D)        0.039    49.342    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         49.342    
                         arrival time                         -51.610    
  -------------------------------------------------------------------
                         slack                                 -2.268    

Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.978ns  (logic 1.061ns (26.673%)  route 2.917ns (73.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
                         net (fo=2, routed)           2.917    51.558    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
    SLICE_X144Y259       LUT3 (Prop_lut3_I1_O)        0.052    51.610 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_20/O
                         net (fo=2, routed)           0.000    51.610    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[12]
    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000    49.338    
                         clock uncertainty           -0.035    49.303    
    SLICE_X144Y259       FDRE (Setup_fdre_C_D)        0.041    49.344    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         49.344    
                         arrival time                         -51.610    
  -------------------------------------------------------------------
                         slack                                 -2.266    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.821ns  (logic 1.009ns (26.407%)  route 2.812ns (73.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[28])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[28]
                         net (fo=2, routed)           2.812    51.453    ila_data_inout/U0/ila_core_inst/TRIGGER_I[28]
    SLICE_X142Y252       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X142Y252       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism              0.000    49.340    
                         clock uncertainty           -0.035    49.305    
    SLICE_X142Y252       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    49.283    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                         49.283    
                         arrival time                         -51.453    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.844ns  (logic 1.058ns (27.525%)  route 2.786ns (72.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
                         net (fo=2, routed)           2.786    51.427    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
    SLICE_X143Y255       LUT2 (Prop_lut2_I0_O)        0.049    51.476 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
                         net (fo=2, routed)           0.000    51.476    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[21]
    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000    49.340    
                         clock uncertainty           -0.035    49.305    
    SLICE_X143Y255       FDRE (Setup_fdre_C_D)        0.039    49.344    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         49.344    
                         arrival time                         -51.476    
  -------------------------------------------------------------------
                         slack                                 -2.132    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.844ns  (logic 1.058ns (27.525%)  route 2.786ns (72.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
                         net (fo=2, routed)           2.786    51.427    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
    SLICE_X143Y255       LUT2 (Prop_lut2_I0_O)        0.049    51.476 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
                         net (fo=2, routed)           0.000    51.476    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[21]
    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000    49.340    
                         clock uncertainty           -0.035    49.305    
    SLICE_X143Y255       FDRE (Setup_fdre_C_D)        0.041    49.346    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         49.346    
                         arrival time                         -51.476    
  -------------------------------------------------------------------
                         slack                                 -2.130    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.752ns  (logic 1.009ns (26.892%)  route 2.743ns (73.108%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
                         net (fo=2, routed)           2.743    51.385    ila_data_inout/U0/ila_core_inst/TRIGGER_I[21]
    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000    49.340    
                         clock uncertainty           -0.035    49.305    
    SLICE_X138Y254       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    49.279    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         49.279    
                         arrival time                         -51.385    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.042ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.693ns  (logic 1.009ns (27.324%)  route 2.684ns (72.676%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
                         net (fo=2, routed)           2.684    51.325    ila_data_inout/U0/ila_core_inst/TRIGGER_I[12]
    SLICE_X142Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X142Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000    49.340    
                         clock uncertainty           -0.035    49.305    
    SLICE_X142Y254       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    49.283    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         49.283    
                         arrival time                         -51.325    
  -------------------------------------------------------------------
                         slack                                 -2.042    

Slack (VIOLATED) :        -2.040ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.680ns  (logic 1.009ns (27.422%)  route 2.671ns (72.578%))
  Logic Levels:           0  
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[0]
                         net (fo=2, routed)           2.671    51.312    ila_data_inout/U0/ila_core_inst/TRIGGER_I[0]
    SLICE_X138Y258       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y258       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000    49.338    
                         clock uncertainty           -0.035    49.303    
    SLICE_X138Y258       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    49.272    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         49.272    
                         arrival time                         -51.312    
  -------------------------------------------------------------------
                         slack                                 -2.040    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.743ns  (logic 1.060ns (28.319%)  route 2.683ns (71.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[5]
                         net (fo=2, routed)           2.683    51.325    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[5]
    SLICE_X142Y259       LUT3 (Prop_lut3_I1_O)        0.051    51.376 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_27/O
                         net (fo=2, routed)           0.000    51.376    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    49.338    
                         clock uncertainty           -0.035    49.303    
    SLICE_X142Y259       FDRE (Setup_fdre_C_D)        0.057    49.360    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         49.360    
                         arrival time                         -51.376    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
  Data Path Delay:        3.743ns  (logic 1.060ns (28.319%)  route 2.683ns (71.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     44.800    44.800 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[5]
                         net (fo=2, routed)           2.683    51.325    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[5]
    SLICE_X142Y259       LUT3 (Prop_lut3_I1_O)        0.051    51.376 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_27/O
                         net (fo=2, routed)           0.000    51.376    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                     45.000    45.000 r  
    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173    47.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    49.338    
                         clock uncertainty           -0.035    49.303    
    SLICE_X142Y259       FDRE (Setup_fdre_C_D)        0.069    49.372    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         49.372    
                         arrival time                         -51.376    
  -------------------------------------------------------------------
                         slack                                 -2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.950ns (35.786%)  route 1.705ns (64.214%))
  Logic Levels:           0  
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[16])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[16]
                         net (fo=2, routed)           1.705     5.231    ila_data_inout/U0/ila_core_inst/TRIGGER_I[16]
    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000     4.749    
                         clock uncertainty            0.035     4.784    
    SLICE_X138Y254       SRL16E (Hold_srl16e_CLK_D)
                                                      0.155     4.939    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -4.939    
                         arrival time                           5.231    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.990ns (37.120%)  route 1.677ns (62.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.747ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[15]
                         net (fo=2, routed)           1.677     5.203    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.040     5.243 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_17/O
                         net (fo=2, routed)           0.000     5.243    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[15]
    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000     4.747    
                         clock uncertainty            0.035     4.782    
    SLICE_X141Y258       FDRE (Hold_fdre_C_D)         0.156     4.938    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.938    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.990ns (37.120%)  route 1.677ns (62.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.747ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[15]
                         net (fo=2, routed)           1.677     5.203    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.040     5.243 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_17/O
                         net (fo=2, routed)           0.000     5.243    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[15]
    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000     4.747    
                         clock uncertainty            0.035     4.782    
    SLICE_X141Y258       FDRE (Hold_fdre_C_D)         0.146     4.928    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.928    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.986ns (37.464%)  route 1.646ns (62.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           1.269     4.795    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
    SLICE_X144Y258       LUT3 (Prop_lut3_I1_O)        0.036     4.831 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_21/O
                         net (fo=2, routed)           0.377     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[11]
    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.450     4.748    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000     4.748    
                         clock uncertainty            0.035     4.783    
    SLICE_X144Y259       FDRE (Hold_fdre_C_D)         0.108     4.891    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.891    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.986ns (37.471%)  route 1.645ns (62.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.747ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           1.269     4.795    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
    SLICE_X144Y258       LUT3 (Prop_lut3_I1_O)        0.036     4.831 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_21/O
                         net (fo=2, routed)           0.377     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[11]
    SLICE_X143Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X143Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000     4.747    
                         clock uncertainty            0.035     4.782    
    SLICE_X143Y258       FDRE (Hold_fdre_C_D)         0.108     4.890    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.986ns (37.469%)  route 1.646ns (62.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[18]
                         net (fo=2, routed)           1.336     4.862    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
    SLICE_X145Y256       LUT2 (Prop_lut2_I0_O)        0.036     4.898 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
                         net (fo=2, routed)           0.310     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[18]
    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.000     4.749    
                         clock uncertainty            0.035     4.784    
    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.098     4.882    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.882    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.986ns (37.469%)  route 1.646ns (62.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[18]
                         net (fo=2, routed)           1.336     4.862    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
    SLICE_X145Y256       LUT2 (Prop_lut2_I0_O)        0.036     4.898 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
                         net (fo=2, routed)           0.310     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[18]
    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.000     4.749    
                         clock uncertainty            0.035     4.784    
    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.093     4.877    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.986ns (37.247%)  route 1.661ns (62.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[3]
                         net (fo=2, routed)           1.237     4.763    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[3]
    SLICE_X144Y260       LUT3 (Prop_lut3_I1_O)        0.036     4.799 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_29/O
                         net (fo=2, routed)           0.425     5.224    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[3]
    SLICE_X143Y260       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.448     4.746    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X143Y260       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     4.746    
                         clock uncertainty            0.035     4.781    
    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.108     4.889    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.986ns (37.158%)  route 1.668ns (62.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[20])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[20]
                         net (fo=2, routed)           1.272     4.798    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X145Y254       LUT2 (Prop_lut2_I0_O)        0.036     4.834 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_12/O
                         net (fo=2, routed)           0.396     5.230    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[20]
    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.452     4.750    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000     4.750    
                         clock uncertainty            0.035     4.785    
    SLICE_X144Y255       FDRE (Hold_fdre_C_D)         0.105     4.890    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_sys_diff[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.986ns (37.244%)  route 1.661ns (62.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[24])
                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[24]
                         net (fo=2, routed)           1.351     4.878    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[24]
    SLICE_X145Y255       LUT2 (Prop_lut2_I0_O)        0.036     4.914 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_8/O
                         net (fo=2, routed)           0.310     5.224    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[24]
    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.452     4.750    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.000     4.750    
                         clock uncertainty            0.035     4.785    
    SLICE_X144Y255       FDRE (Hold_fdre_C_D)         0.098     4.883    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.883    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_diff[0]
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.118%)  route 0.412ns (66.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.412     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X110Y240       FDCE (Setup_fdce_C_D)       -0.058     4.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.331%)  route 0.357ns (63.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.559ns  (logic 0.204ns (36.476%)  route 0.355ns (63.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.355     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.636ns  (logic 0.259ns (40.698%)  route 0.377ns (59.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y239                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X108Y239       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.377     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.052%)  route 0.281ns (57.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.281     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X116Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X116Y255       FDCE (Setup_fdce_C_D)       -0.061     4.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.529ns  (logic 0.223ns (42.183%)  route 0.306ns (57.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.306     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.291%)  route 0.280ns (55.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X116Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X116Y256       FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  4.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_diff[0]
  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK

Setup :           41  Failing Endpoints,  Worst Slack       -3.113ns,  Total Violation     -123.709ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.113ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.687ns  (logic 0.223ns (32.461%)  route 0.464ns (67.539%))
  Logic Levels:           0  
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y250       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y250       FDRE (Prop_fdre_C_Q)         0.223    39.973 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/Q
                         net (fo=3, routed)           0.464    40.437    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[29]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[29])
                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                         -40.437    
  -------------------------------------------------------------------
                         slack                                 -3.113    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.671ns  (logic 0.223ns (33.229%)  route 0.448ns (66.771%))
  Logic Levels:           0  
  Clock Path Skew:        -2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.450    39.748    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X145Y259       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.223    39.971 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=1, routed)           0.448    40.419    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXPRBSSEL[2])
                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                         -40.419    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.657%)  route 0.440ns (66.343%))
  Logic Levels:           0  
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.223    39.973 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/Q
                         net (fo=3, routed)           0.440    40.412    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[14]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[14])
                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                         -40.412    
  -------------------------------------------------------------------
                         slack                                 -3.089    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.662%)  route 0.352ns (63.338%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.204    39.953 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=3, routed)           0.352    40.305    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[7]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[7])
                                                     -0.501    37.241    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -40.305    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.554ns  (logic 0.204ns (36.825%)  route 0.350ns (63.175%))
  Logic Levels:           0  
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y253       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.204    39.954 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/Q
                         net (fo=3, routed)           0.350    40.304    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[17]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[17])
                                                     -0.502    37.240    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                         -40.304    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.059ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.896%)  route 0.349ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.204    39.954 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/Q
                         net (fo=3, routed)           0.349    40.303    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[15]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[15])
                                                     -0.499    37.243    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                         -40.303    
  -------------------------------------------------------------------
                         slack                                 -3.059    

Slack (VIOLATED) :        -3.058ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.896%)  route 0.349ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.204    39.953 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=3, routed)           0.349    40.302    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[6]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[6])
                                                     -0.499    37.243    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                         -40.302    
  -------------------------------------------------------------------
                         slack                                 -3.058    

Slack (VIOLATED) :        -3.055ns  (required time - arrival time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.317%)  route 0.427ns (65.683%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 37.776 - 35.200 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.450    39.748    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.223    39.971 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.427    40.397    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449    37.776    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000    37.776    
                         clock uncertainty           -0.035    37.741    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[1])
                                                     -0.399    37.342    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.342    
                         arrival time                         -40.397    
  -------------------------------------------------------------------
                         slack                                 -3.055    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.920%)  route 0.349ns (63.080%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 37.776 - 35.200 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.450    39.748    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.204    39.952 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.349    40.300    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.449    37.776    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000    37.776    
                         clock uncertainty           -0.035    37.741    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[0])
                                                     -0.481    37.260    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -40.300    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.041%)  route 0.363ns (61.959%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299    38.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X143Y251       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y251       FDRE (Prop_fdre_C_Q)         0.223    39.972 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/Q
                         net (fo=3, routed)           0.363    40.335    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[27]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                     35.200    35.200 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000    37.777    
                         clock uncertainty           -0.035    37.742    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[27])
                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                         -40.335    
  -------------------------------------------------------------------
                         slack                                 -3.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.603%)  route 0.227ns (69.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.655     2.152    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X145Y260       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.100     2.252 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.227     2.479    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbscntreset_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.035     1.698    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSCNTRESET)
                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.603%)  route 0.227ns (69.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/clk
    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.227     2.480    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxslide_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.035     1.698    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXSLIDE)
                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.417%)  route 0.229ns (69.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=1, routed)           0.229     2.482    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[2]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.035     1.698    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[2])
                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.091ns (28.567%)  route 0.228ns (71.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.091     2.244 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.228     2.472    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.035     1.698    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[0])
                                                      0.083     1.781    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.100ns (27.187%)  route 0.268ns (72.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.268     2.521    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.035     1.698    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[1])
                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.358%)  route 0.229ns (69.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.656     2.153    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X145Y259       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.229     2.483    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000     1.663    
                         clock uncertainty            0.035     1.699    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPRBSSEL[1])
                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.417%)  route 0.229ns (69.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.229     2.483    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbsforceerr_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000     1.663    
                         clock uncertainty            0.035     1.699    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPRBSFORCEERR)
                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.243%)  route 0.231ns (69.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/Q
                         net (fo=3, routed)           0.231     2.485    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[19]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000     1.663    
                         clock uncertainty            0.035     1.699    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[19])
                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.237%)  route 0.231ns (69.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/Q
                         net (fo=3, routed)           0.231     2.485    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[11]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000     1.663    
                         clock uncertainty            0.035     1.699    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[11])
                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.151%)  route 0.232ns (69.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X145Y255       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=3, routed)           0.232     2.486    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[5]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.000     1.663    
                         clock uncertainty            0.035     1.699    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.709    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_diff[0]
  To Clock:  clk_sys_diff[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.223ns (10.326%)  route 1.937ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.937     6.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y247       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y247       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y247       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.223ns (10.326%)  route 1.937ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.937     6.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y247       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y247       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y247       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.223ns (10.763%)  route 1.849ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.849     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X112Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.223ns (10.763%)  route 1.849ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.849     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X112Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.251     9.410    
                         clock uncertainty           -0.035     9.374    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.223ns (11.825%)  route 1.663ns (88.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 9.157 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.663     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     7.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.098     9.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.251     9.409    
                         clock uncertainty           -0.035     9.373    
    SLICE_X109Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X119Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     2.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.280     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X116Y252       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y252       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.164     2.339    
    SLICE_X116Y252       FDPE (Remov_fdpe_C_PRE)     -0.052     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X119Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     2.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.280     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X116Y252       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y252       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.164     2.339    
    SLICE_X116Y252       FDPE (Remov_fdpe_C_PRE)     -0.052     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.329     2.070    
    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.329     2.070    
    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.329     2.070    
    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X106Y240       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.329     2.070    
    SLICE_X106Y240       FDPE (Remov_fdpe_C_PRE)     -0.052     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.329     2.071    
    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.329     2.071    
    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.329     2.071    
    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.329     2.071    
    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.092    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.092    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.092    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.092    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.187    37.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.117    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.187    37.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.117    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.493    

Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.493    

Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.493    

Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.579    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 30.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.826%)  route 0.105ns (47.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.118     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.105     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X114Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.464     2.219    
    SLICE_X114Y239       FDPE (Remov_fdpe_C_PRE)     -0.052     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.826%)  route 0.105ns (47.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.118     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.105     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X114Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.464     2.219    
    SLICE_X114Y239       FDPE (Remov_fdpe_C_PRE)     -0.052     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.911%)  route 0.105ns (47.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X118Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y253       FDPE (Prop_fdpe_C_Q)         0.118     2.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X118Y254       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.850     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y254       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.502     2.284    
    SLICE_X118Y254       FDCE (Remov_fdce_C_CLR)     -0.050     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.911%)  route 0.105ns (47.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X118Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y253       FDPE (Prop_fdpe_C_Q)         0.118     2.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X118Y254       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.850     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.502     2.284    
    SLICE_X118Y254       FDPE (Remov_fdpe_C_PRE)     -0.052     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.482     2.200    
    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.482     2.200    
    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.482     2.200    
    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.482     2.200    
    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.482     2.200    
    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.482     2.200    
    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.273    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_diff[0]

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.216ns  (logic 0.000ns (0.000%)  route 1.216ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                         net (fo=3, routed)           1.216     1.216    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.149     4.208    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/sysclk_in
    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.000ns (0.000%)  route 0.833ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                         net (fo=3, routed)           0.833     0.833    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279     4.338    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/sysclk_in
    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.000ns (0.000%)  route 0.440ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                         net (fo=3, routed)           0.440     0.440    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/sysclk_in
    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.000ns (0.000%)  route 0.643ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                         net (fo=3, routed)           0.643     0.643    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.782     2.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/sysclk_in
    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_diff[0]
  To Clock:  clk_sys_diff[0]

Max Delay           720 Endpoints
Min Delay           720 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.871ns  (logic 1.221ns (42.529%)  route 1.650ns (57.471%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.604     7.355    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.398 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.398    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[14]
    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 1.221ns (43.023%)  route 1.617ns (56.977%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.571     7.322    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.365 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     7.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[15]
    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.836ns  (logic 1.221ns (43.054%)  route 1.615ns (56.946%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.569     7.320    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.363 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     7.363    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[16]
    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 1.221ns (43.691%)  route 1.574ns (56.309%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.467     7.278    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X89Y250        LUT5 (Prop_lut5_I0_O)        0.043     7.321 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.321    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[4]
    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.793ns  (logic 1.221ns (43.721%)  route 1.572ns (56.279%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.736     6.653    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X87Y257        LUT3 (Prop_lut3_I2_O)        0.137     6.790 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.487     7.276    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X88Y254        LUT5 (Prop_lut5_I0_O)        0.043     7.319 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.319    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[8]
    SLICE_X88Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X88Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 1.221ns (43.738%)  route 1.571ns (56.262%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.464     7.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X89Y250        LUT5 (Prop_lut5_I0_O)        0.043     7.318 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.318    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[3]
    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.784ns  (logic 1.221ns (43.857%)  route 1.563ns (56.143%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.457     7.268    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X89Y251        LUT5 (Prop_lut5_I0_O)        0.043     7.311 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.311    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[6]
    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.221ns (43.873%)  route 1.562ns (56.127%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.456     7.267    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X89Y251        LUT5 (Prop_lut5_I0_O)        0.043     7.310 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.310    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[5]
    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 1.326ns (47.909%)  route 1.442ns (52.091%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.148     6.761 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.396     7.157    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X84Y253        LUT5 (Prop_lut5_I0_O)        0.137     7.294 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.294    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[8]
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.214     4.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 1.326ns (47.934%)  route 1.440ns (52.066%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.148     6.761 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.395     7.156    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X82Y255        LUT5 (Prop_lut5_I0_O)        0.137     7.293 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.293    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[14]
    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.212     4.271    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.531     2.028    ila_data_inout/U0/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y245        FDRE (Prop_fdre_C_Q)         0.100     2.128 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.102     2.231    ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.735     2.389    ila_data_inout/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.611%)  route 0.113ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y247        FDRE (Prop_fdre_C_Q)         0.091     2.126 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.113     2.239    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X101Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.103     2.239    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.743%)  route 0.105ns (51.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X100Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.105     2.242    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X100Y251       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.844     2.498    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X100Y251       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.091ns (42.449%)  route 0.123ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y247        FDRE (Prop_fdre_C_Q)         0.091     2.126 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.123     2.250    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.107ns (48.588%)  route 0.113ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y247        FDRE (Prop_fdre_C_Q)         0.107     2.142 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.113     2.256    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.660%)  route 0.115ns (49.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.536     2.033    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X98Y242        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y242        FDRE (Prop_fdre_C_Q)         0.118     2.151 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.115     2.266    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X100Y243       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.743     2.397    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X100Y243       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.113%)  route 0.117ns (49.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y247        FDRE (Prop_fdre_C_Q)         0.118     2.153 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.117     2.271    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.545%)  route 0.147ns (59.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.537     2.034    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X96Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y243        FDRE (Prop_fdre_C_Q)         0.100     2.134 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.147     2.281    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X97Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.741     2.395    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X97Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.846%)  route 0.145ns (59.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X101Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.145     2.281    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_sys_diff[0]

Max Delay            84 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.259ns (19.745%)  route 1.053ns (80.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.237     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.259     4.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.053     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X108Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.228     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X108Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.164ns  (logic 0.704ns (60.506%)  route 0.460ns (39.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     5.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.460     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.713ns (65.011%)  route 0.384ns (34.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.384     5.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.696ns (65.298%)  route 0.370ns (34.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.370     5.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.098     4.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.709ns (66.880%)  route 0.351ns (33.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y242       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.351     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.259ns (25.120%)  route 0.772ns (74.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.259     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.772     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.093     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.259ns (25.120%)  route 0.772ns (74.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.259     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.772     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.093     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.702ns (69.035%)  route 0.315ns (30.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y242       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.315     5.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.098     4.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.702ns (69.505%)  route 0.308ns (30.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y242       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.308     5.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.709ns (70.279%)  route 0.300ns (29.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y242       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.300     5.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X109Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.100ns (61.071%)  route 0.064ns (38.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y248       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.064     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.916%)  route 0.099ns (52.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y247       FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.099     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.470%)  route 0.109ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y249       FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.109     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X110Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X110Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X119Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y238       FDRE (Prop_fdre_C_Q)         0.091     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.113     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X118Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.748     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X118Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.085%)  route 0.108ns (51.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y247       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.108     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.669%)  route 0.104ns (49.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.104     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.532%)  route 0.105ns (49.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y246       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.105     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X116Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X116Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.827%)  route 0.108ns (50.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.108     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDRE (Prop_fdre_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.115     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X113Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.748     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X113Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.320%)  route 0.116ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y249       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.116     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X110Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X110Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_sys_diff[0]

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.944ns (35.996%)  route 1.679ns (64.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.621     2.833    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.777 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           1.679     5.456    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_txresetdone_out
    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.149     4.208    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 1.009ns (39.281%)  route 1.560ns (60.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.620     2.832    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.560     5.401    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_rxresetdone_out
    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279     4.338    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.676ns  (logic 0.259ns (38.334%)  route 0.417ns (61.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.446     2.658    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.417     3.334    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.276     4.335    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.458ns  (logic 0.259ns (56.555%)  route 0.199ns (43.445%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.286     2.498    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.259     2.757 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.199     2.956    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.148     4.207    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.221%)  route 0.108ns (47.778%))
  Logic Levels:           0  
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.108     1.366    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.781     2.435    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.118ns (33.180%)  route 0.238ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.238     1.576    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.879     2.533    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.529ns (37.771%)  route 0.872ns (62.229%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.826     1.393    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.922 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.872     2.794    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_txresetdone_out
    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.782     2.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.603ns (42.805%)  route 0.806ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.825     1.392    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.806     2.801    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_rxresetdone_out
    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_diff[0]
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           100 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.688ns  (logic 0.223ns (13.208%)  route 1.465ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.465     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.688ns  (logic 0.223ns (13.208%)  route 1.465ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=209, routed)         1.465     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X117Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y242       FDRE (Prop_fdre_C_Q)         0.091     2.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/Q
                         net (fo=1, routed)           0.106     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[8]
    SLICE_X117Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X117Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X118Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y235       FDRE (Prop_fdre_C_Q)         0.107     2.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X118Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.745     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X118Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X114Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y242       FDRE (Prop_fdre_C_Q)         0.107     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X114Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y240       FDRE (Prop_fdre_C_Q)         0.107     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X114Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.748     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X114Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X118Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y241       FDRE (Prop_fdre_C_Q)         0.107     2.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X118Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X118Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X118Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y247       FDRE (Prop_fdre_C_Q)         0.107     2.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X118Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.751     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X118Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X119Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y236       FDRE (Prop_fdre_C_Q)         0.091     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.147     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X119Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X119Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X119Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_fdre_C_Q)         0.091     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.147     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X119Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X119Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X117Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y240       FDRE (Prop_fdre_C_Q)         0.091     2.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.147     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.748     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X115Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y242       FDRE (Prop_fdre_C_Q)         0.091     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X115Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X115Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_diff[0]
  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.811ns  (logic 0.259ns (31.953%)  route 0.552ns (68.047%))
  Logic Levels:           0  
  Clock Path Skew:        -2.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.290     4.588    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y242       FDRE (Prop_fdre_C_Q)         0.259     4.847 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.552     5.398    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.142     2.269    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.223ns (39.763%)  route 0.338ns (60.237%))
  Logic Levels:           0  
  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.449     4.747    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X133Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y256       FDRE (Prop_fdre_C_Q)         0.223     4.970 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.338     5.307    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.276     2.403    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.259ns (47.095%)  route 0.291ns (52.905%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.448     4.746    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X130Y255       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y255       FDRE (Prop_fdre_C_Q)         0.259     5.005 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.291     5.296    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RX_FSM_RESET_DONE_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.274     2.401    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.259ns (45.484%)  route 0.310ns (54.516%))
  Logic Levels:           0  
  Clock Path Skew:        -2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.299     3.205    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.289     4.587    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.259     4.846 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.310     5.156    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.146     2.273    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.118ns (40.911%)  route 0.170ns (59.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.576     2.073    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.170     2.362    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.390%)  route 0.154ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.654     2.151    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X130Y255       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y255       FDRE (Prop_fdre_C_Q)         0.118     2.269 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.154     2.423    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RX_FSM_RESET_DONE_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.788%)  route 0.172ns (63.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.656     2.153    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X133Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y256       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.172     2.425    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.118ns (27.599%)  route 0.310ns (72.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.083     1.471    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.576     2.073    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y242       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.310     2.501    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_sys_diff[1]
                            (input port)
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.713ns  (logic 0.906ns (19.215%)  route 3.807ns (80.785%))
  Logic Levels:           1  (IBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  clk_sys_diff[1] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[1]
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     0.906 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           3.807     4.713    trans_wiz_TxRx/U0/common0_i/lopt
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_trans_diff[1]
                            (input port)
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.979%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  clk_trans_diff[1] (IN)
                         net (fo=0)                   0.000     0.000    clk_trans_diff[1]
    G7                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_N_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=1, routed)           0.000     2.355    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_trans_diff[1]
                            (input port)
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.890%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  clk_trans_diff[1] (IN)
                         net (fo=0)                   0.000     0.000    clk_trans_diff[1]
    G7                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_N_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=1, routed)           0.000     0.441    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_sys_diff[1]
                            (input port)
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 0.388ns (15.772%)  route 2.074ns (84.228%))
  Logic Levels:           1  (IBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  clk_sys_diff[1] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[1]
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.074     2.463    trans_wiz_TxRx/U0/common0_i/lopt
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_diff[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_sys_diff[0]
                            (clock source 'clk_sys_diff[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.713ns  (logic 0.906ns (19.215%)  route 3.807ns (80.785%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     2.500    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     3.406 f  IBUFDS_sys_clk/O
                         net (fo=3, routed)           3.807     7.213    trans_wiz_TxRx/U0/common0_i/lopt
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_sys_diff[0]
                            (clock source 'clk_sys_diff[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 0.388ns (15.772%)  route 2.074ns (84.228%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.074     2.463    trans_wiz_TxRx/U0/common0_i/lopt
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_trans_diff[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_trans_diff[0]
                            (clock source 'clk_trans_diff[0]'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.979%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trans_diff[0] fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  clk_trans_diff[0] (IN)
                         net (fo=0)                   0.000     4.000    clk_trans_diff[0]
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  clk_trans_diff_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     4.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.355 f  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=1, routed)           0.000     6.355    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_trans_diff[0]
                            (clock source 'clk_trans_diff[0]'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.890%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trans_diff[0] rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  clk_trans_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_trans_diff[0]
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=1, routed)           0.000     0.441    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                            (clock source 'trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.833ns  (logic 0.093ns (3.282%)  route 2.740ns (96.718%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK fall edge)
                                                      1.600     1.600 f  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     1.600 f  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     2.719    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.812 f  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          1.621     4.433    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                            (clock source 'trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.393ns  (logic 0.026ns (1.866%)  route 1.367ns (98.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=63, routed)          0.826     1.393    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_diff[0]

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                            (internal pin)
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.784ns  (logic 0.043ns (2.411%)  route 1.741ns (97.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                         net (fo=3, routed)           1.741     1.741    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_QPLLREFCLKLOST_OUT
    SLICE_X138Y242       LUT6 (Prop_lut6_I4_O)        0.043     1.784 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
                         net (fo=1, routed)           0.000     1.784    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.150     4.209    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                            (internal pin)
  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.043ns (2.450%)  route 1.712ns (97.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                         net (fo=3, routed)           1.712     1.712    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_QPLLREFCLKLOST_OUT
    SLICE_X138Y242       LUT6 (Prop_lut6_I0_O)        0.043     1.755 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.755    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_i_1_n_0
    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.150     4.209    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.293ns  (logic 0.000ns (0.000%)  route 1.293ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                         net (fo=3, routed)           1.293     1.293    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[0]
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.274     4.333    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                            (internal pin)
  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.000ns (0.000%)  route 0.983ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                         net (fo=3, routed)           0.983     0.983    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[1]
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.274     4.333    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
                            (internal pin)
  Destination:            vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.935ns  (logic 0.000ns (0.000%)  route 0.935ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
                         net (fo=1, routed)           0.935     0.935    vio_misc_settings/inst/PROBE_IN_INST/D[8]
    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.228     4.287    vio_misc_settings/inst/PROBE_IN_INST/clk
    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.000ns (0.000%)  route 0.772ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
                         net (fo=1, routed)           0.772     0.772    vio_rx_settings/inst/PROBE_IN_INST/D[9]
    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.279     4.338    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
                         net (fo=1, routed)           0.608     0.608    vio_rx_settings/inst/PROBE_IN_INST/D[10]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.000ns (0.000%)  route 0.525ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
                         net (fo=1, routed)           0.525     0.525    vio_rx_settings/inst/PROBE_IN_INST/D[8]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.505ns  (logic 0.000ns (0.000%)  route 0.505ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
                         net (fo=1, routed)           0.505     0.505    vio_rx_settings/inst/PROBE_IN_INST/D[6]
    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.277     4.336    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.000ns (0.000%)  route 0.495ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
                         net (fo=1, routed)           0.495     0.495    vio_rx_settings/inst/PROBE_IN_INST/D[7]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           2.173     2.976    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[0]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.000ns (0.000%)  route 0.230ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[0]
                         net (fo=1, routed)           0.230     0.230    vio_rx_settings/inst/PROBE_IN_INST/D[4]
    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.881     2.535    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.000ns (0.000%)  route 0.240ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
                         net (fo=1, routed)           0.240     0.240    vio_rx_settings/inst/PROBE_IN_INST/D[7]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[1]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.000ns (0.000%)  route 0.247ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[1]
                         net (fo=1, routed)           0.247     0.247    vio_rx_settings/inst/PROBE_IN_INST/D[5]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.000ns (0.000%)  route 0.248ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
                         net (fo=1, routed)           0.248     0.248    vio_rx_settings/inst/PROBE_IN_INST/D[6]
    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.881     2.535    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.000ns (0.000%)  route 0.260ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
                         net (fo=1, routed)           0.260     0.260    vio_rx_settings/inst/PROBE_IN_INST/D[8]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.000ns (0.000%)  route 0.302ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
                         net (fo=1, routed)           0.302     0.302    vio_rx_settings/inst/PROBE_IN_INST/D[10]
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
                            (internal pin)
  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
                         net (fo=1, routed)           0.402     0.402    vio_rx_settings/inst/PROBE_IN_INST/D[9]
    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
                            (internal pin)
  Destination:            vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.000ns (0.000%)  route 0.525ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
                         net (fo=1, routed)           0.525     0.525    vio_misc_settings/inst/PROBE_IN_INST/D[8]
    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.849     2.503    vio_misc_settings/inst/PROBE_IN_INST/clk
    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                            (internal pin)
  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
                         net (fo=3, routed)           0.534     0.534    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[1]
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.877     2.531    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C

Slack:                    inf
  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.000ns (0.000%)  route 0.708ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
                         net (fo=3, routed)           0.708     0.708    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[0]
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_diff[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
                         net (fo=3, routed)           1.154     1.624    clk_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
                         net (fo=6835, routed)        0.877     2.531    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.028ns (1.412%)  route 1.956ns (98.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.956     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X104Y233       LUT5 (Prop_lut5_I1_O)        0.028     1.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.028ns (1.410%)  route 1.958ns (98.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.958     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X104Y233       LUT5 (Prop_lut5_I1_O)        0.028     1.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.028ns (1.377%)  route 2.006ns (98.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.006     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1_n_0
    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.028ns (1.371%)  route 2.014ns (98.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.014     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1_n_0
    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.028ns (1.347%)  route 2.051ns (98.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           2.051     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X106Y235       LUT5 (Prop_lut5_I2_O)        0.028     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.000     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X106Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.742     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.028ns (1.346%)  route 2.053ns (98.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.053     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.085ns  (logic 0.000ns (0.000%)  route 2.085ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           2.085     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X117Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.744     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X117Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C





