
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	08009359 	.word	0x08009359
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	08003ded 	.word	0x08003ded
 8000070:	08003e3d 	.word	0x08003e3d
 8000074:	08003e91 	.word	0x08003e91
 8000078:	08003ee5 	.word	0x08003ee5
 800007c:	08003f39 	.word	0x08003f39
 8000080:	08003f89 	.word	0x08003f89
 8000084:	08003fdd 	.word	0x08003fdd
 8000088:	08003a1d 	.word	0x08003a1d
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	08002d8d 	.word	0x08002d8d
 80000b4:	080003db 	.word	0x080003db
 80000b8:	08002dc9 	.word	0x08002dc9
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	08004a65 	.word	0x08004a65
 80000c8:	08004aa9 	.word	0x08004aa9
 80000cc:	080003db 	.word	0x080003db
 80000d0:	0800672d 	.word	0x0800672d
 80000d4:	08002ca5 	.word	0x08002ca5
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	08004031 	.word	0x08004031
 8000100:	08002af1 	.word	0x08002af1
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	080003db 	.word	0x080003db
 8000110:	080003db 	.word	0x080003db
 8000114:	08002d01 	.word	0x08002d01
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08004085 	.word	0x08004085
 8000124:	080040d5 	.word	0x080040d5
 8000128:	08004129 	.word	0x08004129
 800012c:	0800417d 	.word	0x0800417d
 8000130:	080041d1 	.word	0x080041d1
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	08004221 	.word	0x08004221
 8000154:	08004275 	.word	0x08004275
 8000158:	080042c9 	.word	0x080042c9
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	080003db 	.word	0x080003db
 8000198:	080003db 	.word	0x080003db
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	08005869 	.word	0x08005869
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	080003db 	.word	0x080003db
 8000240:	080003db 	.word	0x080003db
 8000244:	080003db 	.word	0x080003db
 8000248:	080003db 	.word	0x080003db
 800024c:	080003db 	.word	0x080003db
 8000250:	080003db 	.word	0x080003db
 8000254:	080003db 	.word	0x080003db
 8000258:	080003db 	.word	0x080003db
 800025c:	080003db 	.word	0x080003db
 8000260:	080003db 	.word	0x080003db
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff2b 	bl	8001178 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f007 f873 	bl	800740c <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff17 	bl	800119c <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff0b 	bl	8001188 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f009 f90f 	bl	80095a4 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 befd 	b.w	8001194 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	08012964 	.word	0x08012964
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006d4 	.word	0x240006d4
                ldr     r1, =__bss_base__
 80003c0:	240006e0 	.word	0x240006e0
                ldr     r2, =__bss_end__
 80003c4:	240025b4 	.word	0x240025b4
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f008 fa2e 	bl	800885c <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f007 ff89 	bl	8008318 <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <memcpy>:
 800040c:	4684      	mov	ip, r0
 800040e:	ea41 0300 	orr.w	r3, r1, r0
 8000412:	f013 0303 	ands.w	r3, r3, #3
 8000416:	d16d      	bne.n	80004f4 <memcpy+0xe8>
 8000418:	3a40      	subs	r2, #64	; 0x40
 800041a:	d341      	bcc.n	80004a0 <memcpy+0x94>
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000480:	f840 3b04 	str.w	r3, [r0], #4
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	3a40      	subs	r2, #64	; 0x40
 800049e:	d2bd      	bcs.n	800041c <memcpy+0x10>
 80004a0:	3230      	adds	r2, #48	; 0x30
 80004a2:	d311      	bcc.n	80004c8 <memcpy+0xbc>
 80004a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a8:	f840 3b04 	str.w	r3, [r0], #4
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b8:	f840 3b04 	str.w	r3, [r0], #4
 80004bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c0:	f840 3b04 	str.w	r3, [r0], #4
 80004c4:	3a10      	subs	r2, #16
 80004c6:	d2ed      	bcs.n	80004a4 <memcpy+0x98>
 80004c8:	320c      	adds	r2, #12
 80004ca:	d305      	bcc.n	80004d8 <memcpy+0xcc>
 80004cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d0:	f840 3b04 	str.w	r3, [r0], #4
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d2f9      	bcs.n	80004cc <memcpy+0xc0>
 80004d8:	3204      	adds	r2, #4
 80004da:	d008      	beq.n	80004ee <memcpy+0xe2>
 80004dc:	07d2      	lsls	r2, r2, #31
 80004de:	bf1c      	itt	ne
 80004e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004e4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004e8:	d301      	bcc.n	80004ee <memcpy+0xe2>
 80004ea:	880b      	ldrh	r3, [r1, #0]
 80004ec:	8003      	strh	r3, [r0, #0]
 80004ee:	4660      	mov	r0, ip
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	2a08      	cmp	r2, #8
 80004f6:	d313      	bcc.n	8000520 <memcpy+0x114>
 80004f8:	078b      	lsls	r3, r1, #30
 80004fa:	d08d      	beq.n	8000418 <memcpy+0xc>
 80004fc:	f010 0303 	ands.w	r3, r0, #3
 8000500:	d08a      	beq.n	8000418 <memcpy+0xc>
 8000502:	f1c3 0304 	rsb	r3, r3, #4
 8000506:	1ad2      	subs	r2, r2, r3
 8000508:	07db      	lsls	r3, r3, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d380      	bcc.n	8000418 <memcpy+0xc>
 8000516:	f831 3b02 	ldrh.w	r3, [r1], #2
 800051a:	f820 3b02 	strh.w	r3, [r0], #2
 800051e:	e77b      	b.n	8000418 <memcpy+0xc>
 8000520:	3a04      	subs	r2, #4
 8000522:	d3d9      	bcc.n	80004d8 <memcpy+0xcc>
 8000524:	3a01      	subs	r2, #1
 8000526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800052a:	f800 3b01 	strb.w	r3, [r0], #1
 800052e:	d2f9      	bcs.n	8000524 <memcpy+0x118>
 8000530:	780b      	ldrb	r3, [r1, #0]
 8000532:	7003      	strb	r3, [r0, #0]
 8000534:	784b      	ldrb	r3, [r1, #1]
 8000536:	7043      	strb	r3, [r0, #1]
 8000538:	788b      	ldrb	r3, [r1, #2]
 800053a:	7083      	strb	r3, [r0, #2]
 800053c:	4660      	mov	r0, ip
 800053e:	4770      	bx	lr

08000540 <memchr>:
 8000540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000544:	2a10      	cmp	r2, #16
 8000546:	db2b      	blt.n	80005a0 <memchr+0x60>
 8000548:	f010 0f07 	tst.w	r0, #7
 800054c:	d008      	beq.n	8000560 <memchr+0x20>
 800054e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000552:	3a01      	subs	r2, #1
 8000554:	428b      	cmp	r3, r1
 8000556:	d02d      	beq.n	80005b4 <memchr+0x74>
 8000558:	f010 0f07 	tst.w	r0, #7
 800055c:	b342      	cbz	r2, 80005b0 <memchr+0x70>
 800055e:	d1f6      	bne.n	800054e <memchr+0xe>
 8000560:	b4f0      	push	{r4, r5, r6, r7}
 8000562:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000566:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800056a:	f022 0407 	bic.w	r4, r2, #7
 800056e:	f07f 0700 	mvns.w	r7, #0
 8000572:	2300      	movs	r3, #0
 8000574:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000578:	3c08      	subs	r4, #8
 800057a:	ea85 0501 	eor.w	r5, r5, r1
 800057e:	ea86 0601 	eor.w	r6, r6, r1
 8000582:	fa85 f547 	uadd8	r5, r5, r7
 8000586:	faa3 f587 	sel	r5, r3, r7
 800058a:	fa86 f647 	uadd8	r6, r6, r7
 800058e:	faa5 f687 	sel	r6, r5, r7
 8000592:	b98e      	cbnz	r6, 80005b8 <memchr+0x78>
 8000594:	d1ee      	bne.n	8000574 <memchr+0x34>
 8000596:	bcf0      	pop	{r4, r5, r6, r7}
 8000598:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800059c:	f002 0207 	and.w	r2, r2, #7
 80005a0:	b132      	cbz	r2, 80005b0 <memchr+0x70>
 80005a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005a6:	3a01      	subs	r2, #1
 80005a8:	ea83 0301 	eor.w	r3, r3, r1
 80005ac:	b113      	cbz	r3, 80005b4 <memchr+0x74>
 80005ae:	d1f8      	bne.n	80005a2 <memchr+0x62>
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr
 80005b4:	3801      	subs	r0, #1
 80005b6:	4770      	bx	lr
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	bf06      	itte	eq
 80005bc:	4635      	moveq	r5, r6
 80005be:	3803      	subeq	r0, #3
 80005c0:	3807      	subne	r0, #7
 80005c2:	f015 0f01 	tst.w	r5, #1
 80005c6:	d107      	bne.n	80005d8 <memchr+0x98>
 80005c8:	3001      	adds	r0, #1
 80005ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80005ce:	bf02      	ittt	eq
 80005d0:	3001      	addeq	r0, #1
 80005d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80005d6:	3001      	addeq	r0, #1
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	3801      	subs	r0, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
	...

08000600 <strlen>:
 8000600:	f890 f000 	pld	[r0]
 8000604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000608:	f020 0107 	bic.w	r1, r0, #7
 800060c:	f06f 0c00 	mvn.w	ip, #0
 8000610:	f010 0407 	ands.w	r4, r0, #7
 8000614:	f891 f020 	pld	[r1, #32]
 8000618:	f040 8049 	bne.w	80006ae <strlen+0xae>
 800061c:	f04f 0400 	mov.w	r4, #0
 8000620:	f06f 0007 	mvn.w	r0, #7
 8000624:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000628:	f891 f040 	pld	[r1, #64]	; 0x40
 800062c:	f100 0008 	add.w	r0, r0, #8
 8000630:	fa82 f24c 	uadd8	r2, r2, ip
 8000634:	faa4 f28c 	sel	r2, r4, ip
 8000638:	fa83 f34c 	uadd8	r3, r3, ip
 800063c:	faa2 f38c 	sel	r3, r2, ip
 8000640:	bb4b      	cbnz	r3, 8000696 <strlen+0x96>
 8000642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000646:	fa82 f24c 	uadd8	r2, r2, ip
 800064a:	f100 0008 	add.w	r0, r0, #8
 800064e:	faa4 f28c 	sel	r2, r4, ip
 8000652:	fa83 f34c 	uadd8	r3, r3, ip
 8000656:	faa2 f38c 	sel	r3, r2, ip
 800065a:	b9e3      	cbnz	r3, 8000696 <strlen+0x96>
 800065c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8000660:	fa82 f24c 	uadd8	r2, r2, ip
 8000664:	f100 0008 	add.w	r0, r0, #8
 8000668:	faa4 f28c 	sel	r2, r4, ip
 800066c:	fa83 f34c 	uadd8	r3, r3, ip
 8000670:	faa2 f38c 	sel	r3, r2, ip
 8000674:	b97b      	cbnz	r3, 8000696 <strlen+0x96>
 8000676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800067a:	f101 0120 	add.w	r1, r1, #32
 800067e:	fa82 f24c 	uadd8	r2, r2, ip
 8000682:	f100 0008 	add.w	r0, r0, #8
 8000686:	faa4 f28c 	sel	r2, r4, ip
 800068a:	fa83 f34c 	uadd8	r3, r3, ip
 800068e:	faa2 f38c 	sel	r3, r2, ip
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0c6      	beq.n	8000624 <strlen+0x24>
 8000696:	2a00      	cmp	r2, #0
 8000698:	bf04      	itt	eq
 800069a:	3004      	addeq	r0, #4
 800069c:	461a      	moveq	r2, r3
 800069e:	ba12      	rev	r2, r2
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ac:	4770      	bx	lr
 80006ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006b2:	f004 0503 	and.w	r5, r4, #3
 80006b6:	f1c4 0000 	rsb	r0, r4, #0
 80006ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006be:	f014 0f04 	tst.w	r4, #4
 80006c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80006c6:	fa0c f505 	lsl.w	r5, ip, r5
 80006ca:	ea62 0205 	orn	r2, r2, r5
 80006ce:	bf1c      	itt	ne
 80006d0:	ea63 0305 	ornne	r3, r3, r5
 80006d4:	4662      	movne	r2, ip
 80006d6:	f04f 0400 	mov.w	r4, #0
 80006da:	e7a9      	b.n	8000630 <strlen+0x30>

080006dc <__aeabi_drsub>:
 80006dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	e002      	b.n	80006e8 <__adddf3>
 80006e2:	bf00      	nop

080006e4 <__aeabi_dsub>:
 80006e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006e8 <__adddf3>:
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	bf1f      	itttt	ne
 80006fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000702:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000706:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800070a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800070e:	f000 80e2 	beq.w	80008d6 <__adddf3+0x1ee>
 8000712:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000716:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800071a:	bfb8      	it	lt
 800071c:	426d      	neglt	r5, r5
 800071e:	dd0c      	ble.n	800073a <__adddf3+0x52>
 8000720:	442c      	add	r4, r5
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	ea82 0000 	eor.w	r0, r2, r0
 800072e:	ea83 0101 	eor.w	r1, r3, r1
 8000732:	ea80 0202 	eor.w	r2, r0, r2
 8000736:	ea81 0303 	eor.w	r3, r1, r3
 800073a:	2d36      	cmp	r5, #54	; 0x36
 800073c:	bf88      	it	hi
 800073e:	bd30      	pophi	{r4, r5, pc}
 8000740:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800074c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000750:	d002      	beq.n	8000758 <__adddf3+0x70>
 8000752:	4240      	negs	r0, r0
 8000754:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000758:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000764:	d002      	beq.n	800076c <__adddf3+0x84>
 8000766:	4252      	negs	r2, r2
 8000768:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800076c:	ea94 0f05 	teq	r4, r5
 8000770:	f000 80a7 	beq.w	80008c2 <__adddf3+0x1da>
 8000774:	f1a4 0401 	sub.w	r4, r4, #1
 8000778:	f1d5 0e20 	rsbs	lr, r5, #32
 800077c:	db0d      	blt.n	800079a <__adddf3+0xb2>
 800077e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000782:	fa22 f205 	lsr.w	r2, r2, r5
 8000786:	1880      	adds	r0, r0, r2
 8000788:	f141 0100 	adc.w	r1, r1, #0
 800078c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000790:	1880      	adds	r0, r0, r2
 8000792:	fa43 f305 	asr.w	r3, r3, r5
 8000796:	4159      	adcs	r1, r3
 8000798:	e00e      	b.n	80007b8 <__adddf3+0xd0>
 800079a:	f1a5 0520 	sub.w	r5, r5, #32
 800079e:	f10e 0e20 	add.w	lr, lr, #32
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007a8:	bf28      	it	cs
 80007aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ae:	fa43 f305 	asr.w	r3, r3, r5
 80007b2:	18c0      	adds	r0, r0, r3
 80007b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007bc:	d507      	bpl.n	80007ce <__adddf3+0xe6>
 80007be:	f04f 0e00 	mov.w	lr, #0
 80007c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80007ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007d2:	d31b      	bcc.n	800080c <__adddf3+0x124>
 80007d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007d8:	d30c      	bcc.n	80007f4 <__adddf3+0x10c>
 80007da:	0849      	lsrs	r1, r1, #1
 80007dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007e4:	f104 0401 	add.w	r4, r4, #1
 80007e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007f0:	f080 809a 	bcs.w	8000928 <__adddf3+0x240>
 80007f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007f8:	bf08      	it	eq
 80007fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007fe:	f150 0000 	adcs.w	r0, r0, #0
 8000802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000806:	ea41 0105 	orr.w	r1, r1, r5
 800080a:	bd30      	pop	{r4, r5, pc}
 800080c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000810:	4140      	adcs	r0, r0
 8000812:	eb41 0101 	adc.w	r1, r1, r1
 8000816:	3c01      	subs	r4, #1
 8000818:	bf28      	it	cs
 800081a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800081e:	d2e9      	bcs.n	80007f4 <__adddf3+0x10c>
 8000820:	f091 0f00 	teq	r1, #0
 8000824:	bf04      	itt	eq
 8000826:	4601      	moveq	r1, r0
 8000828:	2000      	moveq	r0, #0
 800082a:	fab1 f381 	clz	r3, r1
 800082e:	bf08      	it	eq
 8000830:	3320      	addeq	r3, #32
 8000832:	f1a3 030b 	sub.w	r3, r3, #11
 8000836:	f1b3 0220 	subs.w	r2, r3, #32
 800083a:	da0c      	bge.n	8000856 <__adddf3+0x16e>
 800083c:	320c      	adds	r2, #12
 800083e:	dd08      	ble.n	8000852 <__adddf3+0x16a>
 8000840:	f102 0c14 	add.w	ip, r2, #20
 8000844:	f1c2 020c 	rsb	r2, r2, #12
 8000848:	fa01 f00c 	lsl.w	r0, r1, ip
 800084c:	fa21 f102 	lsr.w	r1, r1, r2
 8000850:	e00c      	b.n	800086c <__adddf3+0x184>
 8000852:	f102 0214 	add.w	r2, r2, #20
 8000856:	bfd8      	it	le
 8000858:	f1c2 0c20 	rsble	ip, r2, #32
 800085c:	fa01 f102 	lsl.w	r1, r1, r2
 8000860:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000864:	bfdc      	itt	le
 8000866:	ea41 010c 	orrle.w	r1, r1, ip
 800086a:	4090      	lslle	r0, r2
 800086c:	1ae4      	subs	r4, r4, r3
 800086e:	bfa2      	ittt	ge
 8000870:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000874:	4329      	orrge	r1, r5
 8000876:	bd30      	popge	{r4, r5, pc}
 8000878:	ea6f 0404 	mvn.w	r4, r4
 800087c:	3c1f      	subs	r4, #31
 800087e:	da1c      	bge.n	80008ba <__adddf3+0x1d2>
 8000880:	340c      	adds	r4, #12
 8000882:	dc0e      	bgt.n	80008a2 <__adddf3+0x1ba>
 8000884:	f104 0414 	add.w	r4, r4, #20
 8000888:	f1c4 0220 	rsb	r2, r4, #32
 800088c:	fa20 f004 	lsr.w	r0, r0, r4
 8000890:	fa01 f302 	lsl.w	r3, r1, r2
 8000894:	ea40 0003 	orr.w	r0, r0, r3
 8000898:	fa21 f304 	lsr.w	r3, r1, r4
 800089c:	ea45 0103 	orr.w	r1, r5, r3
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	f1c4 040c 	rsb	r4, r4, #12
 80008a6:	f1c4 0220 	rsb	r2, r4, #32
 80008aa:	fa20 f002 	lsr.w	r0, r0, r2
 80008ae:	fa01 f304 	lsl.w	r3, r1, r4
 80008b2:	ea40 0003 	orr.w	r0, r0, r3
 80008b6:	4629      	mov	r1, r5
 80008b8:	bd30      	pop	{r4, r5, pc}
 80008ba:	fa21 f004 	lsr.w	r0, r1, r4
 80008be:	4629      	mov	r1, r5
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	f094 0f00 	teq	r4, #0
 80008c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ca:	bf06      	itte	eq
 80008cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008d0:	3401      	addeq	r4, #1
 80008d2:	3d01      	subne	r5, #1
 80008d4:	e74e      	b.n	8000774 <__adddf3+0x8c>
 80008d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008da:	bf18      	it	ne
 80008dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008e0:	d029      	beq.n	8000936 <__adddf3+0x24e>
 80008e2:	ea94 0f05 	teq	r4, r5
 80008e6:	bf08      	it	eq
 80008e8:	ea90 0f02 	teqeq	r0, r2
 80008ec:	d005      	beq.n	80008fa <__adddf3+0x212>
 80008ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80008f2:	bf04      	itt	eq
 80008f4:	4619      	moveq	r1, r3
 80008f6:	4610      	moveq	r0, r2
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	ea91 0f03 	teq	r1, r3
 80008fe:	bf1e      	ittt	ne
 8000900:	2100      	movne	r1, #0
 8000902:	2000      	movne	r0, #0
 8000904:	bd30      	popne	{r4, r5, pc}
 8000906:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800090a:	d105      	bne.n	8000918 <__adddf3+0x230>
 800090c:	0040      	lsls	r0, r0, #1
 800090e:	4149      	adcs	r1, r1
 8000910:	bf28      	it	cs
 8000912:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd30      	pop	{r4, r5, pc}
 8000918:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800091c:	bf3c      	itt	cc
 800091e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000922:	bd30      	popcc	{r4, r5, pc}
 8000924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000928:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd30      	pop	{r4, r5, pc}
 8000936:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800093a:	bf1a      	itte	ne
 800093c:	4619      	movne	r1, r3
 800093e:	4610      	movne	r0, r2
 8000940:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000944:	bf1c      	itt	ne
 8000946:	460b      	movne	r3, r1
 8000948:	4602      	movne	r2, r0
 800094a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094e:	bf06      	itte	eq
 8000950:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000954:	ea91 0f03 	teqeq	r1, r3
 8000958:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop

08000960 <__aeabi_ui2d>:
 8000960:	f090 0f00 	teq	r0, #0
 8000964:	bf04      	itt	eq
 8000966:	2100      	moveq	r1, #0
 8000968:	4770      	bxeq	lr
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000970:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000974:	f04f 0500 	mov.w	r5, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e750      	b.n	8000820 <__adddf3+0x138>
 800097e:	bf00      	nop

08000980 <__aeabi_i2d>:
 8000980:	f090 0f00 	teq	r0, #0
 8000984:	bf04      	itt	eq
 8000986:	2100      	moveq	r1, #0
 8000988:	4770      	bxeq	lr
 800098a:	b530      	push	{r4, r5, lr}
 800098c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000990:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000994:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000998:	bf48      	it	mi
 800099a:	4240      	negmi	r0, r0
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	e73e      	b.n	8000820 <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_f2d>:
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009b2:	bf1f      	itttt	ne
 80009b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009c0:	4770      	bxne	lr
 80009c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009c6:	bf08      	it	eq
 80009c8:	4770      	bxeq	lr
 80009ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009ce:	bf04      	itt	eq
 80009d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009d4:	4770      	bxeq	lr
 80009d6:	b530      	push	{r4, r5, lr}
 80009d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	e71c      	b.n	8000820 <__adddf3+0x138>
 80009e6:	bf00      	nop

080009e8 <__aeabi_ul2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f04f 0500 	mov.w	r5, #0
 80009f6:	e00a      	b.n	8000a0e <__aeabi_l2d+0x16>

080009f8 <__aeabi_l2d>:
 80009f8:	ea50 0201 	orrs.w	r2, r0, r1
 80009fc:	bf08      	it	eq
 80009fe:	4770      	bxeq	lr
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a06:	d502      	bpl.n	8000a0e <__aeabi_l2d+0x16>
 8000a08:	4240      	negs	r0, r0
 8000a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a1a:	f43f aed8 	beq.w	80007ce <__adddf3+0xe6>
 8000a1e:	f04f 0203 	mov.w	r2, #3
 8000a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a26:	bf18      	it	ne
 8000a28:	3203      	addne	r2, #3
 8000a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a2e:	bf18      	it	ne
 8000a30:	3203      	addne	r2, #3
 8000a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a42:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a46:	ea40 000e 	orr.w	r0, r0, lr
 8000a4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a4e:	4414      	add	r4, r2
 8000a50:	e6bd      	b.n	80007ce <__adddf3+0xe6>
 8000a52:	bf00      	nop

08000a54 <__aeabi_dmul>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a62:	bf1d      	ittte	ne
 8000a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a68:	ea94 0f0c 	teqne	r4, ip
 8000a6c:	ea95 0f0c 	teqne	r5, ip
 8000a70:	f000 f8de 	bleq	8000c30 <__aeabi_dmul+0x1dc>
 8000a74:	442c      	add	r4, r5
 8000a76:	ea81 0603 	eor.w	r6, r1, r3
 8000a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a86:	bf18      	it	ne
 8000a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a94:	d038      	beq.n	8000b08 <__aeabi_dmul+0xb4>
 8000a96:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a9a:	f04f 0500 	mov.w	r5, #0
 8000a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aaa:	f04f 0600 	mov.w	r6, #0
 8000aae:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000ab2:	f09c 0f00 	teq	ip, #0
 8000ab6:	bf18      	it	ne
 8000ab8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ac8:	d204      	bcs.n	8000ad4 <__aeabi_dmul+0x80>
 8000aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000ace:	416d      	adcs	r5, r5
 8000ad0:	eb46 0606 	adc.w	r6, r6, r6
 8000ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aec:	bf88      	it	hi
 8000aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af2:	d81e      	bhi.n	8000b32 <__aeabi_dmul+0xde>
 8000af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000afe:	f150 0000 	adcs.w	r0, r0, #0
 8000b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b0c:	ea46 0101 	orr.w	r1, r6, r1
 8000b10:	ea40 0002 	orr.w	r0, r0, r2
 8000b14:	ea81 0103 	eor.w	r1, r1, r3
 8000b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b1c:	bfc2      	ittt	gt
 8000b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b26:	bd70      	popgt	{r4, r5, r6, pc}
 8000b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2c:	f04f 0e00 	mov.w	lr, #0
 8000b30:	3c01      	subs	r4, #1
 8000b32:	f300 80ab 	bgt.w	8000c8c <__aeabi_dmul+0x238>
 8000b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b3a:	bfde      	ittt	le
 8000b3c:	2000      	movle	r0, #0
 8000b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b42:	bd70      	pople	{r4, r5, r6, pc}
 8000b44:	f1c4 0400 	rsb	r4, r4, #0
 8000b48:	3c20      	subs	r4, #32
 8000b4a:	da35      	bge.n	8000bb8 <__aeabi_dmul+0x164>
 8000b4c:	340c      	adds	r4, #12
 8000b4e:	dc1b      	bgt.n	8000b88 <__aeabi_dmul+0x134>
 8000b50:	f104 0414 	add.w	r4, r4, #20
 8000b54:	f1c4 0520 	rsb	r5, r4, #32
 8000b58:	fa00 f305 	lsl.w	r3, r0, r5
 8000b5c:	fa20 f004 	lsr.w	r0, r0, r4
 8000b60:	fa01 f205 	lsl.w	r2, r1, r5
 8000b64:	ea40 0002 	orr.w	r0, r0, r2
 8000b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b74:	fa21 f604 	lsr.w	r6, r1, r4
 8000b78:	eb42 0106 	adc.w	r1, r2, r6
 8000b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b80:	bf08      	it	eq
 8000b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	f1c4 040c 	rsb	r4, r4, #12
 8000b8c:	f1c4 0520 	rsb	r5, r4, #32
 8000b90:	fa00 f304 	lsl.w	r3, r0, r4
 8000b94:	fa20 f005 	lsr.w	r0, r0, r5
 8000b98:	fa01 f204 	lsl.w	r2, r1, r4
 8000b9c:	ea40 0002 	orr.w	r0, r0, r2
 8000ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000ba8:	f141 0100 	adc.w	r1, r1, #0
 8000bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f1c4 0520 	rsb	r5, r4, #32
 8000bbc:	fa00 f205 	lsl.w	r2, r0, r5
 8000bc0:	ea4e 0e02 	orr.w	lr, lr, r2
 8000bc4:	fa20 f304 	lsr.w	r3, r0, r4
 8000bc8:	fa01 f205 	lsl.w	r2, r1, r5
 8000bcc:	ea43 0302 	orr.w	r3, r3, r2
 8000bd0:	fa21 f004 	lsr.w	r0, r1, r4
 8000bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000bd8:	fa21 f204 	lsr.w	r2, r1, r4
 8000bdc:	ea20 0002 	bic.w	r0, r0, r2
 8000be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000be8:	bf08      	it	eq
 8000bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
 8000bf0:	f094 0f00 	teq	r4, #0
 8000bf4:	d10f      	bne.n	8000c16 <__aeabi_dmul+0x1c2>
 8000bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000bfa:	0040      	lsls	r0, r0, #1
 8000bfc:	eb41 0101 	adc.w	r1, r1, r1
 8000c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c04:	bf08      	it	eq
 8000c06:	3c01      	subeq	r4, #1
 8000c08:	d0f7      	beq.n	8000bfa <__aeabi_dmul+0x1a6>
 8000c0a:	ea41 0106 	orr.w	r1, r1, r6
 8000c0e:	f095 0f00 	teq	r5, #0
 8000c12:	bf18      	it	ne
 8000c14:	4770      	bxne	lr
 8000c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	eb43 0303 	adc.w	r3, r3, r3
 8000c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c24:	bf08      	it	eq
 8000c26:	3d01      	subeq	r5, #1
 8000c28:	d0f7      	beq.n	8000c1a <__aeabi_dmul+0x1c6>
 8000c2a:	ea43 0306 	orr.w	r3, r3, r6
 8000c2e:	4770      	bx	lr
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c38:	bf18      	it	ne
 8000c3a:	ea95 0f0c 	teqne	r5, ip
 8000c3e:	d00c      	beq.n	8000c5a <__aeabi_dmul+0x206>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	d1d1      	bne.n	8000bf0 <__aeabi_dmul+0x19c>
 8000c4c:	ea81 0103 	eor.w	r1, r1, r3
 8000c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c5e:	bf06      	itte	eq
 8000c60:	4610      	moveq	r0, r2
 8000c62:	4619      	moveq	r1, r3
 8000c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c68:	d019      	beq.n	8000c9e <__aeabi_dmul+0x24a>
 8000c6a:	ea94 0f0c 	teq	r4, ip
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_dmul+0x222>
 8000c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c74:	d113      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c76:	ea95 0f0c 	teq	r5, ip
 8000c7a:	d105      	bne.n	8000c88 <__aeabi_dmul+0x234>
 8000c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c80:	bf1c      	itt	ne
 8000c82:	4610      	movne	r0, r2
 8000c84:	4619      	movne	r1, r3
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c88:	ea81 0103 	eor.w	r1, r1, r3
 8000c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
 8000c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ca6:	bd70      	pop	{r4, r5, r6, pc}

08000ca8 <__aeabi_ddiv>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cb6:	bf1d      	ittte	ne
 8000cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cbc:	ea94 0f0c 	teqne	r4, ip
 8000cc0:	ea95 0f0c 	teqne	r5, ip
 8000cc4:	f000 f8a7 	bleq	8000e16 <__aeabi_ddiv+0x16e>
 8000cc8:	eba4 0405 	sub.w	r4, r4, r5
 8000ccc:	ea81 0e03 	eor.w	lr, r1, r3
 8000cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000cd8:	f000 8088 	beq.w	8000dec <__aeabi_ddiv+0x144>
 8000cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d00:	429d      	cmp	r5, r3
 8000d02:	bf08      	it	eq
 8000d04:	4296      	cmpeq	r6, r2
 8000d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d0e:	d202      	bcs.n	8000d16 <__aeabi_ddiv+0x6e>
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	1ab6      	subs	r6, r6, r2
 8000d18:	eb65 0503 	sbc.w	r5, r5, r3
 8000d1c:	085b      	lsrs	r3, r3, #1
 8000d1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d32:	bf22      	ittt	cs
 8000d34:	1ab6      	subcs	r6, r6, r2
 8000d36:	4675      	movcs	r5, lr
 8000d38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d3c:	085b      	lsrs	r3, r3, #1
 8000d3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d4a:	bf22      	ittt	cs
 8000d4c:	1ab6      	subcs	r6, r6, r2
 8000d4e:	4675      	movcs	r5, lr
 8000d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d62:	bf22      	ittt	cs
 8000d64:	1ab6      	subcs	r6, r6, r2
 8000d66:	4675      	movcs	r5, lr
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d7a:	bf22      	ittt	cs
 8000d7c:	1ab6      	subcs	r6, r6, r2
 8000d7e:	4675      	movcs	r5, lr
 8000d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d84:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d88:	d018      	beq.n	8000dbc <__aeabi_ddiv+0x114>
 8000d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000da6:	d1c0      	bne.n	8000d2a <__aeabi_ddiv+0x82>
 8000da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dac:	d10b      	bne.n	8000dc6 <__aeabi_ddiv+0x11e>
 8000dae:	ea41 0100 	orr.w	r1, r1, r0
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dba:	e7b6      	b.n	8000d2a <__aeabi_ddiv+0x82>
 8000dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dc0:	bf04      	itt	eq
 8000dc2:	4301      	orreq	r1, r0
 8000dc4:	2000      	moveq	r0, #0
 8000dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000dca:	bf88      	it	hi
 8000dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000dd0:	f63f aeaf 	bhi.w	8000b32 <__aeabi_dmul+0xde>
 8000dd4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000dd8:	bf04      	itt	eq
 8000dda:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000de2:	f150 0000 	adcs.w	r0, r0, #0
 8000de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000df8:	bfc2      	ittt	gt
 8000dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e02:	bd70      	popgt	{r4, r5, r6, pc}
 8000e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e08:	f04f 0e00 	mov.w	lr, #0
 8000e0c:	3c01      	subs	r4, #1
 8000e0e:	e690      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e10:	ea45 0e06 	orr.w	lr, r5, r6
 8000e14:	e68d      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e1a:	ea94 0f0c 	teq	r4, ip
 8000e1e:	bf08      	it	eq
 8000e20:	ea95 0f0c 	teqeq	r5, ip
 8000e24:	f43f af3b 	beq.w	8000c9e <__aeabi_dmul+0x24a>
 8000e28:	ea94 0f0c 	teq	r4, ip
 8000e2c:	d10a      	bne.n	8000e44 <__aeabi_ddiv+0x19c>
 8000e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e32:	f47f af34 	bne.w	8000c9e <__aeabi_dmul+0x24a>
 8000e36:	ea95 0f0c 	teq	r5, ip
 8000e3a:	f47f af25 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	e72c      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e44:	ea95 0f0c 	teq	r5, ip
 8000e48:	d106      	bne.n	8000e58 <__aeabi_ddiv+0x1b0>
 8000e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e4e:	f43f aefd 	beq.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	e722      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e5c:	bf18      	it	ne
 8000e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e62:	f47f aec5 	bne.w	8000bf0 <__aeabi_dmul+0x19c>
 8000e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e6a:	f47f af0d 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e72:	f47f aeeb 	bne.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e76:	e712      	b.n	8000c9e <__aeabi_dmul+0x24a>

08000e78 <__gedf2>:
 8000e78:	f04f 3cff 	mov.w	ip, #4294967295
 8000e7c:	e006      	b.n	8000e8c <__cmpdf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__ledf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	e002      	b.n	8000e8c <__cmpdf2+0x4>
 8000e86:	bf00      	nop

08000e88 <__cmpdf2>:
 8000e88:	f04f 0c01 	mov.w	ip, #1
 8000e8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ea2:	d01b      	beq.n	8000edc <__cmpdf2+0x54>
 8000ea4:	b001      	add	sp, #4
 8000ea6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eaa:	bf0c      	ite	eq
 8000eac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000eb0:	ea91 0f03 	teqne	r1, r3
 8000eb4:	bf02      	ittt	eq
 8000eb6:	ea90 0f02 	teqeq	r0, r2
 8000eba:	2000      	moveq	r0, #0
 8000ebc:	4770      	bxeq	lr
 8000ebe:	f110 0f00 	cmn.w	r0, #0
 8000ec2:	ea91 0f03 	teq	r1, r3
 8000ec6:	bf58      	it	pl
 8000ec8:	4299      	cmppl	r1, r3
 8000eca:	bf08      	it	eq
 8000ecc:	4290      	cmpeq	r0, r2
 8000ece:	bf2c      	ite	cs
 8000ed0:	17d8      	asrcs	r0, r3, #31
 8000ed2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ed6:	f040 0001 	orr.w	r0, r0, #1
 8000eda:	4770      	bx	lr
 8000edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee4:	d102      	bne.n	8000eec <__cmpdf2+0x64>
 8000ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eea:	d107      	bne.n	8000efc <__cmpdf2+0x74>
 8000eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef4:	d1d6      	bne.n	8000ea4 <__cmpdf2+0x1c>
 8000ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efa:	d0d3      	beq.n	8000ea4 <__cmpdf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cdrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4610      	mov	r0, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4663      	mov	r3, ip
 8000f10:	e000      	b.n	8000f14 <__aeabi_cdcmpeq>
 8000f12:	bf00      	nop

08000f14 <__aeabi_cdcmpeq>:
 8000f14:	b501      	push	{r0, lr}
 8000f16:	f7ff ffb7 	bl	8000e88 <__cmpdf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd01      	pop	{r0, pc}

08000f24 <__aeabi_dcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_dcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_dcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_dcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffce 	bl	8000f04 <__aeabi_cdrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_dcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc4 	bl	8000f04 <__aeabi_cdrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_dcmpun>:
 8000f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f90:	d102      	bne.n	8000f98 <__aeabi_dcmpun+0x10>
 8000f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f96:	d10a      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	d102      	bne.n	8000fa8 <__aeabi_dcmpun+0x20>
 8000fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000fa8:	f04f 0000 	mov.w	r0, #0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0001 	mov.w	r0, #1
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2iz>:
 8000fb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fbc:	d215      	bcs.n	8000fea <__aeabi_d2iz+0x36>
 8000fbe:	d511      	bpl.n	8000fe4 <__aeabi_d2iz+0x30>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d912      	bls.n	8000ff0 <__aeabi_d2iz+0x3c>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	bf18      	it	ne
 8000fe0:	4240      	negne	r0, r0
 8000fe2:	4770      	bx	lr
 8000fe4:	f04f 0000 	mov.w	r0, #0
 8000fe8:	4770      	bx	lr
 8000fea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fee:	d105      	bne.n	8000ffc <__aeabi_d2iz+0x48>
 8000ff0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ff4:	bf08      	it	eq
 8000ff6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800100e:	f3bf 8f6f 	isb	sy
}
 8001012:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <SCB_EnableICache+0x44>)
 8001016:	2200      	movs	r2, #0
 8001018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <SCB_EnableICache+0x44>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SCB_EnableICache+0x44>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001032:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001034:	f3bf 8f4f 	dsb	sy
}
 8001038:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001056:	f3bf 8f6f 	isb	sy
}
 800105a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <SCB_InvalidateICache+0x2c>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800106a:	f3bf 8f6f 	isb	sy
}
 800106e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <SCB_EnableDCache+0x84>)
 8001084:	2200      	movs	r2, #0
 8001086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800108a:	f3bf 8f4f 	dsb	sy
}
 800108e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <SCB_EnableDCache+0x84>)
 8001092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001096:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0b5b      	lsrs	r3, r3, #13
 800109c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010a0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010aa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010b4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ba:	4911      	ldr	r1, [pc, #68]	; (8001100 <SCB_EnableDCache+0x84>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1e5a      	subs	r2, r3, #1
 80010c6:	60ba      	str	r2, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ef      	bne.n	80010ac <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	60fa      	str	r2, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1e5      	bne.n	80010a2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80010d6:	f3bf 8f4f 	dsb	sy
}
 80010da:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <SCB_EnableDCache+0x84>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <SCB_EnableDCache+0x84>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80010e8:	f3bf 8f4f 	dsb	sy
}
 80010ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <SCB_CleanDCache+0x70>)
 800110c:	2200      	movs	r2, #0
 800110e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001112:	f3bf 8f4f 	dsb	sy
}
 8001116:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <SCB_CleanDCache+0x70>)
 800111a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800111e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001128:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001132:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	015a      	lsls	r2, r3, #5
 8001138:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800113c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001142:	490c      	ldr	r1, [pc, #48]	; (8001174 <SCB_CleanDCache+0x70>)
 8001144:	4313      	orrs	r3, r2
 8001146:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	60ba      	str	r2, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ef      	bne.n	8001134 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	60fa      	str	r2, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1e5      	bne.n	800112a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800115e:	f3bf 8f4f 	dsb	sy
}
 8001162:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001164:	f3bf 8f6f 	isb	sy
}
 8001168:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 800117c:	f7ff ff42 	bl	8001004 <SCB_EnableICache>
  SCB_EnableDCache();
 8001180:	f7ff ff7c 	bl	800107c <SCB_EnableDCache>
#endif
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 8001198:	e7fe      	b.n	8001198 <__default_exit+0x4>
	...

0800119c <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <__init_ram_areas+0x6c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011b2:	e009      	b.n	80011c8 <__init_ram_areas+0x2c>
      *p = *tp;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
      p++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
      tp++;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3304      	adds	r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d3f0      	bcc.n	80011b4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80011d2:	e005      	b.n	80011e0 <__init_ram_areas+0x44>
      *p = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
      p++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f4      	bcc.n	80011d4 <__init_ram_areas+0x38>
    }
    rap++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3310      	adds	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <__init_ram_areas+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d3d6      	bcc.n	80011a6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 80011f8:	f7ff ff84 	bl	8001104 <SCB_CleanDCache>
  SCB_InvalidateICache();
 80011fc:	f7ff ff26 	bl	800104c <SCB_InvalidateICache>
#endif
#endif
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	08011ce8 	.word	0x08011ce8
 800120c:	08011d68 	.word	0x08011d68

08001210 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001220:	f7ff fff6 	bl	8001210 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001224:	f002 f862 	bl	80032ec <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001228:	f003 f988 	bl	800453c <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800122c:	f000 fb8e 	bl	800194c <adcInit>
#endif
#if (HAL_USE_EFL == TRUE) || defined(__DOXYGEN__)
  eflInit();
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
 8001230:	f000 fc29 	bl	8001a86 <gptInit>
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8001234:	f000 fc81 	bl	8001b3a <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001238:	f000 fd97 	bl	8001d6a <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 800123c:	f000 fe23 	bl	8001e86 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 8001240:	f001 f8f2 	bl	8002428 <usbInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8001244:	f001 fc3a 	bl	8002abc <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001248:	f006 f8e8 	bl	800741c <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800124c:	f000 f837 	bl	80012be <stInit>
#endif
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8001258:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800125e:	4618      	mov	r0, r3
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800126e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8001276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800127e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001282:	2202      	movs	r2, #2
 8001284:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr

080012be <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012c2:	f005 fbd9 	bl	8006a78 <st_lld_init>
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80012ce:	f7ff ffc1 	bl	8001254 <st_lld_get_counter>
 80012d2:	4603      	mov	r3, r0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffc0 	bl	8001266 <st_lld_start_alarm>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 80012f2:	f7ff ffcd 	bl	8001290 <st_lld_stop_alarm>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}

080012fa <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff ffce 	bl	80012a4 <st_lld_set_alarm>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	605a      	str	r2, [r3, #4]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	2330      	movs	r3, #48	; 0x30
 8001336:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f383 8811 	msr	BASEPRI, r3
}
 800133e:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001340:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f383 8811 	msr	BASEPRI, r3
}
 800135c:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800135e:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ffcb 	bl	8001310 <ch_queue_init>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0

  chSysLock();
 8001386:	f7ff ffd2 	bl	800132e <chSysLock>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}

0800138e <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0

  chSysUnlock();
 8001392:	f7ff ffdb 	bl	800134c <chSysUnlock>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ffe1 	bl	800136a <chThdQueueObjectInit>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013ba:	6839      	ldr	r1, [r7, #0]
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f007 fac0 	bl	8008942 <chThdEnqueueTimeoutS>
 80013c2:	4603      	mov	r3, r0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80013d6:	6839      	ldr	r1, [r7, #0]
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f007 fad3 	bl	8008984 <chThdDequeueNextI>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d902      	bls.n	8001402 <iq_read+0x1c>
    n = iqGetFullI(iqp);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	429a      	cmp	r2, r3
 8001414:	d20d      	bcs.n	8001432 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	4619      	mov	r1, r3
 800141e:	68b8      	ldr	r0, [r7, #8]
 8001420:	f7fe fff4 	bl	800040c <memcpy>
    iqp->q_rdptr += n;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	699a      	ldr	r2, [r3, #24]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	441a      	add	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	619a      	str	r2, [r3, #24]
 8001430:	e02b      	b.n	800148a <iq_read+0xa4>
  }
  else if (n > s1) {
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	429a      	cmp	r2, r3
 8001438:	d91c      	bls.n	8001474 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	4619      	mov	r1, r3
 8001442:	68b8      	ldr	r0, [r7, #8]
 8001444:	f7fe ffe2 	bl	800040c <memcpy>
    bp += s1;
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	4413      	add	r3, r2
 800144e:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4619      	mov	r1, r3
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	f7fe ffd3 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	441a      	add	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	619a      	str	r2, [r3, #24]
 8001472:	e00a      	b.n	800148a <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4619      	mov	r1, r3
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f7fe ffc5 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	68da      	ldr	r2, [r3, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	689a      	ldr	r2, [r3, #8]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	1ad2      	subs	r2, r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	609a      	str	r2, [r3, #8]
  return n;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d902      	bls.n	80014bc <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	691a      	ldr	r2, [r3, #16]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	695b      	ldr	r3, [r3, #20]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d20d      	bcs.n	80014ec <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7fe ff97 	bl	800040c <memcpy>
    oqp->q_wrptr += n;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	695a      	ldr	r2, [r3, #20]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	441a      	add	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	615a      	str	r2, [r3, #20]
 80014ea:	e02b      	b.n	8001544 <oq_write+0xa4>
  }
  else if (n > s1) {
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d91c      	bls.n	800152e <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7fe ff85 	bl	800040c <memcpy>
    bp += s1;
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	4413      	add	r3, r2
 8001508:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	4618      	mov	r0, r3
 800151c:	f7fe ff76 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	441a      	add	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	615a      	str	r2, [r3, #20]
 800152c:	e00a      	b.n	8001544 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe ff68 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	1ad2      	subs	r2, r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	609a      	str	r2, [r3, #8]
  return n;
 8001550:	687b      	ldr	r3, [r7, #4]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 800155a:	b580      	push	{r7, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	af00      	add	r7, sp, #0
 8001560:	60f8      	str	r0, [r7, #12]
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff15 	bl	800139a <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	441a      	add	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	621a      	str	r2, [r3, #32]
}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	460b      	mov	r3, r1
 80015b0:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695a      	ldr	r2, [r3, #20]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d105      	bne.n	80015ca <iqPutI+0x24>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <iqPutI+0x24>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <iqPutI+0x26>
 80015ca:	2300      	movs	r3, #0
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f083 0301 	eor.w	r3, r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d01c      	beq.n	8001616 <iqPutI+0x70>
    iqp->q_counter++;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	1c59      	adds	r1, r3, #1
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6151      	str	r1, [r2, #20]
 80015f0:	78fa      	ldrb	r2, [r7, #3]
 80015f2:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	695a      	ldr	r2, [r3, #20]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d303      	bcc.n	8001608 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fedd 	bl	80013cc <osalThreadDequeueNextI>

    return MSG_OK;
 8001612:	2300      	movs	r3, #0
 8001614:	e001      	b.n	800161a <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 800162c:	f7ff fea9 	bl	8001382 <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8001630:	e00c      	b.n	800164c <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6839      	ldr	r1, [r7, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff feba 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 800163c:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	da03      	bge.n	800164c <iqGetTimeout+0x2a>
      osalSysUnlock();
 8001644:	f7ff fea3 	bl	800138e <osalSysUnlock>
      return msg;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	e024      	b.n	8001696 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0ee      	beq.n	8001632 <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	1e5a      	subs	r2, r3, #1
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	1c59      	adds	r1, r3, #1
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6191      	str	r1, [r2, #24]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699a      	ldr	r2, [r3, #24]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	429a      	cmp	r2, r3
 8001676:	d303      	bcc.n	8001680 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69db      	ldr	r3, [r3, #28]
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	4798      	blx	r3
  }

  osalSysUnlock();
 8001690:	f7ff fe7d 	bl	800138e <osalSysUnlock>

  return (msg_t)b;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 800169e:	b580      	push	{r7, lr}
 80016a0:	b088      	sub	sp, #32
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016b6:	f7ff fe64 	bl	8001382 <osalSysLock>

  while (n > 0U) {
 80016ba:	e024      	b.n	8001706 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	68b9      	ldr	r1, [r7, #8]
 80016c0:	68f8      	ldr	r0, [r7, #12]
 80016c2:	f7ff fe90 	bl	80013e6 <iq_read>
 80016c6:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d109      	bne.n	80016e2 <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6839      	ldr	r1, [r7, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fe6c 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 80016d8:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d012      	beq.n	8001706 <iqReadTimeout+0x68>
        break;
 80016e0:	e014      	b.n	800170c <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <iqReadTimeout+0x50>
        nfy(iqp);
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80016ee:	f7ff fe4e 	bl	800138e <osalSysUnlock>

      n  -= done;
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	607b      	str	r3, [r7, #4]
      bp += done;
 80016fa:	68ba      	ldr	r2, [r7, #8]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	4413      	add	r3, r2
 8001700:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8001702:	f7ff fe3e 	bl	8001382 <osalSysLock>
  while (n > 0U) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1d7      	bne.n	80016bc <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 800170c:	f7ff fe3f 	bl	800138e <osalSysUnlock>
  return max - n;
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	1ad3      	subs	r3, r2, r3
}
 8001716:	4618      	mov	r0, r3
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 800171e:	b580      	push	{r7, lr}
 8001720:	b084      	sub	sp, #16
 8001722:	af00      	add	r7, sp, #0
 8001724:	60f8      	str	r0, [r7, #12]
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fe33 	bl	800139a <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 800174c:	68ba      	ldr	r2, [r7, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	441a      	add	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	621a      	str	r2, [r3, #32]
}
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 800176a:	b580      	push	{r7, lr}
 800176c:	b086      	sub	sp, #24
 800176e:	af00      	add	r7, sp, #0
 8001770:	60f8      	str	r0, [r7, #12]
 8001772:	460b      	mov	r3, r1
 8001774:	607a      	str	r2, [r7, #4]
 8001776:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8001778:	f7ff fe03 	bl	8001382 <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 800177c:	e00c      	b.n	8001798 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fe14 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 8001788:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	2b00      	cmp	r3, #0
 800178e:	da03      	bge.n	8001798 <oqPutTimeout+0x2e>
      osalSysUnlock();
 8001790:	f7ff fdfd 	bl	800138e <osalSysUnlock>
      return msg;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	e024      	b.n	80017e2 <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d0ee      	beq.n	800177e <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	1e5a      	subs	r2, r3, #1
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	1c59      	adds	r1, r3, #1
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	6151      	str	r1, [r2, #20]
 80017b4:	7afa      	ldrb	r2, [r7, #11]
 80017b6:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	695a      	ldr	r2, [r3, #20]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d303      	bcc.n	80017cc <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	4798      	blx	r3
  }

  osalSysUnlock();
 80017dc:	f7ff fdd7 	bl	800138e <osalSysUnlock>

  return MSG_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d105      	bne.n	800180a <oqGetI+0x20>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <oqGetI+0x20>
 8001806:	2301      	movs	r3, #1
 8001808:	e000      	b.n	800180c <oqGetI+0x22>
 800180a:	2300      	movs	r3, #0
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	b2db      	uxtb	r3, r3
 8001812:	f083 0301 	eor.w	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d01c      	beq.n	8001856 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	1c59      	adds	r1, r3, #1
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	6191      	str	r1, [r2, #24]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699a      	ldr	r2, [r3, #24]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	429a      	cmp	r2, r3
 800183e:	d303      	bcc.n	8001848 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	68da      	ldr	r2, [r3, #12]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fdbd 	bl	80013cc <osalThreadDequeueNextI>

    return (msg_t)b;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	e001      	b.n	800185a <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8001862:	b580      	push	{r7, lr}
 8001864:	b088      	sub	sp, #32
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 800187a:	f7ff fd82 	bl	8001382 <osalSysLock>

  while (n > 0U) {
 800187e:	e024      	b.n	80018ca <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff fe0b 	bl	80014a0 <oq_write>
 800188a:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6839      	ldr	r1, [r7, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fd8a 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 800189c:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d012      	beq.n	80018ca <oqWriteTimeout+0x68>
        break;
 80018a4:	e014      	b.n	80018d0 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <oqWriteTimeout+0x50>
        nfy(oqp);
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018b2:	f7ff fd6c 	bl	800138e <osalSysUnlock>

      n  -= done;
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	607b      	str	r3, [r7, #4]
      bp += done;
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	4413      	add	r3, r2
 80018c4:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80018c6:	f7ff fd5c 	bl	8001382 <osalSysLock>
  while (n > 0U) {
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1d7      	bne.n	8001880 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 80018d0:	f7ff fd5d 	bl	800138e <osalSysUnlock>
  return max - n;
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	1ad3      	subs	r3, r2, r3
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3720      	adds	r7, #32
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <chSysLock>:
static inline void chSysLock(void) {
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	2330      	movs	r3, #48	; 0x30
 80018ea:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f383 8811 	msr	BASEPRI, r3
}
 80018f2:	bf00      	nop
}
 80018f4:	bf00      	nop
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f383 8811 	msr	BASEPRI, r3
}
 8001910:	bf00      	nop
}
 8001912:	bf00      	nop
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <osalSysLock>:
static inline void osalSysLock(void) {
 800191e:	b580      	push	{r7, lr}
 8001920:	af00      	add	r7, sp, #0
  chSysLock();
 8001922:	f7ff ffde 	bl	80018e2 <chSysLock>
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
  chSysUnlock();
 800192e:	f7ff ffe7 	bl	8001900 <chSysUnlock>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}

08001936 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f007 f999 	bl	8008c76 <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0

  adc_lld_init();
 8001950:	f002 f884 	bl	8003a5c <adc_lld_init>
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}

08001958 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3318      	adds	r3, #24
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ffd4 	bl	8001936 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <adcStart>:
 *                      the implementation the value can be @p NULL.
 * @return              The operation status.
 *
 * @api
 */
msg_t adcStart(ADCDriver *adcp, const ADCConfig *config) {
 8001996:	b580      	push	{r7, lr}
 8001998:	b084      	sub	sp, #16
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(adcp != NULL);

  osalSysLock();
 80019a0:	f7ff ffbd 	bl	800191e <osalSysLock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	605a      	str	r2, [r3, #4]

#if defined(ADC_LLD_ENHANCED_API)
  msg = adc_lld_start(adcp);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f002 f882 	bl	8003ab4 <adc_lld_start>
 80019b0:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d103      	bne.n	80019c0 <adcStart+0x2a>
    adcp->state = ADC_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2202      	movs	r2, #2
 80019bc:	701a      	strb	r2, [r3, #0]
 80019be:	e002      	b.n	80019c6 <adcStart+0x30>
  }
  else {
    adcp->state = ADC_STOP;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	701a      	strb	r2, [r3, #0]
  adc_lld_start(adcp);
  adcp->state = ADC_READY;
  msg = HAL_RET_SUCCESS;
#endif

  osalSysUnlock();
 80019c6:	f7ff ffb0 	bl	800192a <osalSysUnlock>

  return msg;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <adcStartConversion>:
 * @api
 */
void adcStartConversion(ADCDriver *adcp,
                        const ADCConversionGroup *grpp,
                        adcsample_t *samples,
                        size_t depth) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	603b      	str	r3, [r7, #0]

  osalSysLock();
 80019e2:	f7ff ff9c 	bl	800191e <osalSysLock>
  adcStartConversionI(adcp, grpp, samples, depth);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f000 f806 	bl	80019fe <adcStartConversionI>
  osalSysUnlock();
 80019f2:	f7ff ff9a 	bl	800192a <osalSysUnlock>
}
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <adcStartConversionI>:
 * @iclass
 */
void adcStartConversionI(ADCDriver *adcp,
                         const ADCConversionGroup *grpp,
                         adcsample_t *samples,
                         size_t depth) {
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b084      	sub	sp, #16
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
 8001a0a:	603b      	str	r3, [r7, #0]
               (depth > 0U) && ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	609a      	str	r2, [r3, #8]
  adcp->depth    = depth;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	60da      	str	r2, [r3, #12]
  adcp->grpp     = grpp;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	611a      	str	r2, [r3, #16]
  adcp->state    = ADC_ACTIVE;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2203      	movs	r2, #3
 8001a22:	701a      	strb	r2, [r3, #0]
  adc_lld_start_conversion(adcp);
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f002 f89f 	bl	8003b68 <adc_lld_start_conversion>
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <chSysLock>:
static inline void chSysLock(void) {
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	2330      	movs	r3, #48	; 0x30
 8001a3a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f383 8811 	msr	BASEPRI, r3
}
 8001a42:	bf00      	nop
}
 8001a44:	bf00      	nop
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr

08001a50 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f383 8811 	msr	BASEPRI, r3
}
 8001a60:	bf00      	nop
}
 8001a62:	bf00      	nop
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr

08001a6e <osalSysLock>:
static inline void osalSysLock(void) {
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	af00      	add	r7, sp, #0
  chSysLock();
 8001a72:	f7ff ffde 	bl	8001a32 <chSysLock>
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001a7e:	f7ff ffe7 	bl	8001a50 <chSysUnlock>
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <gptInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void gptInit(void) {
 8001a86:	b580      	push	{r7, lr}
 8001a88:	af00      	add	r7, sp, #0

  gpt_lld_init();
 8001a8a:	f005 f8a3 	bl	8006bd4 <gpt_lld_init>
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <gptObjectInit>:
 *
 * @param[out] gptp     pointer to the @p GPTDriver object
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]

  gptp->state  = GPT_STOP;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	701a      	strb	r2, [r3, #0]
  gptp->config = NULL;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	605a      	str	r2, [r3, #4]
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <gptStart>:
 * @param[in] config    pointer to the @p GPTConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t gptStart(GPTDriver *gptp, const GPTConfig *config) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((gptp != NULL) && (config != NULL));

  osalSysLock();
 8001aba:	f7ff ffd8 	bl	8001a6e <osalSysLock>

  osalDbgAssert((gptp->state == GPT_STOP) || (gptp->state == GPT_READY),
              "invalid state");

  gptp->config = config;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
  }
  else {
    gptp->state = GPT_STOP;
  }
#else
  gpt_lld_start(gptp);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f005 f893 	bl	8006bf0 <gpt_lld_start>
  gptp->state = GPT_READY;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2202      	movs	r2, #2
 8001ace:	701a      	strb	r2, [r3, #0]
  msg = HAL_RET_SUCCESS;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 8001ad4:	f7ff ffd1 	bl	8001a7a <osalSysUnlock>

  return msg;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <gptStartContinuous>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @api
 */
void gptStartContinuous(GPTDriver *gptp, gptcnt_t interval) {
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	6039      	str	r1, [r7, #0]

  osalSysLock();
 8001aec:	f7ff ffbf 	bl	8001a6e <osalSysLock>
  gptStartContinuousI(gptp, interval);
 8001af0:	6839      	ldr	r1, [r7, #0]
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 f806 	bl	8001b04 <gptStartContinuousI>
  osalSysUnlock();
 8001af8:	f7ff ffbf 	bl	8001a7a <osalSysUnlock>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <gptStartContinuousI>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @iclass
 */
void gptStartContinuousI(GPTDriver *gptp, gptcnt_t interval) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  osalDbgCheckClassI();
  osalDbgCheck(gptp != NULL);
  osalDbgAssert(gptp->state == GPT_READY,
                "invalid state");

  gptp->state = GPT_CONTINUOUS;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2203      	movs	r2, #3
 8001b12:	701a      	strb	r2, [r3, #0]
  gpt_lld_start_timer(gptp, interval);
 8001b14:	6839      	ldr	r1, [r7, #0]
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f005 f8ac 	bl	8006c74 <gpt_lld_start_timer>
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f007 f8a2 	bl	8008c76 <chMtxObjectInit>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8001b3e:	f002 ffd5 	bl	8004aec <i2c_lld_init>
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	330c      	adds	r3, #12
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff ffe0 	bl	8001b24 <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <chSysLock>:
static inline void chSysLock(void) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	2330      	movs	r3, #48	; 0x30
 8001b74:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f383 8811 	msr	BASEPRI, r3
}
 8001b7c:	bf00      	nop
}
 8001b7e:	bf00      	nop
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr

08001b8a <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	2300      	movs	r3, #0
 8001b92:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f383 8811 	msr	BASEPRI, r3
}
 8001b9a:	bf00      	nop
}
 8001b9c:	bf00      	nop
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	601a      	str	r2, [r3, #0]
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <osalSysLock>:
static inline void osalSysLock(void) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  chSysLock();
 8001bc4:	f7ff ffd2 	bl	8001b6c <chSysLock>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001bd0:	f7ff ffdb 	bl	8001b8a <chSysUnlock>
}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ffe1 	bl	8001ba8 <chEvtObjectInit>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001bf8:	6839      	ldr	r1, [r7, #0]
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f007 f879 	bl	8008cf2 <chEvtBroadcastFlagsI>
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	68b9      	ldr	r1, [r7, #8]
 8001c22:	f7ff fe1e 	bl	8001862 <oqWriteTimeout>
 8001c26:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f103 000c 	add.w	r0, r3, #12
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	f7ff fd28 	bl	800169e <iqReadTimeout>
 8001c4e:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3330      	adds	r3, #48	; 0x30
 8001c68:	78f9      	ldrb	r1, [r7, #3]
 8001c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fd7b 	bl	800176a <oqPutTimeout>
 8001c74:	4603      	mov	r3, r0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_get>:

static msg_t _get(void *ip) {
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	330c      	adds	r3, #12
 8001c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff fcc7 	bl	8001622 <iqGetTimeout>
 8001c94:	4603      	mov	r3, r0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b084      	sub	sp, #16
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	607a      	str	r2, [r7, #4]
 8001caa:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	3330      	adds	r3, #48	; 0x30
 8001cb0:	7af9      	ldrb	r1, [r7, #11]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fd58 	bl	800176a <oqPutTimeout>
 8001cba:	4603      	mov	r3, r0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	330c      	adds	r3, #12
 8001cd2:	6839      	ldr	r1, [r7, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fca4 	bl	8001622 <iqGetTimeout>
 8001cda:	4603      	mov	r3, r0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
 8001cf0:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	68b9      	ldr	r1, [r7, #8]
 8001cfe:	f7ff fdb0 	bl	8001862 <oqWriteTimeout>
 8001d02:	4603      	mov	r3, r0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
 8001d18:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f103 000c 	add.w	r0, r3, #12
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	f7ff fcba 	bl	800169e <iqReadTimeout>
 8001d2a:	4603      	mov	r3, r0
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001d34:	b480      	push	{r7}
 8001d36:	b087      	sub	sp, #28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <_ctl+0x1e>
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d103      	bne.n	8001d58 <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001d50:	e005      	b.n	8001d5e <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001d52:	f06f 0313 	mvn.w	r3, #19
 8001d56:	e003      	b.n	8001d60 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001d58:	f06f 0313 	mvn.w	r3, #19
 8001d5c:	e000      	b.n	8001d60 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	371c      	adds	r7, #28
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr

08001d6a <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001d6e:	f005 f951 	bl	8007014 <sd_lld_init>
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <sdObjectInit+0x28>)
 8001d84:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3304      	adds	r3, #4
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff24 	bl	8001bd8 <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	721a      	strb	r2, [r3, #8]
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	08011d68 	.word	0x08011d68

08001da4 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(sdp != NULL);

  osalSysLock();
 8001dae:	f7ff ff07 	bl	8001bc0 <osalSysLock>
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 8001db2:	6839      	ldr	r1, [r7, #0]
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f005 f983 	bl	80070c0 <sd_lld_start>
  sdp->state = SD_READY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	721a      	strb	r2, [r3, #8]
  msg = HAL_RET_SUCCESS;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 8001dc4:	f7ff ff02 	bl	8001bcc <osalSysUnlock>

  return msg;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	695b      	ldr	r3, [r3, #20]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d105      	bne.n	8001df2 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2104      	movs	r1, #4
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff fefe 	bl	8001bee <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	330c      	adds	r3, #12
 8001df6:	78fa      	ldrb	r2, [r7, #3]
 8001df8:	4611      	mov	r1, r2
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff fbd3 	bl	80015a6 <iqPutI>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	da06      	bge.n	8001e14 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff feed 	bl	8001bee <osalEventBroadcastFlagsI>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <chSysLock>:
static inline void chSysLock(void) {
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	2330      	movs	r3, #48	; 0x30
 8001e24:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f383 8811 	msr	BASEPRI, r3
}
 8001e2c:	bf00      	nop
}
 8001e2e:	bf00      	nop
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr

08001e3a <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	2300      	movs	r3, #0
 8001e42:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f383 8811 	msr	BASEPRI, r3
}
 8001e4a:	bf00      	nop
}
 8001e4c:	bf00      	nop
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <osalSysLock>:
static inline void osalSysLock(void) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  chSysLock();
 8001e5c:	f7ff ffde 	bl	8001e1c <chSysLock>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001e68:	f7ff ffe7 	bl	8001e3a <chSysUnlock>
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f006 fefc 	bl	8008c76 <chMtxObjectInit>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001e86:	b580      	push	{r7, lr}
 8001e88:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001e8a:	f004 fc63 	bl	8006754 <spi_lld_init>
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	330c      	adds	r3, #12
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ffdd 	bl	8001e70 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b084      	sub	sp, #16
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001ec8:	f7ff ffc6 	bl	8001e58 <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f004 fc60 	bl	8006798 <spi_lld_start>
 8001ed8:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d103      	bne.n	8001ee8 <spiStart+0x2a>
    spip->state = SPI_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	701a      	strb	r2, [r3, #0]
 8001ee6:	e002      	b.n	8001eee <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001eee:	f7ff ffb9 	bl	8001e64 <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <chSysLock>:
static inline void chSysLock(void) {
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	2330      	movs	r3, #48	; 0x30
 8001f04:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f383 8811 	msr	BASEPRI, r3
}
 8001f0c:	bf00      	nop
}
 8001f0e:	bf00      	nop
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr

08001f1a <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	2300      	movs	r3, #0
 8001f22:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f383 8811 	msr	BASEPRI, r3
}
 8001f2a:	bf00      	nop
}
 8001f2c:	bf00      	nop
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	2330      	movs	r3, #48	; 0x30
 8001f40:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f383 8811 	msr	BASEPRI, r3
}
 8001f48:	bf00      	nop
}
 8001f4a:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001f4c:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f383 8811 	msr	BASEPRI, r3
}
 8001f68:	bf00      	nop
}
 8001f6a:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001f6c:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <osalSysLock>:
static inline void osalSysLock(void) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  chSysLock();
 8001f7c:	f7ff ffbe 	bl	8001efc <chSysLock>
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001f88:	f7ff ffc7 	bl	8001f1a <chSysUnlock>
}
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001f94:	f7ff ffd0 	bl	8001f38 <chSysLockFromISR>
}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001fa0:	f7ff ffda 	bl	8001f58 <chSysUnlockFromISR>
}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	021b      	lsls	r3, r3, #8
 8001fc0:	b21a      	sxth	r2, r3
 8001fc2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001fcc:	89fb      	ldrh	r3, [r7, #14]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f003 fd69 	bl	8005ac4 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d005      	beq.n	8002008 <set_address+0x30>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2101      	movs	r1, #1
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2203      	movs	r2, #3
 800200c:	701a      	strb	r2, [r3, #0]
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8002018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002026:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8002030:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8002032:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8002034:	f640 4202 	movw	r2, #3074	; 0xc02
 8002038:	4293      	cmp	r3, r2
 800203a:	f000 8120 	beq.w	800227e <default_handler+0x266>
 800203e:	f640 4202 	movw	r2, #3074	; 0xc02
 8002042:	4293      	cmp	r3, r2
 8002044:	f200 81e4 	bhi.w	8002410 <default_handler+0x3f8>
 8002048:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 800204c:	f000 80d6 	beq.w	80021fc <default_handler+0x1e4>
 8002050:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8002054:	f200 81dc 	bhi.w	8002410 <default_handler+0x3f8>
 8002058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800205c:	f000 80c1 	beq.w	80021e2 <default_handler+0x1ca>
 8002060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002064:	f200 81d4 	bhi.w	8002410 <default_handler+0x3f8>
 8002068:	f240 6201 	movw	r2, #1537	; 0x601
 800206c:	4293      	cmp	r3, r2
 800206e:	f200 81cf 	bhi.w	8002410 <default_handler+0x3f8>
 8002072:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002076:	f080 808e 	bcs.w	8002196 <default_handler+0x17e>
 800207a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800207e:	d072      	beq.n	8002166 <default_handler+0x14e>
 8002080:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002084:	f200 81c4 	bhi.w	8002410 <default_handler+0x3f8>
 8002088:	f240 3202 	movw	r2, #770	; 0x302
 800208c:	4293      	cmp	r3, r2
 800208e:	f000 818b 	beq.w	80023a8 <default_handler+0x390>
 8002092:	f240 3202 	movw	r2, #770	; 0x302
 8002096:	4293      	cmp	r3, r2
 8002098:	f200 81ba 	bhi.w	8002410 <default_handler+0x3f8>
 800209c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020a0:	d046      	beq.n	8002130 <default_handler+0x118>
 80020a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020a6:	f200 81b3 	bhi.w	8002410 <default_handler+0x3f8>
 80020aa:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80020ae:	f000 8147 	beq.w	8002340 <default_handler+0x328>
 80020b2:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80020b6:	f200 81ab 	bhi.w	8002410 <default_handler+0x3f8>
 80020ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020be:	d01c      	beq.n	80020fa <default_handler+0xe2>
 80020c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020c4:	f200 81a4 	bhi.w	8002410 <default_handler+0x3f8>
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	f000 80e3 	beq.w	8002294 <default_handler+0x27c>
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	f200 819e 	bhi.w	8002410 <default_handler+0x3f8>
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <default_handler+0xc8>
 80020d8:	2b01      	cmp	r3, #1
 80020da:	f000 80d0 	beq.w	800227e <default_handler+0x266>
 80020de:	e197      	b.n	8002410 <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f103 0288 	add.w	r2, r3, #136	; 0x88
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	675a      	str	r2, [r3, #116]	; 0x74
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2202      	movs	r2, #2
 80020ee:	679a      	str	r2, [r3, #120]	; 0x78
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e18b      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002100:	2b01      	cmp	r3, #1
 8002102:	d113      	bne.n	800212c <default_handler+0x114>
      usbp->status &= ~2U;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800210a:	f023 0302 	bic.w	r3, r3, #2
 800210e:	b29a      	uxth	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	675a      	str	r2, [r3, #116]	; 0x74
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	679a      	str	r2, [r3, #120]	; 0x78
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8002128:	2301      	movs	r3, #1
 800212a:	e172      	b.n	8002412 <default_handler+0x3fa>
    }
    return false;
 800212c:	2300      	movs	r3, #0
 800212e:	e170      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002136:	2b01      	cmp	r3, #1
 8002138:	d113      	bne.n	8002162 <default_handler+0x14a>
      usbp->status |= 2U;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	b29a      	uxth	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	675a      	str	r2, [r3, #116]	; 0x74
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	679a      	str	r2, [r3, #120]	; 0x78
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 800215e:	2301      	movs	r3, #1
 8002160:	e157      	b.n	8002412 <default_handler+0x3fa>
    }
    return false;
 8002162:	2300      	movs	r3, #0
 8002164:	e155      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800216c:	2b00      	cmp	r3, #0
 800216e:	d107      	bne.n	8002180 <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8002176:	2b05      	cmp	r3, #5
 8002178:	d102      	bne.n	8002180 <default_handler+0x168>
      set_address(usbp);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff ff2c 	bl	8001fd8 <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	675a      	str	r2, [r3, #116]	; 0x74
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	679a      	str	r2, [r3, #120]	; 0x78
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8002192:	2301      	movs	r3, #1
 8002194:	e13d      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	685c      	ldr	r4, [r3, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3384      	adds	r3, #132	; 0x84
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fefb 	bl	8001fa8 <get_hword>
 80021b2:	4603      	mov	r3, r0
 80021b4:	4632      	mov	r2, r6
 80021b6:	4629      	mov	r1, r5
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	47a0      	blx	r4
 80021bc:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <default_handler+0x1b0>
      return false;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e124      	b.n	8002412 <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	675a      	str	r2, [r3, #116]	; 0x74
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	679a      	str	r2, [r3, #120]	; 0x78
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 80021de:	2301      	movs	r3, #1
 80021e0:	e117      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	675a      	str	r2, [r3, #116]	; 0x74
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	679a      	str	r2, [r3, #120]	; 0x78
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e10a      	b.n	8002412 <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b04      	cmp	r3, #4
 8002202:	d118      	bne.n	8002236 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8002204:	f7ff fec4 	bl	8001f90 <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f993 	bl	8002534 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 800220e:	f7ff fec5 	bl	8001f9c <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2203      	movs	r2, #3
 800221e:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d005      	beq.n	8002236 <default_handler+0x21e>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2103      	movs	r1, #3
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800223c:	2b00      	cmp	r3, #0
 800223e:	d013      	beq.n	8002268 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2204      	movs	r2, #4
 8002250:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <default_handler+0x250>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2102      	movs	r1, #2
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	675a      	str	r2, [r3, #116]	; 0x74
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	679a      	str	r2, [r3, #120]	; 0x78
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800227a:	2301      	movs	r3, #1
 800227c:	e0c9      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a66      	ldr	r2, [pc, #408]	; (800241c <default_handler+0x404>)
 8002282:	675a      	str	r2, [r3, #116]	; 0x74
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2202      	movs	r2, #2
 8002288:	679a      	str	r2, [r3, #120]	; 0x78
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8002290:	2301      	movs	r3, #1
 8002292:	e0be      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800229a:	b25b      	sxtb	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	da27      	bge.n	80022f0 <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80022a6:	f003 030f 	and.w	r3, r3, #15
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	4619      	mov	r1, r3
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f003 fd65 	bl	8005d7e <usb_lld_get_status_in>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d002      	beq.n	80022c0 <default_handler+0x2a8>
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d00b      	beq.n	80022d6 <default_handler+0x2be>
 80022be:	e015      	b.n	80022ec <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a57      	ldr	r2, [pc, #348]	; (8002420 <default_handler+0x408>)
 80022c4:	675a      	str	r2, [r3, #116]	; 0x74
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2202      	movs	r2, #2
 80022ca:	679a      	str	r2, [r3, #120]	; 0x78
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e09d      	b.n	8002412 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a52      	ldr	r2, [pc, #328]	; (8002424 <default_handler+0x40c>)
 80022da:	675a      	str	r2, [r3, #116]	; 0x74
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	679a      	str	r2, [r3, #120]	; 0x78
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e092      	b.n	8002412 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 80022ec:	2300      	movs	r3, #0
 80022ee:	e090      	b.n	8002412 <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	4619      	mov	r1, r3
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f003 fd1a 	bl	8005d38 <usb_lld_get_status_out>
 8002304:	4603      	mov	r3, r0
 8002306:	2b01      	cmp	r3, #1
 8002308:	d002      	beq.n	8002310 <default_handler+0x2f8>
 800230a:	2b02      	cmp	r3, #2
 800230c:	d00b      	beq.n	8002326 <default_handler+0x30e>
 800230e:	e015      	b.n	800233c <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a43      	ldr	r2, [pc, #268]	; (8002420 <default_handler+0x408>)
 8002314:	675a      	str	r2, [r3, #116]	; 0x74
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2202      	movs	r2, #2
 800231a:	679a      	str	r2, [r3, #120]	; 0x78
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002322:	2301      	movs	r3, #1
 8002324:	e075      	b.n	8002412 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a3e      	ldr	r2, [pc, #248]	; (8002424 <default_handler+0x40c>)
 800232a:	675a      	str	r2, [r3, #116]	; 0x74
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2202      	movs	r2, #2
 8002330:	679a      	str	r2, [r3, #120]	; 0x78
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002338:	2301      	movs	r3, #1
 800233a:	e06a      	b.n	8002412 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 800233c:	2300      	movs	r3, #0
 800233e:	e068      	b.n	8002412 <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <default_handler+0x336>
      return false;
 800234a:	2300      	movs	r3, #0
 800234c:	e061      	b.n	8002412 <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002354:	f003 030f 	and.w	r3, r3, #15
 8002358:	2b00      	cmp	r3, #0
 800235a:	d01a      	beq.n	8002392 <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002362:	b25b      	sxtb	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	da0a      	bge.n	800237e <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	b2db      	uxtb	r3, r3
 8002374:	4619      	mov	r1, r3
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f003 fee0 	bl	800613c <usb_lld_clear_in>
 800237c:	e009      	b.n	8002392 <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	b2db      	uxtb	r3, r3
 800238a:	4619      	mov	r1, r3
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f003 feb8 	bl	8006102 <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	675a      	str	r2, [r3, #116]	; 0x74
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	679a      	str	r2, [r3, #120]	; 0x78
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e034      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <default_handler+0x39e>
      return false;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e02d      	b.n	8002412 <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023bc:	f003 030f 	and.w	r3, r3, #15
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d01a      	beq.n	80023fa <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023ca:	b25b      	sxtb	r3, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	da0a      	bge.n	80023e6 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	4619      	mov	r1, r3
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f003 fe72 	bl	80060c8 <usb_lld_stall_in>
 80023e4:	e009      	b.n	80023fa <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023ec:	f003 030f 	and.w	r3, r3, #15
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	4619      	mov	r1, r3
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f003 fe4a 	bl	800608e <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	675a      	str	r2, [r3, #116]	; 0x74
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	679a      	str	r2, [r3, #120]	; 0x78
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 8002410:	2300      	movs	r3, #0
  }
}
 8002412:	4618      	mov	r0, r3
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800241a:	bf00      	nop
 800241c:	08011d90 	.word	0x08011d90
 8002420:	08011d98 	.word	0x08011d98
 8002424:	08011d94 	.word	0x08011d94

08002428 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0

  usb_lld_init();
 800242c:	f003 fa30 	bl	8005890 <usb_lld_init>
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}

08002434 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	e00e      	b.n	800246c <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	320c      	adds	r2, #12
 8002454:	2100      	movs	r1, #0
 8002456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	3214      	adds	r2, #20
 8002460:	2100      	movs	r1, #0
 8002462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	3301      	adds	r3, #1
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b07      	cmp	r3, #7
 8002470:	d9ed      	bls.n	800244e <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	815a      	strh	r2, [r3, #10]
}
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <usbStart>:
 * @param[in] config    pointer to the @p USBConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t usbStart(USBDriver *usbp, const USBConfig *config) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  msg_t msg;
  unsigned i;

  osalDbgCheck((usbp != NULL) && (config != NULL));

  osalSysLock();
 8002492:	f7ff fd71 	bl	8001f78 <osalSysLock>
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");

  usbp->config = config;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800249c:	2300      	movs	r3, #0
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	e009      	b.n	80024b6 <usbStart+0x2e>
    usbp->epc[i] = NULL;
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	3302      	adds	r3, #2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	2200      	movs	r2, #0
 80024ae:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	3301      	adds	r3, #1
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d9f2      	bls.n	80024a2 <usbStart+0x1a>
  }
  else {
    usbp->state = USB_STOP;
  }
#else
  usb_lld_start(usbp);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f003 f9fd 	bl	80058bc <usb_lld_start>
  usbp->state = USB_READY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2202      	movs	r2, #2
 80024c6:	701a      	strb	r2, [r3, #0]
  msg = HAL_RET_SUCCESS;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 80024cc:	f7ff fd5a 	bl	8001f84 <osalSysUnlock>

  return msg;
 80024d0:	68fb      	ldr	r3, [r7, #12]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <usbInitEndpointI>:
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 80024da:	b580      	push	{r7, lr}
 80024dc:	b084      	sub	sp, #16
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	460b      	mov	r3, r1
 80024e4:	607a      	str	r2, [r7, #4]
 80024e6:	72fb      	strb	r3, [r7, #11]
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  usbp->epc[ep] = epcp;
 80024e8:	7afb      	ldrb	r3, [r7, #11]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	3302      	adds	r3, #2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	605a      	str	r2, [r3, #4]

  /* Clearing the state structures, custom fields as well.*/
  if (epcp->in_state != NULL) {
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d006      	beq.n	800250c <usbInitEndpointI+0x32>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	2210      	movs	r2, #16
 8002504:	2100      	movs	r1, #0
 8002506:	4618      	mov	r0, r3
 8002508:	f009 fafc 	bl	800bb04 <memset>
  }
  if (epcp->out_state != NULL) {
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d006      	beq.n	8002522 <usbInitEndpointI+0x48>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	2210      	movs	r2, #16
 800251a:	2100      	movs	r1, #0
 800251c:	4618      	mov	r0, r3
 800251e:	f009 faf1 	bl	800bb04 <memset>
  }

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 8002522:	7afb      	ldrb	r3, [r7, #11]
 8002524:	4619      	mov	r1, r3
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f003 fae6 	bl	8005af8 <usb_lld_init_endpoint>
}
 800252c:	bf00      	nop
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	891b      	ldrh	r3, [r3, #8]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	b29a      	uxth	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	895b      	ldrh	r3, [r3, #10]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002558:	2301      	movs	r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	e009      	b.n	8002572 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3302      	adds	r3, #2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	2200      	movs	r2, #0
 800256a:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	3301      	adds	r3, #1
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2b08      	cmp	r3, #8
 8002576:	d9f2      	bls.n	800255e <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f003 fbcf 	bl	8005d1c <usb_lld_disable_endpoints>
}
 800257e:	bf00      	nop
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 8002586:	b580      	push	{r7, lr}
 8002588:	b086      	sub	sp, #24
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
 8002592:	460b      	mov	r3, r1
 8002594:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	895a      	ldrh	r2, [r3, #10]
 800259a:	7afb      	ldrb	r3, [r7, #11]
 800259c:	2101      	movs	r1, #1
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	4313      	orrs	r3, r2
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 80025ac:	7afb      	ldrb	r3, [r7, #11]
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	3302      	adds	r3, #2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	2200      	movs	r2, #0
 80025cc:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 80025ce:	7afb      	ldrb	r3, [r7, #11]
 80025d0:	4619      	mov	r1, r3
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f003 fc0d 	bl	8005df2 <usb_lld_start_out>
}
 80025d8:	bf00      	nop
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	607a      	str	r2, [r7, #4]
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	460b      	mov	r3, r1
 80025ee:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	891a      	ldrh	r2, [r3, #8]
 80025f4:	7afb      	ldrb	r3, [r7, #11]
 80025f6:	2101      	movs	r1, #1
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	4313      	orrs	r3, r2
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 8002606:	7afb      	ldrb	r3, [r7, #11]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	3302      	adds	r3, #2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2200      	movs	r2, #0
 8002626:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 8002628:	7afb      	ldrb	r3, [r7, #11]
 800262a:	4619      	mov	r1, r3
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f003 fc7f 	bl	8005f30 <usb_lld_start_in>
}
 8002632:	bf00      	nop
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 800263a:	b580      	push	{r7, lr}
 800263c:	b084      	sub	sp, #16
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2202      	movs	r2, #2
 8002646:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	e009      	b.n	8002686 <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	3302      	adds	r3, #2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	2200      	movs	r2, #0
 800267e:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	3301      	adds	r3, #1
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2b08      	cmp	r3, #8
 800268a:	d9f2      	bls.n	8002672 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f003 f979 	bl	800598c <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <_usb_reset+0x76>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2100      	movs	r1, #0
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	4798      	blx	r3
}
 80026b0:	bf00      	nop
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b05      	cmp	r3, #5
 80026c6:	d018      	beq.n	80026fa <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	781a      	ldrb	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2205      	movs	r2, #5
 80026d6:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d005      	beq.n	80026ee <_usb_suspend+0x36>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2104      	movs	r1, #4
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2b05      	cmp	r3, #5
 8002710:	d10f      	bne.n	8002732 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <_usb_wakeup+0x30>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2105      	movs	r1, #5
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4798      	blx	r3
  }
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800273a:	b580      	push	{r7, lr}
 800273c:	b084      	sub	sp, #16
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	460b      	mov	r3, r1
 8002744:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800275e:	78fb      	ldrb	r3, [r7, #3]
 8002760:	4619      	mov	r1, r3
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f003 fb2e 	bl	8005dc4 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	4798      	blx	r3
 800277c:	4603      	mov	r3, r0
 800277e:	f083 0301 	eor.w	r3, r3, #1
 8002782:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002784:	2b00      	cmp	r3, #0
 8002786:	d027      	beq.n	80027d8 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800278e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002792:	2b00      	cmp	r3, #0
 8002794:	d108      	bne.n	80027a8 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7ff fc3e 	bl	8002018 <default_handler>
 800279c:	4603      	mov	r3, r0
 800279e:	f083 0301 	eor.w	r3, r3, #1
 80027a2:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d017      	beq.n	80027d8 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 80027a8:	2100      	movs	r1, #0
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f003 fc8c 	bl	80060c8 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80027b0:	2100      	movs	r1, #0
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f003 fc6b 	bl	800608e <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d005      	beq.n	80027ce <_usb_ep0setup+0x94>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2106      	movs	r1, #6
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2206      	movs	r2, #6
 80027d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 80027d6:	e05b      	b.n	8002890 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3386      	adds	r3, #134	; 0x86
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff fbe3 	bl	8001fa8 <get_hword>
 80027e2:	4603      	mov	r3, r0
 80027e4:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d202      	bcs.n	80027f6 <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80027fc:	b25b      	sxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	da23      	bge.n	800284a <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002806:	2b00      	cmp	r3, #0
 8002808:	d010      	beq.n	800282c <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2209      	movs	r2, #9
 800280e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8002812:	f7ff fbbd 	bl	8001f90 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800281e:	2100      	movs	r1, #0
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff fedd 	bl	80025e0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002826:	f7ff fbb9 	bl	8001f9c <osalSysUnlockFromISR>
 800282a:	e031      	b.n	8002890 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2214      	movs	r2, #20
 8002830:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8002834:	f7ff fbac 	bl	8001f90 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 8002838:	2300      	movs	r3, #0
 800283a:	2200      	movs	r2, #0
 800283c:	2100      	movs	r1, #0
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fea1 	bl	8002586 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8002844:	f7ff fbaa 	bl	8001f9c <osalSysUnlockFromISR>
 8002848:	e022      	b.n	8002890 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800284e:	2b00      	cmp	r3, #0
 8002850:	d010      	beq.n	8002874 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2215      	movs	r2, #21
 8002856:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 800285a:	f7ff fb99 	bl	8001f90 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002866:	2100      	movs	r1, #0
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff fe8c 	bl	8002586 <usbStartReceiveI>
      osalSysUnlockFromISR();
 800286e:	f7ff fb95 	bl	8001f9c <osalSysUnlockFromISR>
 8002872:	e00d      	b.n	8002890 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	220b      	movs	r2, #11
 8002878:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 800287c:	f7ff fb88 	bl	8001f90 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002880:	2300      	movs	r3, #0
 8002882:	2200      	movs	r2, #0
 8002884:	2100      	movs	r1, #0
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff feaa 	bl	80025e0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 800288c:	f7ff fb86 	bl	8001f9c <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80028aa:	2b15      	cmp	r3, #21
 80028ac:	f200 808b 	bhi.w	80029c6 <_usb_ep0in+0x12e>
 80028b0:	a201      	add	r2, pc, #4	; (adr r2, 80028b8 <_usb_ep0in+0x20>)
 80028b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b6:	bf00      	nop
 80028b8:	08002997 	.word	0x08002997
 80028bc:	080029c7 	.word	0x080029c7
 80028c0:	080029c7 	.word	0x080029c7
 80028c4:	080029c7 	.word	0x080029c7
 80028c8:	080029c7 	.word	0x080029c7
 80028cc:	080029c7 	.word	0x080029c7
 80028d0:	08002997 	.word	0x08002997
 80028d4:	080029c7 	.word	0x080029c7
 80028d8:	080029c7 	.word	0x080029c7
 80028dc:	08002911 	.word	0x08002911
 80028e0:	0800295f 	.word	0x0800295f
 80028e4:	0800297d 	.word	0x0800297d
 80028e8:	080029c7 	.word	0x080029c7
 80028ec:	080029c7 	.word	0x080029c7
 80028f0:	080029c7 	.word	0x080029c7
 80028f4:	080029c7 	.word	0x080029c7
 80028f8:	080029c7 	.word	0x080029c7
 80028fc:	080029c7 	.word	0x080029c7
 8002900:	080029c7 	.word	0x080029c7
 8002904:	080029c7 	.word	0x080029c7
 8002908:	08002997 	.word	0x08002997
 800290c:	08002997 	.word	0x08002997
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3386      	adds	r3, #134	; 0x86
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fb47 	bl	8001fa8 <get_hword>
 800291a:	4603      	mov	r3, r0
 800291c:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	429a      	cmp	r2, r3
 8002926:	d91a      	bls.n	800295e <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	68d2      	ldr	r2, [r2, #12]
 8002930:	8a12      	ldrh	r2, [r2, #16]
 8002932:	fbb3 f1f2 	udiv	r1, r3, r2
 8002936:	fb01 f202 	mul.w	r2, r1, r2
 800293a:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 800293c:	2b00      	cmp	r3, #0
 800293e:	d10e      	bne.n	800295e <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8002940:	f7ff fb26 	bl	8001f90 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002944:	2300      	movs	r3, #0
 8002946:	2200      	movs	r2, #0
 8002948:	2100      	movs	r1, #0
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff fe48 	bl	80025e0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002950:	f7ff fb24 	bl	8001f9c <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	220a      	movs	r2, #10
 8002958:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800295c:	e033      	b.n	80029c6 <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2214      	movs	r2, #20
 8002962:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002966:	f7ff fb13 	bl	8001f90 <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 800296a:	2300      	movs	r3, #0
 800296c:	2200      	movs	r2, #0
 800296e:	2100      	movs	r1, #0
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7ff fe08 	bl	8002586 <usbStartReceiveI>
    osalSysUnlockFromISR();
 8002976:	f7ff fb11 	bl	8001f9c <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800297a:	e024      	b.n	80029c6 <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002994:	e017      	b.n	80029c6 <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002996:	2100      	movs	r1, #0
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f003 fb95 	bl	80060c8 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800299e:	2100      	movs	r1, #0
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f003 fb74 	bl	800608e <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <_usb_ep0in+0x124>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2106      	movs	r1, #6
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2206      	movs	r2, #6
 80029c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80029c4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	460b      	mov	r3, r1
 80029d6:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80029de:	2b15      	cmp	r3, #21
 80029e0:	d869      	bhi.n	8002ab6 <_usb_ep0out+0xea>
 80029e2:	a201      	add	r2, pc, #4	; (adr r2, 80029e8 <_usb_ep0out+0x1c>)
 80029e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e8:	08002a85 	.word	0x08002a85
 80029ec:	08002ab7 	.word	0x08002ab7
 80029f0:	08002ab7 	.word	0x08002ab7
 80029f4:	08002ab7 	.word	0x08002ab7
 80029f8:	08002ab7 	.word	0x08002ab7
 80029fc:	08002ab7 	.word	0x08002ab7
 8002a00:	08002a85 	.word	0x08002a85
 8002a04:	08002ab7 	.word	0x08002ab7
 8002a08:	08002ab7 	.word	0x08002ab7
 8002a0c:	08002a85 	.word	0x08002a85
 8002a10:	08002a85 	.word	0x08002a85
 8002a14:	08002a85 	.word	0x08002a85
 8002a18:	08002ab7 	.word	0x08002ab7
 8002a1c:	08002ab7 	.word	0x08002ab7
 8002a20:	08002ab7 	.word	0x08002ab7
 8002a24:	08002ab7 	.word	0x08002ab7
 8002a28:	08002ab7 	.word	0x08002ab7
 8002a2c:	08002ab7 	.word	0x08002ab7
 8002a30:	08002ab7 	.word	0x08002ab7
 8002a34:	08002ab7 	.word	0x08002ab7
 8002a38:	08002a5f 	.word	0x08002a5f
 8002a3c:	08002a41 	.word	0x08002a41
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	220b      	movs	r2, #11
 8002a44:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002a48:	f7ff faa2 	bl	8001f90 <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2100      	movs	r1, #0
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7ff fdc4 	bl	80025e0 <usbStartTransmitI>
    osalSysUnlockFromISR();
 8002a58:	f7ff faa0 	bl	8001f9c <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 8002a5c:	e02b      	b.n	8002ab6 <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d124      	bne.n	8002ab4 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002a82:	e018      	b.n	8002ab6 <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002a84:	2100      	movs	r1, #0
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f003 fb1e 	bl	80060c8 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f003 fafd 	bl	800608e <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d005      	beq.n	8002aaa <_usb_ep0out+0xde>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2106      	movs	r1, #6
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2206      	movs	r2, #6
 8002aae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002ab2:	e000      	b.n	8002ab6 <_usb_ep0out+0xea>
      break;
 8002ab4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8002ab6:	3708      	adds	r7, #8
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8002ac0:	f000 f802 	bl	8002ac8 <fsmcInit>
#endif
}
 8002ac4:	bf00      	nop
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 8002acc:	4b06      	ldr	r3, [pc, #24]	; (8002ae8 <fsmcInit+0x20>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d105      	bne.n	8002ae0 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8002ad4:	4b04      	ldr	r3, [pc, #16]	; (8002ae8 <fsmcInit+0x20>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 8002ada:	4b03      	ldr	r3, [pc, #12]	; (8002ae8 <fsmcInit+0x20>)
 8002adc:	4a03      	ldr	r2, [pc, #12]	; (8002aec <fsmcInit+0x24>)
 8002ade:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	240006e0 	.word	0x240006e0
 8002aec:	52004140 	.word	0x52004140

08002af0 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8002af4:	4804      	ldr	r0, [pc, #16]	; (8002b08 <Vector100+0x18>)
 8002af6:	f004 fe41 	bl	800777c <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 8002afa:	4803      	ldr	r0, [pc, #12]	; (8002b08 <Vector100+0x18>)
 8002afc:	f004 fe78 	bl	80077f0 <__trace_isr_leave>
 8002b00:	f006 fc7c 	bl	80093fc <__port_irq_epilogue>
}
 8002b04:	bf00      	nop
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	08011d9c 	.word	0x08011d9c

08002b0c <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	4a12      	ldr	r2, [pc, #72]	; (8002b64 <nvicEnableVector+0x58>)
 8002b1c:	011b      	lsls	r3, r3, #4
 8002b1e:	b2d9      	uxtb	r1, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002b28:	460a      	mov	r2, r1
 8002b2a:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f003 021f 	and.w	r2, r3, #31
 8002b32:	490c      	ldr	r1, [pc, #48]	; (8002b64 <nvicEnableVector+0x58>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	2001      	movs	r0, #1
 8002b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3e:	3360      	adds	r3, #96	; 0x60
 8002b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f003 021f 	and.w	r2, r3, #31
 8002b4a:	4906      	ldr	r1, [pc, #24]	; (8002b64 <nvicEnableVector+0x58>)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	095b      	lsrs	r3, r3, #5
 8002b50:	2001      	movs	r0, #1
 8002b52:	fa00 f202 	lsl.w	r2, r0, r2
 8002b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr
 8002b64:	e000e100 	.word	0xe000e100

08002b68 <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f003 021f 	and.w	r2, r3, #31
 8002b76:	4910      	ldr	r1, [pc, #64]	; (8002bb8 <nvicDisableVector+0x50>)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	095b      	lsrs	r3, r3, #5
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b82:	3320      	adds	r3, #32
 8002b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f003 021f 	and.w	r2, r3, #31
 8002b8e:	490a      	ldr	r1, [pc, #40]	; (8002bb8 <nvicDisableVector+0x50>)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	2001      	movs	r0, #1
 8002b96:	fa00 f202 	lsl.w	r2, r0, r2
 8002b9a:	3360      	adds	r3, #96	; 0x60
 8002b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8002ba0:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <nvicDisableVector+0x50>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002baa:	2200      	movs	r2, #0
 8002bac:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	e000e100 	.word	0xe000e100

08002bbc <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr

08002bd4 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr

08002be0 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bc80      	pop	{r7}
 8002bea:	4770      	bx	lr

08002bec <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr

08002bf8 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr

08002c1c <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 8002c2c:	bf00      	nop
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr

08002c34 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 8002c68:	bf00      	nop
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 8002c74:	bf00      	nop
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr

08002c88 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr

08002c94 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8002c98:	210c      	movs	r1, #12
 8002c9a:	2025      	movs	r0, #37	; 0x25
 8002c9c:	f7ff ff36 	bl	8002b0c <nvicEnableVector>
#endif
}
 8002ca0:	bf00      	nop
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002ca8:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <VectorD4+0x20>)
 8002caa:	f004 fd67 	bl	800777c <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8002cae:	4806      	ldr	r0, [pc, #24]	; (8002cc8 <VectorD4+0x24>)
 8002cb0:	f004 fa34 	bl	800711c <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002cb4:	4803      	ldr	r0, [pc, #12]	; (8002cc4 <VectorD4+0x20>)
 8002cb6:	f004 fd9b 	bl	80077f0 <__trace_isr_leave>
 8002cba:	f006 fb9f 	bl	80093fc <__port_irq_epilogue>
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	08011da8 	.word	0x08011da8
 8002cc8:	240008dc 	.word	0x240008dc

08002ccc <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8002cd0:	bf00      	nop
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8002cdc:	bf00      	nop
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bc80      	pop	{r7}
 8002ce2:	4770      	bx	lr

08002ce4 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002cf4:	210c      	movs	r1, #12
 8002cf6:	2035      	movs	r0, #53	; 0x35
 8002cf8:	f7ff ff08 	bl	8002b0c <nvicEnableVector>
#endif
}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002d04:	4806      	ldr	r0, [pc, #24]	; (8002d20 <Vector114+0x20>)
 8002d06:	f004 fd39 	bl	800777c <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8002d0a:	4806      	ldr	r0, [pc, #24]	; (8002d24 <Vector114+0x24>)
 8002d0c:	f004 fa06 	bl	800711c <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002d10:	4803      	ldr	r0, [pc, #12]	; (8002d20 <Vector114+0x20>)
 8002d12:	f004 fd6d 	bl	80077f0 <__trace_isr_leave>
 8002d16:	f006 fb71 	bl	80093fc <__port_irq_epilogue>
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	08011db4 	.word	0x08011db4
 8002d24:	2400093c 	.word	0x2400093c

08002d28 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr

08002d40 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002d44:	bf00      	nop
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr

08002d4c <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002d50:	bf00      	nop
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8002d5c:	bf00      	nop
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8002d74:	bf00      	nop
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8002d80:	2107      	movs	r1, #7
 8002d82:	201c      	movs	r0, #28
 8002d84:	f7ff fec2 	bl	8002b0c <nvicEnableVector>
#endif
}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002d90:	4805      	ldr	r0, [pc, #20]	; (8002da8 <VectorB0+0x1c>)
 8002d92:	f004 fcf3 	bl	800777c <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8002d96:	f003 fea1 	bl	8006adc <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002d9a:	4803      	ldr	r0, [pc, #12]	; (8002da8 <VectorB0+0x1c>)
 8002d9c:	f004 fd28 	bl	80077f0 <__trace_isr_leave>
 8002da0:	f006 fb2c 	bl	80093fc <__port_irq_epilogue>
}
 8002da4:	bf00      	nop
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	08011dc0 	.word	0x08011dc0

08002dac <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8002db0:	bf00      	nop
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
 8002dbc:	2107      	movs	r1, #7
 8002dbe:	201e      	movs	r0, #30
 8002dc0:	f7ff fea4 	bl	8002b0c <nvicEnableVector>
#endif
}
 8002dc4:	bf00      	nop
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <VectorB8>:
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002dcc:	4806      	ldr	r0, [pc, #24]	; (8002de8 <VectorB8+0x20>)
 8002dce:	f004 fcd5 	bl	800777c <__trace_isr_enter>

#if HAL_USE_GPT
#if STM32_GPT_USE_TIM4
  gpt_lld_serve_interrupt(&GPTD4);
 8002dd2:	4806      	ldr	r0, [pc, #24]	; (8002dec <VectorB8+0x24>)
 8002dd4:	f003 ff93 	bl	8006cfe <gpt_lld_serve_interrupt>
#if STM32_ST_USE_TIM4
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002dd8:	4803      	ldr	r0, [pc, #12]	; (8002de8 <VectorB8+0x20>)
 8002dda:	f004 fd09 	bl	80077f0 <__trace_isr_leave>
 8002dde:	f006 fb0d 	bl	80093fc <__port_irq_epilogue>
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	08011dcc 	.word	0x08011dcc
 8002dec:	240008cc 	.word	0x240008cc

08002df0 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr

08002dfc <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr

08002e08 <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002e0c:	bf00      	nop
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr

08002e14 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002e18:	bf00      	nop
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr

08002e20 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002e24:	bf00      	nop
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002e30:	bf00      	nop
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002e3c:	bf00      	nop
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002e48:	f7ff feb8 	bl	8002bbc <exti0_irq_init>
  exti1_irq_init();
 8002e4c:	f7ff febc 	bl	8002bc8 <exti1_irq_init>
  exti2_irq_init();
 8002e50:	f7ff fec0 	bl	8002bd4 <exti2_irq_init>
  exti3_irq_init();
 8002e54:	f7ff fec4 	bl	8002be0 <exti3_irq_init>
  exti4_irq_init();
 8002e58:	f7ff fec8 	bl	8002bec <exti4_irq_init>
  exti5_9_irq_init();
 8002e5c:	f7ff fecc 	bl	8002bf8 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002e60:	f7ff fed0 	bl	8002c04 <exti10_15_irq_init>
  exti16_irq_init();
 8002e64:	f7ff fed4 	bl	8002c10 <exti16_irq_init>
  exti17_irq_init();
 8002e68:	f7ff fed8 	bl	8002c1c <exti17_irq_init>
  exti18_irq_init();
 8002e6c:	f7ff fedc 	bl	8002c28 <exti18_irq_init>
  exti19_irq_init();
 8002e70:	f7ff fee0 	bl	8002c34 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002e74:	f7ff fee4 	bl	8002c40 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002e78:	f7ff fee8 	bl	8002c4c <fdcan1_irq_init>
  fdcan2_irq_init();
 8002e7c:	f7ff feec 	bl	8002c58 <fdcan2_irq_init>
  fdcan3_irq_init();
 8002e80:	f7ff fef0 	bl	8002c64 <fdcan3_irq_init>

  mdma_irq_init();
 8002e84:	2109      	movs	r1, #9
 8002e86:	207a      	movs	r0, #122	; 0x7a
 8002e88:	f7ff fe40 	bl	8002b0c <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002e8c:	f7ff fef0 	bl	8002c70 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002e90:	f7ff fef4 	bl	8002c7c <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002e94:	f7ff fef8 	bl	8002c88 <sdmmc2_irq_init>

  tim1_irq_init();
 8002e98:	f7ff ff6a 	bl	8002d70 <tim1_irq_init>
  tim2_irq_init();
 8002e9c:	f7ff ff6e 	bl	8002d7c <tim2_irq_init>
  tim3_irq_init();
 8002ea0:	f7ff ff84 	bl	8002dac <tim3_irq_init>
  tim4_irq_init();
 8002ea4:	f7ff ff88 	bl	8002db8 <tim4_irq_init>
  tim5_irq_init();
 8002ea8:	f7ff ffa2 	bl	8002df0 <tim5_irq_init>
  tim6_irq_init();
 8002eac:	f7ff ffa6 	bl	8002dfc <tim6_irq_init>
  tim7_irq_init();
 8002eb0:	f7ff ffaa 	bl	8002e08 <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002eb4:	f7ff ffae 	bl	8002e14 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002eb8:	f7ff ffb2 	bl	8002e20 <tim15_irq_init>
  tim16_irq_init();
 8002ebc:	f7ff ffb6 	bl	8002e2c <tim16_irq_init>
  tim17_irq_init();
 8002ec0:	f7ff ffba 	bl	8002e38 <tim17_irq_init>

  usart1_irq_init();
 8002ec4:	f7ff fee6 	bl	8002c94 <usart1_irq_init>
  usart2_irq_init();
 8002ec8:	f7ff ff00 	bl	8002ccc <usart2_irq_init>
  usart3_irq_init();
 8002ecc:	f7ff ff04 	bl	8002cd8 <usart3_irq_init>
  uart4_irq_init();
 8002ed0:	f7ff ff08 	bl	8002ce4 <uart4_irq_init>
  uart5_irq_init();
 8002ed4:	f7ff ff0c 	bl	8002cf0 <uart5_irq_init>
  usart6_irq_init();
 8002ed8:	f7ff ff26 	bl	8002d28 <usart6_irq_init>
  uart7_irq_init();
 8002edc:	f7ff ff2a 	bl	8002d34 <uart7_irq_init>
  uart8_irq_init();
 8002ee0:	f7ff ff2e 	bl	8002d40 <uart8_irq_init>
  uart9_irq_init();
 8002ee4:	f7ff ff32 	bl	8002d4c <uart9_irq_init>
  usart10_irq_init();
 8002ee8:	f7ff ff36 	bl	8002d58 <usart10_irq_init>
  lpuart1_irq_init();
 8002eec:	f7ff ff3a 	bl	8002d64 <lpuart1_irq_init>
}
 8002ef0:	bf00      	nop
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <SCB_CleanInvalidateDCache>:
/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8002efa:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <SCB_CleanInvalidateDCache+0x70>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002f02:	f3bf 8f4f 	dsb	sy
}
 8002f06:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002f08:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <SCB_CleanInvalidateDCache+0x70>)
 8002f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f0e:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	0b5b      	lsrs	r3, r3, #13
 8002f14:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f18:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	08db      	lsrs	r3, r3, #3
 8002f1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f22:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	015a      	lsls	r2, r3, #5
 8002f28:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8002f2c:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8002f32:	490c      	ldr	r1, [pc, #48]	; (8002f64 <SCB_CleanInvalidateDCache+0x70>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	f8c1 3274 	str.w	r3, [r1, #628]	; 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1e5a      	subs	r2, r3, #1
 8002f3e:	60ba      	str	r2, [r7, #8]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ef      	bne.n	8002f24 <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1e5a      	subs	r2, r3, #1
 8002f48:	60fa      	str	r2, [r7, #12]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1e5      	bne.n	8002f1a <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8002f4e:	f3bf 8f4f 	dsb	sy
}
 8002f52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f54:	f3bf 8f6f 	isb	sy
}
 8002f58:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8002f5a:	bf00      	nop
 8002f5c:	3714      	adds	r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002f70:	4b0c      	ldr	r3, [pc, #48]	; (8002fa4 <__rccResetAPB1L+0x3c>)
 8002f72:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f76:	490b      	ldr	r1, [pc, #44]	; (8002fa4 <__rccResetAPB1L+0x3c>)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002f80:	4b08      	ldr	r3, [pc, #32]	; (8002fa4 <__rccResetAPB1L+0x3c>)
 8002f82:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	4906      	ldr	r1, [pc, #24]	; (8002fa4 <__rccResetAPB1L+0x3c>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002f92:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <__rccResetAPB1L+0x3c>)
 8002f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bc80      	pop	{r7}
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	58024400 	.word	0x58024400

08002fa8 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <__rccResetAPB1H+0x3c>)
 8002fb2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002fb6:	490b      	ldr	r1, [pc, #44]	; (8002fe4 <__rccResetAPB1H+0x3c>)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002fc0:	4b08      	ldr	r3, [pc, #32]	; (8002fe4 <__rccResetAPB1H+0x3c>)
 8002fc2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	4906      	ldr	r1, [pc, #24]	; (8002fe4 <__rccResetAPB1H+0x3c>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002fd2:	4b04      	ldr	r3, [pc, #16]	; (8002fe4 <__rccResetAPB1H+0x3c>)
 8002fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	58024400 	.word	0x58024400

08002fe8 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <__rccResetAPB2+0x3c>)
 8002ff2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002ff6:	490b      	ldr	r1, [pc, #44]	; (8003024 <__rccResetAPB2+0x3c>)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003000:	4b08      	ldr	r3, [pc, #32]	; (8003024 <__rccResetAPB2+0x3c>)
 8003002:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	43db      	mvns	r3, r3
 800300a:	4906      	ldr	r1, [pc, #24]	; (8003024 <__rccResetAPB2+0x3c>)
 800300c:	4013      	ands	r3, r2
 800300e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003012:	4b04      	ldr	r3, [pc, #16]	; (8003024 <__rccResetAPB2+0x3c>)
 8003014:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	bc80      	pop	{r7}
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	58024400 	.word	0x58024400

08003028 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8003030:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <__rccResetAPB3+0x3c>)
 8003032:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003036:	490b      	ldr	r1, [pc, #44]	; (8003064 <__rccResetAPB3+0x3c>)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4313      	orrs	r3, r2
 800303c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <__rccResetAPB3+0x3c>)
 8003042:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	43db      	mvns	r3, r3
 800304a:	4906      	ldr	r1, [pc, #24]	; (8003064 <__rccResetAPB3+0x3c>)
 800304c:	4013      	ands	r3, r2
 800304e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8003052:	4b04      	ldr	r3, [pc, #16]	; (8003064 <__rccResetAPB3+0x3c>)
 8003054:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	58024400 	.word	0x58024400

08003068 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8003070:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <__rccResetAPB4+0x3c>)
 8003072:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003076:	490b      	ldr	r1, [pc, #44]	; (80030a4 <__rccResetAPB4+0x3c>)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8003080:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <__rccResetAPB4+0x3c>)
 8003082:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	43db      	mvns	r3, r3
 800308a:	4906      	ldr	r1, [pc, #24]	; (80030a4 <__rccResetAPB4+0x3c>)
 800308c:	4013      	ands	r3, r2
 800308e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8003092:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <__rccResetAPB4+0x3c>)
 8003094:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	58024400 	.word	0x58024400

080030a8 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 80030b0:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <__rccResetAHB1+0x3c>)
 80030b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80030b6:	490b      	ldr	r1, [pc, #44]	; (80030e4 <__rccResetAHB1+0x3c>)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 80030c0:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <__rccResetAHB1+0x3c>)
 80030c2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	43db      	mvns	r3, r3
 80030ca:	4906      	ldr	r1, [pc, #24]	; (80030e4 <__rccResetAHB1+0x3c>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 80030d2:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <__rccResetAHB1+0x3c>)
 80030d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	58024400 	.word	0x58024400

080030e8 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 80030f0:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <__rccResetAHB2+0x3c>)
 80030f2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80030f6:	490b      	ldr	r1, [pc, #44]	; (8003124 <__rccResetAHB2+0x3c>)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <__rccResetAHB2+0x3c>)
 8003102:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	43db      	mvns	r3, r3
 800310a:	4906      	ldr	r1, [pc, #24]	; (8003124 <__rccResetAHB2+0x3c>)
 800310c:	4013      	ands	r3, r2
 800310e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8003112:	4b04      	ldr	r3, [pc, #16]	; (8003124 <__rccResetAHB2+0x3c>)
 8003114:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	bc80      	pop	{r7}
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	58024400 	.word	0x58024400

08003128 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8003130:	4b09      	ldr	r3, [pc, #36]	; (8003158 <__rccResetAHB3+0x30>)
 8003132:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003134:	4908      	ldr	r1, [pc, #32]	; (8003158 <__rccResetAHB3+0x30>)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4313      	orrs	r3, r2
 800313a:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 800313c:	4b06      	ldr	r3, [pc, #24]	; (8003158 <__rccResetAHB3+0x30>)
 800313e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	43db      	mvns	r3, r3
 8003144:	4904      	ldr	r1, [pc, #16]	; (8003158 <__rccResetAHB3+0x30>)
 8003146:	4013      	ands	r3, r2
 8003148:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 800314a:	4b03      	ldr	r3, [pc, #12]	; (8003158 <__rccResetAHB3+0x30>)
 800314c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	58024400 	.word	0x58024400

0800315c <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8003164:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <__rccResetAHB4+0x3c>)
 8003166:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800316a:	490b      	ldr	r1, [pc, #44]	; (8003198 <__rccResetAHB4+0x3c>)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4313      	orrs	r3, r2
 8003170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003174:	4b08      	ldr	r3, [pc, #32]	; (8003198 <__rccResetAHB4+0x3c>)
 8003176:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	43db      	mvns	r3, r3
 800317e:	4906      	ldr	r1, [pc, #24]	; (8003198 <__rccResetAHB4+0x3c>)
 8003180:	4013      	ands	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003186:	4b04      	ldr	r3, [pc, #16]	; (8003198 <__rccResetAHB4+0x3c>)
 8003188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	bc80      	pop	{r7}
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	58024400 	.word	0x58024400

0800319c <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 80031a8:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <rccEnableAPB4+0x58>)
 80031aa:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80031ae:	4911      	ldr	r1, [pc, #68]	; (80031f4 <rccEnableAPB4+0x58>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d008      	beq.n	80031d0 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <rccEnableAPB4+0x58>)
 80031c0:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80031c4:	490b      	ldr	r1, [pc, #44]	; (80031f4 <rccEnableAPB4+0x58>)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 80031ce:	e008      	b.n	80031e2 <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 80031d0:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <rccEnableAPB4+0x58>)
 80031d2:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	43db      	mvns	r3, r3
 80031da:	4906      	ldr	r1, [pc, #24]	; (80031f4 <rccEnableAPB4+0x58>)
 80031dc:	4013      	ands	r3, r2
 80031de:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 80031e2:	4b04      	ldr	r3, [pc, #16]	; (80031f4 <rccEnableAPB4+0x58>)
 80031e4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	58024400 	.word	0x58024400

080031f8 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8003204:	4b12      	ldr	r3, [pc, #72]	; (8003250 <rccEnableAHB2+0x58>)
 8003206:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800320a:	4911      	ldr	r1, [pc, #68]	; (8003250 <rccEnableAHB2+0x58>)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d008      	beq.n	800322c <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 800321a:	4b0d      	ldr	r3, [pc, #52]	; (8003250 <rccEnableAHB2+0x58>)
 800321c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8003220:	490b      	ldr	r1, [pc, #44]	; (8003250 <rccEnableAHB2+0x58>)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 800322a:	e008      	b.n	800323e <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 800322c:	4b08      	ldr	r3, [pc, #32]	; (8003250 <rccEnableAHB2+0x58>)
 800322e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	43db      	mvns	r3, r3
 8003236:	4906      	ldr	r1, [pc, #24]	; (8003250 <rccEnableAHB2+0x58>)
 8003238:	4013      	ands	r3, r2
 800323a:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 800323e:	4b04      	ldr	r3, [pc, #16]	; (8003250 <rccEnableAHB2+0x58>)
 8003240:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	58024400 	.word	0x58024400

08003254 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8003258:	4b0b      	ldr	r3, [pc, #44]	; (8003288 <init_bkp_domain+0x34>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a0a      	ldr	r2, [pc, #40]	; (8003288 <init_bkp_domain+0x34>)
 800325e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003262:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8003264:	4b09      	ldr	r3, [pc, #36]	; (800328c <init_bkp_domain+0x38>)
 8003266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003268:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800326c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003270:	d006      	beq.n	8003280 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8003272:	4b06      	ldr	r3, [pc, #24]	; (800328c <init_bkp_domain+0x38>)
 8003274:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003278:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800327a:	4b04      	ldr	r3, [pc, #16]	; (800328c <init_bkp_domain+0x38>)
 800327c:	2200      	movs	r2, #0
 800327e:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr
 8003288:	58024800 	.word	0x58024800
 800328c:	58024400 	.word	0x58024400

08003290 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8003294:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <init_pwr+0x50>)
 8003296:	2202      	movs	r2, #2
 8003298:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 800329a:	bf00      	nop
 800329c:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <init_pwr+0x50>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0f9      	beq.n	800329c <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 80032a8:	4b0d      	ldr	r3, [pc, #52]	; (80032e0 <init_pwr+0x50>)
 80032aa:	4a0e      	ldr	r2, [pc, #56]	; (80032e4 <init_pwr+0x54>)
 80032ac:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 80032ae:	4b0c      	ldr	r3, [pc, #48]	; (80032e0 <init_pwr+0x50>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 80032b4:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <init_pwr+0x50>)
 80032b6:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <init_pwr+0x58>)
 80032b8:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 80032ba:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <init_pwr+0x50>)
 80032bc:	2200      	movs	r2, #0
 80032be:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 80032c0:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <init_pwr+0x50>)
 80032c2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80032c6:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 80032c8:	bf00      	nop
 80032ca:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <init_pwr+0x50>)
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0f9      	beq.n	80032ca <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr
 80032e0:	58024800 	.word	0x58024800
 80032e4:	f000c000 	.word	0xf000c000
 80032e8:	01000002 	.word	0x01000002

080032ec <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 80032f0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80032f4:	f7ff fed8 	bl	80030a8 <__rccResetAHB1>
  __rccResetAHB2(~0);
 80032f8:	f04f 30ff 	mov.w	r0, #4294967295
 80032fc:	f7ff fef4 	bl	80030e8 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8003300:	481a      	ldr	r0, [pc, #104]	; (800336c <hal_lld_init+0x80>)
 8003302:	f7ff ff11 	bl	8003128 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8003306:	481a      	ldr	r0, [pc, #104]	; (8003370 <hal_lld_init+0x84>)
 8003308:	f7ff ff28 	bl	800315c <__rccResetAHB4>
  __rccResetAPB1L(~0);
 800330c:	f04f 30ff 	mov.w	r0, #4294967295
 8003310:	f7ff fe2a 	bl	8002f68 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8003314:	f04f 30ff 	mov.w	r0, #4294967295
 8003318:	f7ff fe46 	bl	8002fa8 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 800331c:	f04f 30ff 	mov.w	r0, #4294967295
 8003320:	f7ff fe62 	bl	8002fe8 <__rccResetAPB2>
  __rccResetAPB3(~0);
 8003324:	f04f 30ff 	mov.w	r0, #4294967295
 8003328:	f7ff fe7e 	bl	8003028 <__rccResetAPB3>
  __rccResetAPB4(~0);
 800332c:	f04f 30ff 	mov.w	r0, #4294967295
 8003330:	f7ff fe9a 	bl	8003068 <__rccResetAPB4>
  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8003334:	f000 fff4 	bl	8004320 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8003338:	f7ff fd84 	bl	8002e44 <irqInit>

  /* MPU initialization if required.*/
#if STM32_NOCACHE_ENABLE == TRUE
  {
    mpuConfigureRegion(STM32_NOCACHE_MPU_REGION,
 800333c:	4b0d      	ldr	r3, [pc, #52]	; (8003374 <hal_lld_init+0x88>)
 800333e:	2206      	movs	r2, #6
 8003340:	609a      	str	r2, [r3, #8]
 8003342:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <hal_lld_init+0x88>)
 8003344:	f04f 5210 	mov.w	r2, #603979776	; 0x24000000
 8003348:	60da      	str	r2, [r3, #12]
 800334a:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <hal_lld_init+0x88>)
 800334c:	4a0a      	ldr	r2, [pc, #40]	; (8003378 <hal_lld_init+0x8c>)
 800334e:	611a      	str	r2, [r3, #16]
                       MPU_RASR_ATTR_AP_RW_RW |
                       MPU_RASR_ATTR_NON_CACHEABLE |
                       MPU_RASR_ATTR_S |
                       STM32_NOCACHE_RASR |
                       MPU_RASR_ENABLE);
    mpuEnable(MPU_CTRL_PRIVDEFENA);
 8003350:	4b08      	ldr	r3, [pc, #32]	; (8003374 <hal_lld_init+0x88>)
 8003352:	2205      	movs	r2, #5
 8003354:	605a      	str	r2, [r3, #4]
 8003356:	4b09      	ldr	r3, [pc, #36]	; (800337c <hal_lld_init+0x90>)
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	4a08      	ldr	r2, [pc, #32]	; (800337c <hal_lld_init+0x90>)
 800335c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003360:	6253      	str	r3, [r2, #36]	; 0x24

#if STM32_TARGET_CORE == 1
    /* Invalidating data cache to make sure that the MPU settings are taken
       immediately.*/
    SCB_CleanInvalidateDCache();
 8003362:	f7ff fdc7 	bl	8002ef4 <SCB_CleanInvalidateDCache>
#endif
  }
#endif
}
 8003366:	bf00      	nop
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	7fffefff 	.word	0x7fffefff
 8003370:	fffff800 	.word	0xfffff800
 8003374:	e000ed90 	.word	0xe000ed90
 8003378:	030c001b 	.word	0x030c001b
 800337c:	e000ed00 	.word	0xe000ed00

08003380 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8003386:	4b7a      	ldr	r3, [pc, #488]	; (8003570 <stm32_clock_init+0x1f0>)
 8003388:	2201      	movs	r2, #1
 800338a:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 800338c:	2101      	movs	r1, #1
 800338e:	2002      	movs	r0, #2
 8003390:	f7ff ff04 	bl	800319c <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8003394:	f7ff ff7c 	bl	8003290 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 8003398:	f7ff ff5c 	bl	8003254 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800339c:	4b75      	ldr	r3, [pc, #468]	; (8003574 <stm32_clock_init+0x1f4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a74      	ldr	r2, [pc, #464]	; (8003574 <stm32_clock_init+0x1f4>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80033a8:	bf00      	nop
 80033aa:	4b72      	ldr	r3, [pc, #456]	; (8003574 <stm32_clock_init+0x1f4>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0304 	and.w	r3, r3, #4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d0f9      	beq.n	80033aa <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80033b6:	4b6f      	ldr	r3, [pc, #444]	; (8003574 <stm32_clock_init+0x1f4>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80033bc:	bf00      	nop
 80033be:	4b6d      	ldr	r3, [pc, #436]	; (8003574 <stm32_clock_init+0x1f4>)
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f9      	bne.n	80033be <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80033ca:	4b6a      	ldr	r3, [pc, #424]	; (8003574 <stm32_clock_init+0x1f4>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80033d0:	4b68      	ldr	r3, [pc, #416]	; (8003574 <stm32_clock_init+0x1f4>)
 80033d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033d6:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 80033d8:	4b66      	ldr	r3, [pc, #408]	; (8003574 <stm32_clock_init+0x1f4>)
 80033da:	2200      	movs	r2, #0
 80033dc:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80033de:	4b65      	ldr	r3, [pc, #404]	; (8003574 <stm32_clock_init+0x1f4>)
 80033e0:	4a65      	ldr	r2, [pc, #404]	; (8003578 <stm32_clock_init+0x1f8>)
 80033e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 80033e4:	4b65      	ldr	r3, [pc, #404]	; (800357c <stm32_clock_init+0x1fc>)
 80033e6:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033ee:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 80033f0:	4a60      	ldr	r2, [pc, #384]	; (8003574 <stm32_clock_init+0x1f4>)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 80033f6:	4b5f      	ldr	r3, [pc, #380]	; (8003574 <stm32_clock_init+0x1f4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a5e      	ldr	r2, [pc, #376]	; (8003574 <stm32_clock_init+0x1f4>)
 80033fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003400:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8003402:	bf00      	nop
 8003404:	4b5b      	ldr	r3, [pc, #364]	; (8003574 <stm32_clock_init+0x1f4>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f9      	beq.n	8003404 <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8003410:	4b58      	ldr	r3, [pc, #352]	; (8003574 <stm32_clock_init+0x1f4>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a57      	ldr	r2, [pc, #348]	; (8003574 <stm32_clock_init+0x1f4>)
 8003416:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800341a:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800341c:	bf00      	nop
 800341e:	4b55      	ldr	r3, [pc, #340]	; (8003574 <stm32_clock_init+0x1f4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0f9      	beq.n	800341e <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 800342a:	2300      	movs	r3, #0
 800342c:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 800342e:	2300      	movs	r3, #0
 8003430:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 8003432:	2300      	movs	r3, #0
 8003434:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8003436:	4b4f      	ldr	r3, [pc, #316]	; (8003574 <stm32_clock_init+0x1f4>)
 8003438:	4a51      	ldr	r2, [pc, #324]	; (8003580 <stm32_clock_init+0x200>)
 800343a:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 800343c:	f240 7355 	movw	r3, #1877	; 0x755
 8003440:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8003442:	4b4c      	ldr	r3, [pc, #304]	; (8003574 <stm32_clock_init+0x1f4>)
 8003444:	2200      	movs	r2, #0
 8003446:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8003448:	4b4a      	ldr	r3, [pc, #296]	; (8003574 <stm32_clock_init+0x1f4>)
 800344a:	4a4e      	ldr	r2, [pc, #312]	; (8003584 <stm32_clock_init+0x204>)
 800344c:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003454:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800345c:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003464:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346c:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 800346e:	4b41      	ldr	r3, [pc, #260]	; (8003574 <stm32_clock_init+0x1f4>)
 8003470:	f24c 2290 	movw	r2, #49808	; 0xc290
 8003474:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8003476:	4b3f      	ldr	r3, [pc, #252]	; (8003574 <stm32_clock_init+0x1f4>)
 8003478:	4a43      	ldr	r2, [pc, #268]	; (8003588 <stm32_clock_init+0x208>)
 800347a:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003482:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800348a:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003492:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800349a:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 800349c:	4b35      	ldr	r3, [pc, #212]	; (8003574 <stm32_clock_init+0x1f4>)
 800349e:	2200      	movs	r2, #0
 80034a0:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80034a2:	4b34      	ldr	r3, [pc, #208]	; (8003574 <stm32_clock_init+0x1f4>)
 80034a4:	4a39      	ldr	r2, [pc, #228]	; (800358c <stm32_clock_init+0x20c>)
 80034a6:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034ae:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80034b6:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034be:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034c6:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80034c8:	4a2a      	ldr	r2, [pc, #168]	; (8003574 <stm32_clock_init+0x1f4>)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 80034ce:	4b29      	ldr	r3, [pc, #164]	; (8003574 <stm32_clock_init+0x1f4>)
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	4928      	ldr	r1, [pc, #160]	; (8003574 <stm32_clock_init+0x1f4>)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80034da:	bf00      	nop
 80034dc:	4b25      	ldr	r3, [pc, #148]	; (8003574 <stm32_clock_init+0x1f4>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4013      	ands	r3, r2
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d1f8      	bne.n	80034dc <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80034ea:	4b22      	ldr	r3, [pc, #136]	; (8003574 <stm32_clock_init+0x1f4>)
 80034ec:	2248      	movs	r2, #72	; 0x48
 80034ee:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80034f0:	4b20      	ldr	r3, [pc, #128]	; (8003574 <stm32_clock_init+0x1f4>)
 80034f2:	f44f 6288 	mov.w	r2, #1088	; 0x440
 80034f6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 80034f8:	4b1e      	ldr	r3, [pc, #120]	; (8003574 <stm32_clock_init+0x1f4>)
 80034fa:	2240      	movs	r2, #64	; 0x40
 80034fc:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80034fe:	4b1d      	ldr	r3, [pc, #116]	; (8003574 <stm32_clock_init+0x1f4>)
 8003500:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003504:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8003506:	4b1b      	ldr	r3, [pc, #108]	; (8003574 <stm32_clock_init+0x1f4>)
 8003508:	4a21      	ldr	r2, [pc, #132]	; (8003590 <stm32_clock_init+0x210>)
 800350a:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 800350c:	4b19      	ldr	r3, [pc, #100]	; (8003574 <stm32_clock_init+0x1f4>)
 800350e:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8003512:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8003514:	4b17      	ldr	r3, [pc, #92]	; (8003574 <stm32_clock_init+0x1f4>)
 8003516:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800351a:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 800351c:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <stm32_clock_init+0x214>)
 800351e:	2232      	movs	r2, #50	; 0x32
 8003520:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 8003522:	bf00      	nop
 8003524:	4b1b      	ldr	r3, [pc, #108]	; (8003594 <stm32_clock_init+0x214>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 030f 	and.w	r3, r3, #15
 800352c:	2b02      	cmp	r3, #2
 800352e:	d1f9      	bne.n	8003524 <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8003530:	4b10      	ldr	r3, [pc, #64]	; (8003574 <stm32_clock_init+0x1f4>)
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	4a0f      	ldr	r2, [pc, #60]	; (8003574 <stm32_clock_init+0x1f4>)
 8003536:	f043 0303 	orr.w	r3, r3, #3
 800353a:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 800353c:	bf00      	nop
 800353e:	4b0d      	ldr	r3, [pc, #52]	; (8003574 <stm32_clock_init+0x1f4>)
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003546:	2b18      	cmp	r3, #24
 8003548:	d1f9      	bne.n	800353e <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 800354a:	2101      	movs	r1, #1
 800354c:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003550:	f7ff fe52 	bl	80031f8 <rccEnableAHB2>
  rccEnableSRAM2(true);
 8003554:	2101      	movs	r1, #1
 8003556:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800355a:	f7ff fe4d 	bl	80031f8 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 800355e:	2101      	movs	r1, #1
 8003560:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003564:	f7ff fe48 	bl	80031f8 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 8003568:	bf00      	nop
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	51008108 	.word	0x51008108
 8003574:	58024400 	.word	0x58024400
 8003578:	01ff0000 	.word	0x01ff0000
 800357c:	08100800 	.word	0x08100800
 8003580:	00404042 	.word	0x00404042
 8003584:	0109038f 	.word	0x0109038f
 8003588:	0b0112f4 	.word	0x0b0112f4
 800358c:	0f05068f 	.word	0x0f05068f
 8003590:	10000040 	.word	0x10000040
 8003594:	52002000 	.word	0x52002000

08003598 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	2330      	movs	r3, #48	; 0x30
 80035a0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f383 8811 	msr	BASEPRI, r3
}
 80035a8:	bf00      	nop
}
 80035aa:	bf00      	nop
}
 80035ac:	bf00      	nop
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	2300      	movs	r3, #0
 80035c0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f383 8811 	msr	BASEPRI, r3
}
 80035c8:	bf00      	nop
}
 80035ca:	bf00      	nop
}
 80035cc:	bf00      	nop
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr

080035d8 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80035dc:	f7ff ffdc 	bl	8003598 <chSysLockFromISR>
}
 80035e0:	bf00      	nop
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80035e8:	f7ff ffe6 	bl	80035b8 <chSysUnlockFromISR>
}
 80035ec:	bf00      	nop
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f003 ffb5 	bl	8007568 <chSysPolledDelayX>
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8003606:	b580      	push	{r7, lr}
 8003608:	b082      	sub	sp, #8
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f005 f97c 	bl	8008910 <chThdResumeI>
}
 8003618:	bf00      	nop
 800361a:	3708      	adds	r7, #8
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8003628:	4b0c      	ldr	r3, [pc, #48]	; (800365c <__rccResetAHB1+0x3c>)
 800362a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800362e:	490b      	ldr	r1, [pc, #44]	; (800365c <__rccResetAHB1+0x3c>)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8003638:	4b08      	ldr	r3, [pc, #32]	; (800365c <__rccResetAHB1+0x3c>)
 800363a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	43db      	mvns	r3, r3
 8003642:	4906      	ldr	r1, [pc, #24]	; (800365c <__rccResetAHB1+0x3c>)
 8003644:	4013      	ands	r3, r2
 8003646:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800364a:	4b04      	ldr	r3, [pc, #16]	; (800365c <__rccResetAHB1+0x3c>)
 800364c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	58024400 	.word	0x58024400

08003660 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	460b      	mov	r3, r1
 800366a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 800366c:	4b12      	ldr	r3, [pc, #72]	; (80036b8 <rccEnableAHB1+0x58>)
 800366e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003672:	4911      	ldr	r1, [pc, #68]	; (80036b8 <rccEnableAHB1+0x58>)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 800367c:	78fb      	ldrb	r3, [r7, #3]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d008      	beq.n	8003694 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003682:	4b0d      	ldr	r3, [pc, #52]	; (80036b8 <rccEnableAHB1+0x58>)
 8003684:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003688:	490b      	ldr	r1, [pc, #44]	; (80036b8 <rccEnableAHB1+0x58>)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003692:	e008      	b.n	80036a6 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003694:	4b08      	ldr	r3, [pc, #32]	; (80036b8 <rccEnableAHB1+0x58>)
 8003696:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	43db      	mvns	r3, r3
 800369e:	4906      	ldr	r1, [pc, #24]	; (80036b8 <rccEnableAHB1+0x58>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80036a6:	4b04      	ldr	r3, [pc, #16]	; (80036b8 <rccEnableAHB1+0x58>)
 80036a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	58024400 	.word	0x58024400

080036bc <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <rccDisableAHB1+0x3c>)
 80036c6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	43db      	mvns	r3, r3
 80036ce:	490a      	ldr	r1, [pc, #40]	; (80036f8 <rccDisableAHB1+0x3c>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80036d6:	4b08      	ldr	r3, [pc, #32]	; (80036f8 <rccDisableAHB1+0x3c>)
 80036d8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	43db      	mvns	r3, r3
 80036e0:	4905      	ldr	r1, [pc, #20]	; (80036f8 <rccDisableAHB1+0x3c>)
 80036e2:	4013      	ands	r3, r2
 80036e4:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80036e8:	4b03      	ldr	r3, [pc, #12]	; (80036f8 <rccDisableAHB1+0x3c>)
 80036ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr
 80036f8:	58024400 	.word	0x58024400

080036fc <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff ff8b 	bl	8003620 <__rccResetAHB1>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <adc_lld_vreg_on>:
/**
 * @brief   Enables the ADC voltage regulator.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_vreg_on(ADCDriver *adcp) {
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]

  adcp->adcm->CR = ADC_CR_ADVREGEN;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003722:	609a      	str	r2, [r3, #8]
#if STM32_ADC_DUAL_MODE
  if (&ADCD1 == adcp) {
    adcp->adcs->CR = ADC_CR_ADVREGEN;
  }
#endif
  osalSysPolledDelayX(OSAL_US2RTC(STM32_SYS_CK, 10U));
 8003724:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8003728:	f7ff ff62 	bl	80035f0 <osalSysPolledDelayX>
}
 800372c:	bf00      	nop
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <adc_lld_analog_on>:
/**
 * @brief   Enables the ADC analog circuit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_analog_on(ADCDriver *adcp) {
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]

  adcp->adcm->ISR = ADC_ISR_ADRDY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003740:	2201      	movs	r2, #1
 8003742:	601a      	str	r2, [r3, #0]
  adcp->adcm->CR |= ADC_CR_ADEN;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRDY) == 0U)
 8003754:	bf00      	nop
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f8      	beq.n	8003756 <adc_lld_analog_on+0x22>
    adcp->adcs->CR |= ADC_CR_ADEN;
    while ((adcp->adcs->ISR & ADC_ISR_ADRDY) == 0U)
      ;
  }
#endif
}
 8003764:	bf00      	nop
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr

08003770 <adc_lld_calibrate>:
/**
 * @brief   Calibrates an ADC unit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_calibrate(ADCDriver *adcp) {
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]

  osalDbgAssert(adcp->adcm->CR == ADC_CR_ADVREGEN, "invalid register state");

  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800377c:	6899      	ldr	r1, [r3, #8]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003782:	4b11      	ldr	r3, [pc, #68]	; (80037c8 <adc_lld_calibrate+0x58>)
 8003784:	400b      	ands	r3, r1
 8003786:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378c:	6899      	ldr	r1, [r3, #8]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	4b0d      	ldr	r3, [pc, #52]	; (80037cc <adc_lld_calibrate+0x5c>)
 8003796:	4013      	ands	r3, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800379c:	430b      	orrs	r3, r1
 800379e:	6093      	str	r3, [r2, #8]
                                                 ADC_CR_ADCALLIN);
  adcp->adcm->CR |= ADC_CR_ADCAL;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037ae:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0U)
 80037b0:	bf00      	nop
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	dbfa      	blt.n	80037b2 <adc_lld_calibrate+0x42>
    adcp->adcs->CR |= ADC_CR_ADCAL;
    while ((adcp->adcs->CR & ADC_CR_ADCAL) != 0U)
      ;
  }
#endif
}
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bc80      	pop	{r7}
 80037c6:	4770      	bx	lr
 80037c8:	bffeffff 	.word	0xbffeffff
 80037cc:	40010000 	.word	0x40010000

080037d0 <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00f      	beq.n	8003806 <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f0:	f042 0210 	orr.w	r2, r2, #16
 80037f4:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 80037f6:	bf00      	nop
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 0310 	and.w	r3, r3, #16
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f8      	bne.n	80037f8 <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380a:	2200      	movs	r2, #0
 800380c:	61da      	str	r2, [r3, #28]
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr

08003818 <adc_lld_serve_dma_interrupt>:
 * @brief   ADC DMA service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	f003 030c 	and.w	r3, r3, #12
 8003828:	2b00      	cmp	r3, #0
 800382a:	d02d      	beq.n	8003888 <adc_lld_serve_dma_interrupt+0x70>
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 fa61 	bl	8003cf4 <adc_lld_stop_conversion>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d013      	beq.n	8003864 <adc_lld_serve_dma_interrupt+0x4c>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2205      	movs	r2, #5
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	2101      	movs	r1, #1
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	4798      	blx	r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b05      	cmp	r3, #5
 8003854:	d10c      	bne.n	8003870 <adc_lld_serve_dma_interrupt+0x58>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2202      	movs	r2, #2
 800385a:	701a      	strb	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	611a      	str	r2, [r3, #16]
 8003862:	e005      	b.n	8003870 <adc_lld_serve_dma_interrupt+0x58>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	701a      	strb	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	611a      	str	r2, [r3, #16]
 8003870:	f7ff feb2 	bl	80035d8 <osalSysLockFromISR>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3314      	adds	r3, #20
 8003878:	f04f 31ff 	mov.w	r1, #4294967295
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff fec2 	bl	8003606 <osalThreadResumeI>
 8003882:	f7ff feaf 	bl	80035e4 <osalSysUnlockFromISR>
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 8003886:	e05d      	b.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
    if (adcp->grpp != NULL) {
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d059      	beq.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	f003 0320 	and.w	r3, r3, #32
 8003896:	2b00      	cmp	r3, #0
 8003898:	d045      	beq.n	8003926 <adc_lld_serve_dma_interrupt+0x10e>
        _adc_isr_full_code(adcp);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d014      	beq.n	80038ce <adc_lld_serve_dma_interrupt+0xb6>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d04a      	beq.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2204      	movs	r2, #4
 80038b2:	701a      	strb	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4798      	blx	r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d13e      	bne.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2203      	movs	r2, #3
 80038ca:	701a      	strb	r2, [r3, #0]
}
 80038cc:	e03a      	b.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_full_code(adcp);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 fa10 	bl	8003cf4 <adc_lld_stop_conversion>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d012      	beq.n	8003904 <adc_lld_serve_dma_interrupt+0xec>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2204      	movs	r2, #4
 80038e2:	701a      	strb	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	4798      	blx	r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d10c      	bne.n	8003910 <adc_lld_serve_dma_interrupt+0xf8>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2202      	movs	r2, #2
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	611a      	str	r2, [r3, #16]
 8003902:	e005      	b.n	8003910 <adc_lld_serve_dma_interrupt+0xf8>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	701a      	strb	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	611a      	str	r2, [r3, #16]
 8003910:	f7ff fe62 	bl	80035d8 <osalSysLockFromISR>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3314      	adds	r3, #20
 8003918:	2100      	movs	r1, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f7ff fe73 	bl	8003606 <osalThreadResumeI>
 8003920:	f7ff fe60 	bl	80035e4 <osalSysUnlockFromISR>
}
 8003924:	e00e      	b.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	f003 0310 	and.w	r3, r3, #16
 800392c:	2b00      	cmp	r3, #0
 800392e:	d009      	beq.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_half_code(adcp);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d004      	beq.n	8003944 <adc_lld_serve_dma_interrupt+0x12c>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	4798      	blx	r3
}
 8003944:	bf00      	nop
 8003946:	3708      	adds	r7, #8
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d059      	beq.n	8003a12 <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	2b00      	cmp	r3, #0
 800396a:	d007      	beq.n	800397c <adc_lld_serve_interrupt+0x30>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b03      	cmp	r3, #3
 8003972:	d103      	bne.n	800397c <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f043 0302 	orr.w	r3, r3, #2
 800397a:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f043 0304 	orr.w	r3, r3, #4
 800398c:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f043 0308 	orr.w	r3, r3, #8
 800399e:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f043 0310 	orr.w	r3, r3, #16
 80039b0:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d02c      	beq.n	8003a12 <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f99b 	bl	8003cf4 <adc_lld_stop_conversion>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d013      	beq.n	80039f0 <adc_lld_serve_interrupt+0xa4>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2205      	movs	r2, #5
 80039cc:	701a      	strb	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	68f9      	ldr	r1, [r7, #12]
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	4798      	blx	r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2b05      	cmp	r3, #5
 80039e0:	d10c      	bne.n	80039fc <adc_lld_serve_interrupt+0xb0>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2202      	movs	r2, #2
 80039e6:	701a      	strb	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	611a      	str	r2, [r3, #16]
 80039ee:	e005      	b.n	80039fc <adc_lld_serve_interrupt+0xb0>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	701a      	strb	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	611a      	str	r2, [r3, #16]
 80039fc:	f7ff fdec 	bl	80035d8 <osalSysLockFromISR>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3314      	adds	r3, #20
 8003a04:	f04f 31ff 	mov.w	r1, #4294967295
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff fdfc 	bl	8003606 <osalThreadResumeI>
 8003a0e:	f7ff fde9 	bl	80035e4 <osalSysUnlockFromISR>
    }
  }
}
 8003a12:	bf00      	nop
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8003a22:	480b      	ldr	r0, [pc, #44]	; (8003a50 <Vector88+0x34>)
 8003a24:	f003 feaa 	bl	800777c <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8003a28:	4b0a      	ldr	r3, [pc, #40]	; (8003a54 <Vector88+0x38>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 8003a2e:	4a09      	ldr	r2, [pc, #36]	; (8003a54 <Vector88+0x38>)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4808      	ldr	r0, [pc, #32]	; (8003a58 <Vector88+0x3c>)
 8003a38:	f7ff ff88 	bl	800394c <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 8003a3c:	4804      	ldr	r0, [pc, #16]	; (8003a50 <Vector88+0x34>)
 8003a3e:	f003 fed7 	bl	80077f0 <__trace_isr_leave>
 8003a42:	f005 fcdb 	bl	80093fc <__port_irq_epilogue>
}
 8003a46:	bf00      	nop
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	08011de0 	.word	0x08011de0
 8003a54:	40022000 	.word	0x40022000
 8003a58:	240006e8 	.word	0x240006e8

08003a5c <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8003a60:	4810      	ldr	r0, [pc, #64]	; (8003aa4 <adc_lld_init+0x48>)
 8003a62:	f7fd ff79 	bl	8001958 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 8003a66:	4b0f      	ldr	r3, [pc, #60]	; (8003aa4 <adc_lld_init+0x48>)
 8003a68:	4a0f      	ldr	r2, [pc, #60]	; (8003aa8 <adc_lld_init+0x4c>)
 8003a6a:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 8003a6c:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <adc_lld_init+0x48>)
 8003a6e:	4a0f      	ldr	r2, [pc, #60]	; (8003aac <adc_lld_init+0x50>)
 8003a70:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8003a72:	4b0c      	ldr	r3, [pc, #48]	; (8003aa4 <adc_lld_init+0x48>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8003a78:	4b0a      	ldr	r3, [pc, #40]	; (8003aa4 <adc_lld_init+0x48>)
 8003a7a:	4a0d      	ldr	r2, [pc, #52]	; (8003ab0 <adc_lld_init+0x54>)
 8003a7c:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8003a7e:	2105      	movs	r1, #5
 8003a80:	2012      	movs	r0, #18
 8003a82:	f7ff f843 	bl	8002b0c <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 8003a86:	2101      	movs	r1, #1
 8003a88:	2020      	movs	r0, #32
 8003a8a:	f7ff fde9 	bl	8003660 <rccEnableAHB1>
  rccResetADC12();
 8003a8e:	2020      	movs	r0, #32
 8003a90:	f7ff fe34 	bl	80036fc <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8003a94:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <adc_lld_init+0x4c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 8003a9a:	2020      	movs	r0, #32
 8003a9c:	f7ff fe0e 	bl	80036bc <rccDisableAHB1>
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 8003aa0:	bf00      	nop
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	240006e8 	.word	0x240006e8
 8003aa8:	40022300 	.word	0x40022300
 8003aac:	40022000 	.word	0x40022000
 8003ab0:	00022c16 	.word	0x00022c16

08003ab4 <adc_lld_start>:
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t adc_lld_start(ADCDriver *adcp) {
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]

  /* Handling the default configuration.*/
  if (adcp->config == NULL) {
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d102      	bne.n	8003aca <adc_lld_start+0x16>
    adcp->config = &default_config;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a25      	ldr	r2, [pc, #148]	; (8003b5c <adc_lld_start+0xa8>)
 8003ac8:	605a      	str	r2, [r3, #4]
  }

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d13f      	bne.n	8003b52 <adc_lld_start+0x9e>
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a22      	ldr	r2, [pc, #136]	; (8003b60 <adc_lld_start+0xac>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d128      	bne.n	8003b2c <adc_lld_start+0x78>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC12_DMA_STREAM,
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a21      	ldr	r2, [pc, #132]	; (8003b64 <adc_lld_start+0xb0>)
 8003ade:	2105      	movs	r1, #5
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f000 fc57 	bl	8004394 <dmaStreamAllocI>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC12_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d102      	bne.n	8003afa <adc_lld_start+0x46>
        return HAL_RET_NO_RESOURCE;
 8003af4:	f06f 0310 	mvn.w	r3, #16
 8003af8:	e02c      	b.n	8003b54 <adc_lld_start+0xa0>
      }

      rccEnableADC12(true);
 8003afa:	2101      	movs	r1, #1
 8003afc:	2020      	movs	r0, #32
 8003afe:	f7ff fdaf 	bl	8003660 <rccEnableAHB1>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC1);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	2109      	movs	r1, #9
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f000 fd09 	bl	8004520 <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/
#if STM32_ADC_DUAL_MODE
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcc->CDR);
#else
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b12:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	609a      	str	r2, [r3, #8]
      /* Differential channels setting.*/
#if STM32_ADC_DUAL_MODE
      adcp->adcm->DIFSEL = adcp->config->difsel;
      adcp->adcs->DIFSEL = adcp->config->difsel;
#else
      adcp->adcm->DIFSEL = adcp->config->difsel;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b26:	6812      	ldr	r2, [r2, #0]
 8003b28:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif /* STM32_ADC_ADC3_USE_BDMA */
    }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

    /* Master ADC calibration.*/
    adc_lld_vreg_on(adcp);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7ff fdf0 	bl	8003712 <adc_lld_vreg_on>
    adc_lld_calibrate(adcp);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff fe1c 	bl	8003770 <adc_lld_calibrate>
    ADC12_COMMON->CCR |= ADC12_CCR_DUAL;
#endif

    /* Configure the ADC boost. */
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a09      	ldr	r2, [pc, #36]	; (8003b60 <adc_lld_start+0xac>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d105      	bne.n	8003b4c <adc_lld_start+0x98>
      adcp->adcm->CR |= STM32_ADC12_BOOST;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b48:	6892      	ldr	r2, [r2, #8]
 8003b4a:	609a      	str	r2, [r3, #8]
      adcp->adcm->CR |= STM32_ADC3_BOOST;
    }
#endif

    /* Master ADC enabled here in order to reduce conversions latencies.*/
    adc_lld_analog_on(adcp);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7ff fdf1 	bl	8003734 <adc_lld_analog_on>
  }

  return HAL_RET_SUCCESS;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	08011dd8 	.word	0x08011dd8
 8003b60:	240006e8 	.word	0x240006e8
 8003b64:	08003819 	.word	0x08003819

08003b68 <adc_lld_start_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
 8003b68:	b480      	push	{r7}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t dmamode, cfgr = 0U;
 8003b70:	2300      	movs	r3, #0
 8003b72:	613b      	str	r3, [r7, #16]
  const ADCConversionGroup *grpp = adcp->grpp;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	60fb      	str	r3, [r7, #12]

#if STM32_ADC_USE_ADC12 == TRUE
#if STM32_ADC_DUAL_MODE
  uint32_t ccr;
#endif
  if (&ADCD1 == adcp) {
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a5c      	ldr	r2, [pc, #368]	; (8003cf0 <adc_lld_start_conversion+0x188>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d13c      	bne.n	8003bfc <adc_lld_start_conversion+0x94>
    osalDbgAssert(!STM32_ADC_DUAL_MODE || ((grpp->num_channels & 1) == 0),
                  "odd number of channels in dual mode");
#endif

    /* Calculating control registers values.*/
    dmamode = adcp->dmamode;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b86:	617b      	str	r3, [r7, #20]
    if (grpp->circular) {
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d011      	beq.n	8003bb4 <adc_lld_start_conversion+0x4c>
      dmamode |= STM32_DMA_CR_CIRC;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b96:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	f043 0303 	orr.w	r3, r3, #3
 8003ba0:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d909      	bls.n	8003bbe <adc_lld_start_conversion+0x56>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f043 0308 	orr.w	r3, r3, #8
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	e004      	b.n	8003bbe <adc_lld_start_conversion+0x56>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	f043 0301 	orr.w	r3, r3, #1
 8003bbc:	613b      	str	r3, [r7, #16]
    }

    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	60da      	str	r2, [r3, #12]
#if STM32_ADC_DUAL_MODE
    dmaStreamSetTransactionSize(adcp->data.dma, ((uint32_t)grpp->num_channels / 2U) *
                                                (uint32_t)adcp->depth);
#else
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68d9      	ldr	r1, [r3, #12]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	fb01 f202 	mul.w	r2, r1, r2
 8003bdc:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
#endif
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  /* clear AWD1..3 flags */
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	6812      	ldr	r2, [r2, #0]
 8003c06:	601a      	str	r2, [r3, #0]
  /* If a callback is set enable the overflow and analog watch dog interrupts. */
  if (grpp->error_cb != NULL) {
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d004      	beq.n	8003c1a <adc_lld_start_conversion+0xb2>
    adcp->adcm->IER   = ADC_IER_OVRIE | ADC_IER_AWD1IE |
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c14:	f44f 7264 	mov.w	r2, #912	; 0x390
 8003c18:	605a      	str	r2, [r3, #4]
#endif /* STM32_ADC_DUAL_MODE == TRUE && STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_DUAL_MODE == FALSE || STM32_ADC_USE_ADC3 == TRUE
  /* Configuration for ADC3 and single mode ADC1 */

    adcp->adcm->CFGR2   = grpp->cfgr2;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	6952      	ldr	r2, [r2, #20]
 8003c22:	611a      	str	r2, [r3, #16]
    adcp->adcm->PCSEL   = grpp->pcsel;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	69d2      	ldr	r2, [r2, #28]
 8003c2c:	61da      	str	r2, [r3, #28]
    adcp->adcm->LTR1    = grpp->ltr1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	6a12      	ldr	r2, [r2, #32]
 8003c36:	621a      	str	r2, [r3, #32]
    adcp->adcm->HTR1    = grpp->htr1;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c40:	625a      	str	r2, [r3, #36]	; 0x24
    adcp->adcm->LTR2    = grpp->ltr2;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    adcp->adcm->HTR2    = grpp->htr2;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c56:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    adcp->adcm->LTR3    = grpp->ltr3;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003c62:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    adcp->adcm->HTR3    = grpp->htr3;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c6e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    adcp->adcm->AWD2CR  = grpp->awd2cr;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c7a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    adcp->adcm->AWD3CR  = grpp->awd3cr;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c86:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    adcp->adcm->SMPR1   = grpp->smpr[0];
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c92:	615a      	str	r2, [r3, #20]
    adcp->adcm->SMPR2   = grpp->smpr[1];
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003c9c:	619a      	str	r2, [r3, #24]
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	1e5a      	subs	r2, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cac:	430a      	orrs	r2, r1
 8003cae:	631a      	str	r2, [r3, #48]	; 0x30
    adcp->adcm->SQR2    = grpp->sqr[1];
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003cb8:	635a      	str	r2, [r3, #52]	; 0x34
    adcp->adcm->SQR3    = grpp->sqr[2];
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003cc2:	639a      	str	r2, [r3, #56]	; 0x38
    adcp->adcm->SQR4    = grpp->sqr[3];
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003ccc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* ADC configuration.*/
    adcp->adcm->CFGR  = cfgr;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	60da      	str	r2, [r3, #12]
#endif

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	f042 0204 	orr.w	r2, r2, #4
 8003ce4:	609a      	str	r2, [r3, #8]
}
 8003ce6:	bf00      	nop
 8003ce8:	371c      	adds	r7, #28
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bc80      	pop	{r7}
 8003cee:	4770      	bx	lr
 8003cf0:	240006e8 	.word	0x240006e8

08003cf4 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a13      	ldr	r2, [pc, #76]	; (8003d4c <adc_lld_stop_conversion+0x58>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d11b      	bne.n	8003d3c <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 021f 	bic.w	r2, r2, #31
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1f7      	bne.n	8003d18 <adc_lld_stop_conversion+0x24>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2c:	7b1b      	ldrb	r3, [r3, #12]
 8003d2e:	4619      	mov	r1, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	223d      	movs	r2, #61	; 0x3d
 8003d38:	408a      	lsls	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff fd47 	bl	80037d0 <adc_lld_stop_adc>
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	240006e8 	.word	0x240006e8

08003d50 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003d5c:	4b12      	ldr	r3, [pc, #72]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d5e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003d62:	4911      	ldr	r1, [pc, #68]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d008      	beq.n	8003d84 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003d72:	4b0d      	ldr	r3, [pc, #52]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d74:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003d78:	490b      	ldr	r1, [pc, #44]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003d82:	e008      	b.n	8003d96 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003d84:	4b08      	ldr	r3, [pc, #32]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d86:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	4906      	ldr	r1, [pc, #24]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003d96:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <rccEnableAHB1+0x58>)
 8003d98:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	58024400 	.word	0x58024400

08003dac <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8003db4:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <rccDisableAHB1+0x3c>)
 8003db6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	490a      	ldr	r1, [pc, #40]	; (8003de8 <rccDisableAHB1+0x3c>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8003dc6:	4b08      	ldr	r3, [pc, #32]	; (8003de8 <rccDisableAHB1+0x3c>)
 8003dc8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	4905      	ldr	r1, [pc, #20]	; (8003de8 <rccDisableAHB1+0x3c>)
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003dd8:	4b03      	ldr	r3, [pc, #12]	; (8003de8 <rccDisableAHB1+0x3c>)
 8003dda:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr
 8003de8:	58024400 	.word	0x58024400

08003dec <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003df2:	480f      	ldr	r0, [pc, #60]	; (8003e30 <Vector6C+0x44>)
 8003df4:	f003 fcc2 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003df8:	4b0e      	ldr	r3, [pc, #56]	; (8003e34 <Vector6C+0x48>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e00:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 8003e02:	4a0c      	ldr	r2, [pc, #48]	; (8003e34 <Vector6C+0x48>)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 8003e08:	4b0b      	ldr	r3, [pc, #44]	; (8003e38 <Vector6C+0x4c>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d006      	beq.n	8003e1e <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 8003e10:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <Vector6C+0x4c>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	4a08      	ldr	r2, [pc, #32]	; (8003e38 <Vector6C+0x4c>)
 8003e16:	6892      	ldr	r2, [r2, #8]
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	4610      	mov	r0, r2
 8003e1c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e1e:	4804      	ldr	r0, [pc, #16]	; (8003e30 <Vector6C+0x44>)
 8003e20:	f003 fce6 	bl	80077f0 <__trace_isr_leave>
 8003e24:	f005 faea 	bl	80093fc <__port_irq_epilogue>
}
 8003e28:	bf00      	nop
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	08011eec 	.word	0x08011eec
 8003e34:	40020000 	.word	0x40020000
 8003e38:	24000720 	.word	0x24000720

08003e3c <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e42:	4810      	ldr	r0, [pc, #64]	; (8003e84 <Vector70+0x48>)
 8003e44:	f003 fc9a 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e48:	4b0f      	ldr	r3, [pc, #60]	; (8003e88 <Vector70+0x4c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	099b      	lsrs	r3, r3, #6
 8003e4e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e52:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8003e54:	4a0c      	ldr	r2, [pc, #48]	; (8003e88 <Vector70+0x4c>)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	019b      	lsls	r3, r3, #6
 8003e5a:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8003e5c:	4b0b      	ldr	r3, [pc, #44]	; (8003e8c <Vector70+0x50>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d006      	beq.n	8003e72 <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003e64:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <Vector70+0x50>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	4a08      	ldr	r2, [pc, #32]	; (8003e8c <Vector70+0x50>)
 8003e6a:	6912      	ldr	r2, [r2, #16]
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	4610      	mov	r0, r2
 8003e70:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e72:	4804      	ldr	r0, [pc, #16]	; (8003e84 <Vector70+0x48>)
 8003e74:	f003 fcbc 	bl	80077f0 <__trace_isr_leave>
 8003e78:	f005 fac0 	bl	80093fc <__port_irq_epilogue>
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	08011ef8 	.word	0x08011ef8
 8003e88:	40020000 	.word	0x40020000
 8003e8c:	24000720 	.word	0x24000720

08003e90 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e96:	4810      	ldr	r0, [pc, #64]	; (8003ed8 <Vector74+0x48>)
 8003e98:	f003 fc70 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e9c:	4b0f      	ldr	r3, [pc, #60]	; (8003edc <Vector74+0x4c>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	0c1b      	lsrs	r3, r3, #16
 8003ea2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003ea6:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8003ea8:	4a0c      	ldr	r2, [pc, #48]	; (8003edc <Vector74+0x4c>)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	041b      	lsls	r3, r3, #16
 8003eae:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8003eb0:	4b0b      	ldr	r3, [pc, #44]	; (8003ee0 <Vector74+0x50>)
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d006      	beq.n	8003ec6 <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8003eb8:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <Vector74+0x50>)
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	4a08      	ldr	r2, [pc, #32]	; (8003ee0 <Vector74+0x50>)
 8003ebe:	6992      	ldr	r2, [r2, #24]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4610      	mov	r0, r2
 8003ec4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003ec6:	4804      	ldr	r0, [pc, #16]	; (8003ed8 <Vector74+0x48>)
 8003ec8:	f003 fc92 	bl	80077f0 <__trace_isr_leave>
 8003ecc:	f005 fa96 	bl	80093fc <__port_irq_epilogue>
}
 8003ed0:	bf00      	nop
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	08011f04 	.word	0x08011f04
 8003edc:	40020000 	.word	0x40020000
 8003ee0:	24000720 	.word	0x24000720

08003ee4 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003eea:	4810      	ldr	r0, [pc, #64]	; (8003f2c <Vector78+0x48>)
 8003eec:	f003 fc46 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ef0:	4b0f      	ldr	r3, [pc, #60]	; (8003f30 <Vector78+0x4c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	0d9b      	lsrs	r3, r3, #22
 8003ef6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003efa:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 8003efc:	4a0c      	ldr	r2, [pc, #48]	; (8003f30 <Vector78+0x4c>)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	059b      	lsls	r3, r3, #22
 8003f02:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 8003f04:	4b0b      	ldr	r3, [pc, #44]	; (8003f34 <Vector78+0x50>)
 8003f06:	69db      	ldr	r3, [r3, #28]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d006      	beq.n	8003f1a <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 8003f0c:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <Vector78+0x50>)
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	4a08      	ldr	r2, [pc, #32]	; (8003f34 <Vector78+0x50>)
 8003f12:	6a12      	ldr	r2, [r2, #32]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4610      	mov	r0, r2
 8003f18:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f1a:	4804      	ldr	r0, [pc, #16]	; (8003f2c <Vector78+0x48>)
 8003f1c:	f003 fc68 	bl	80077f0 <__trace_isr_leave>
 8003f20:	f005 fa6c 	bl	80093fc <__port_irq_epilogue>
}
 8003f24:	bf00      	nop
 8003f26:	3708      	adds	r7, #8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	08011f10 	.word	0x08011f10
 8003f30:	40020000 	.word	0x40020000
 8003f34:	24000720 	.word	0x24000720

08003f38 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f3e:	480f      	ldr	r0, [pc, #60]	; (8003f7c <Vector7C+0x44>)
 8003f40:	f003 fc1c 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f44:	4b0e      	ldr	r3, [pc, #56]	; (8003f80 <Vector7C+0x48>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f4c:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 8003f4e:	4a0c      	ldr	r2, [pc, #48]	; (8003f80 <Vector7C+0x48>)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8003f54:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <Vector7C+0x4c>)
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d006      	beq.n	8003f6a <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003f5c:	4b09      	ldr	r3, [pc, #36]	; (8003f84 <Vector7C+0x4c>)
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	4a08      	ldr	r2, [pc, #32]	; (8003f84 <Vector7C+0x4c>)
 8003f62:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4610      	mov	r0, r2
 8003f68:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f6a:	4804      	ldr	r0, [pc, #16]	; (8003f7c <Vector7C+0x44>)
 8003f6c:	f003 fc40 	bl	80077f0 <__trace_isr_leave>
 8003f70:	f005 fa44 	bl	80093fc <__port_irq_epilogue>
}
 8003f74:	bf00      	nop
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	08011f1c 	.word	0x08011f1c
 8003f80:	40020000 	.word	0x40020000
 8003f84:	24000720 	.word	0x24000720

08003f88 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f8e:	4810      	ldr	r0, [pc, #64]	; (8003fd0 <Vector80+0x48>)
 8003f90:	f003 fbf4 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003f94:	4b0f      	ldr	r3, [pc, #60]	; (8003fd4 <Vector80+0x4c>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	099b      	lsrs	r3, r3, #6
 8003f9a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f9e:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003fa0:	4a0c      	ldr	r2, [pc, #48]	; (8003fd4 <Vector80+0x4c>)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	019b      	lsls	r3, r3, #6
 8003fa6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <Vector80+0x50>)
 8003faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d006      	beq.n	8003fbe <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003fb0:	4b09      	ldr	r3, [pc, #36]	; (8003fd8 <Vector80+0x50>)
 8003fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb4:	4a08      	ldr	r2, [pc, #32]	; (8003fd8 <Vector80+0x50>)
 8003fb6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	4610      	mov	r0, r2
 8003fbc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003fbe:	4804      	ldr	r0, [pc, #16]	; (8003fd0 <Vector80+0x48>)
 8003fc0:	f003 fc16 	bl	80077f0 <__trace_isr_leave>
 8003fc4:	f005 fa1a 	bl	80093fc <__port_irq_epilogue>
}
 8003fc8:	bf00      	nop
 8003fca:	3708      	adds	r7, #8
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	08011f28 	.word	0x08011f28
 8003fd4:	40020000 	.word	0x40020000
 8003fd8:	24000720 	.word	0x24000720

08003fdc <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003fe2:	4810      	ldr	r0, [pc, #64]	; (8004024 <Vector84+0x48>)
 8003fe4:	f003 fbca 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003fe8:	4b0f      	ldr	r3, [pc, #60]	; (8004028 <Vector84+0x4c>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	0c1b      	lsrs	r3, r3, #16
 8003fee:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003ff2:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 8003ff4:	4a0c      	ldr	r2, [pc, #48]	; (8004028 <Vector84+0x4c>)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	041b      	lsls	r3, r3, #16
 8003ffa:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	; (800402c <Vector84+0x50>)
 8003ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004000:	2b00      	cmp	r3, #0
 8004002:	d006      	beq.n	8004012 <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 8004004:	4b09      	ldr	r3, [pc, #36]	; (800402c <Vector84+0x50>)
 8004006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004008:	4a08      	ldr	r2, [pc, #32]	; (800402c <Vector84+0x50>)
 800400a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	4610      	mov	r0, r2
 8004010:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004012:	4804      	ldr	r0, [pc, #16]	; (8004024 <Vector84+0x48>)
 8004014:	f003 fbec 	bl	80077f0 <__trace_isr_leave>
 8004018:	f005 f9f0 	bl	80093fc <__port_irq_epilogue>
}
 800401c:	bf00      	nop
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	08011f34 	.word	0x08011f34
 8004028:	40020000 	.word	0x40020000
 800402c:	24000720 	.word	0x24000720

08004030 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004036:	4810      	ldr	r0, [pc, #64]	; (8004078 <VectorFC+0x48>)
 8004038:	f003 fba0 	bl	800777c <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800403c:	4b0f      	ldr	r3, [pc, #60]	; (800407c <VectorFC+0x4c>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	0d9b      	lsrs	r3, r3, #22
 8004042:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004046:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 8004048:	4a0c      	ldr	r2, [pc, #48]	; (800407c <VectorFC+0x4c>)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	059b      	lsls	r3, r3, #22
 800404e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8004050:	4b0b      	ldr	r3, [pc, #44]	; (8004080 <VectorFC+0x50>)
 8004052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d006      	beq.n	8004066 <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 8004058:	4b09      	ldr	r3, [pc, #36]	; (8004080 <VectorFC+0x50>)
 800405a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405c:	4a08      	ldr	r2, [pc, #32]	; (8004080 <VectorFC+0x50>)
 800405e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4610      	mov	r0, r2
 8004064:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004066:	4804      	ldr	r0, [pc, #16]	; (8004078 <VectorFC+0x48>)
 8004068:	f003 fbc2 	bl	80077f0 <__trace_isr_leave>
 800406c:	f005 f9c6 	bl	80093fc <__port_irq_epilogue>
}
 8004070:	bf00      	nop
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	08011f40 	.word	0x08011f40
 800407c:	40020000 	.word	0x40020000
 8004080:	24000720 	.word	0x24000720

08004084 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800408a:	480f      	ldr	r0, [pc, #60]	; (80040c8 <Vector120+0x44>)
 800408c:	f003 fb76 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8004090:	4b0e      	ldr	r3, [pc, #56]	; (80040cc <Vector120+0x48>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004098:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 800409a:	4a0c      	ldr	r2, [pc, #48]	; (80040cc <Vector120+0x48>)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <Vector120+0x4c>)
 80040a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d006      	beq.n	80040b6 <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 80040a8:	4b09      	ldr	r3, [pc, #36]	; (80040d0 <Vector120+0x4c>)
 80040aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ac:	4a08      	ldr	r2, [pc, #32]	; (80040d0 <Vector120+0x4c>)
 80040ae:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4610      	mov	r0, r2
 80040b4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80040b6:	4804      	ldr	r0, [pc, #16]	; (80040c8 <Vector120+0x44>)
 80040b8:	f003 fb9a 	bl	80077f0 <__trace_isr_leave>
 80040bc:	f005 f99e 	bl	80093fc <__port_irq_epilogue>
}
 80040c0:	bf00      	nop
 80040c2:	3708      	adds	r7, #8
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	08011f4c 	.word	0x08011f4c
 80040cc:	40020400 	.word	0x40020400
 80040d0:	24000720 	.word	0x24000720

080040d4 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80040da:	4810      	ldr	r0, [pc, #64]	; (800411c <Vector124+0x48>)
 80040dc:	f003 fb4e 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80040e0:	4b0f      	ldr	r3, [pc, #60]	; (8004120 <Vector124+0x4c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	099b      	lsrs	r3, r3, #6
 80040e6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80040ea:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 80040ec:	4a0c      	ldr	r2, [pc, #48]	; (8004120 <Vector124+0x4c>)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	019b      	lsls	r3, r3, #6
 80040f2:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 80040f4:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <Vector124+0x50>)
 80040f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d006      	beq.n	800410a <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 80040fc:	4b09      	ldr	r3, [pc, #36]	; (8004124 <Vector124+0x50>)
 80040fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004100:	4a08      	ldr	r2, [pc, #32]	; (8004124 <Vector124+0x50>)
 8004102:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004104:	6879      	ldr	r1, [r7, #4]
 8004106:	4610      	mov	r0, r2
 8004108:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800410a:	4804      	ldr	r0, [pc, #16]	; (800411c <Vector124+0x48>)
 800410c:	f003 fb70 	bl	80077f0 <__trace_isr_leave>
 8004110:	f005 f974 	bl	80093fc <__port_irq_epilogue>
}
 8004114:	bf00      	nop
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	08011f58 	.word	0x08011f58
 8004120:	40020400 	.word	0x40020400
 8004124:	24000720 	.word	0x24000720

08004128 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800412e:	4810      	ldr	r0, [pc, #64]	; (8004170 <Vector128+0x48>)
 8004130:	f003 fb24 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004134:	4b0f      	ldr	r3, [pc, #60]	; (8004174 <Vector128+0x4c>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	0c1b      	lsrs	r3, r3, #16
 800413a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800413e:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 8004140:	4a0c      	ldr	r2, [pc, #48]	; (8004174 <Vector128+0x4c>)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	041b      	lsls	r3, r3, #16
 8004146:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 8004148:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <Vector128+0x50>)
 800414a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414c:	2b00      	cmp	r3, #0
 800414e:	d006      	beq.n	800415e <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8004150:	4b09      	ldr	r3, [pc, #36]	; (8004178 <Vector128+0x50>)
 8004152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004154:	4a08      	ldr	r2, [pc, #32]	; (8004178 <Vector128+0x50>)
 8004156:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4610      	mov	r0, r2
 800415c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800415e:	4804      	ldr	r0, [pc, #16]	; (8004170 <Vector128+0x48>)
 8004160:	f003 fb46 	bl	80077f0 <__trace_isr_leave>
 8004164:	f005 f94a 	bl	80093fc <__port_irq_epilogue>
}
 8004168:	bf00      	nop
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	08011f64 	.word	0x08011f64
 8004174:	40020400 	.word	0x40020400
 8004178:	24000720 	.word	0x24000720

0800417c <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004182:	4810      	ldr	r0, [pc, #64]	; (80041c4 <Vector12C+0x48>)
 8004184:	f003 fafa 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8004188:	4b0f      	ldr	r3, [pc, #60]	; (80041c8 <Vector12C+0x4c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	0d9b      	lsrs	r3, r3, #22
 800418e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004192:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8004194:	4a0c      	ldr	r2, [pc, #48]	; (80041c8 <Vector12C+0x4c>)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	059b      	lsls	r3, r3, #22
 800419a:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 800419c:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <Vector12C+0x50>)
 800419e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d006      	beq.n	80041b2 <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 80041a4:	4b09      	ldr	r3, [pc, #36]	; (80041cc <Vector12C+0x50>)
 80041a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a8:	4a08      	ldr	r2, [pc, #32]	; (80041cc <Vector12C+0x50>)
 80041aa:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4610      	mov	r0, r2
 80041b0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80041b2:	4804      	ldr	r0, [pc, #16]	; (80041c4 <Vector12C+0x48>)
 80041b4:	f003 fb1c 	bl	80077f0 <__trace_isr_leave>
 80041b8:	f005 f920 	bl	80093fc <__port_irq_epilogue>
}
 80041bc:	bf00      	nop
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	08011f70 	.word	0x08011f70
 80041c8:	40020400 	.word	0x40020400
 80041cc:	24000720 	.word	0x24000720

080041d0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80041d6:	480f      	ldr	r0, [pc, #60]	; (8004214 <Vector130+0x44>)
 80041d8:	f003 fad0 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80041dc:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <Vector130+0x48>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80041e4:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 80041e6:	4a0c      	ldr	r2, [pc, #48]	; (8004218 <Vector130+0x48>)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 80041ec:	4b0b      	ldr	r3, [pc, #44]	; (800421c <Vector130+0x4c>)
 80041ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d006      	beq.n	8004202 <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 80041f4:	4b09      	ldr	r3, [pc, #36]	; (800421c <Vector130+0x4c>)
 80041f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041f8:	4a08      	ldr	r2, [pc, #32]	; (800421c <Vector130+0x4c>)
 80041fa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4610      	mov	r0, r2
 8004200:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004202:	4804      	ldr	r0, [pc, #16]	; (8004214 <Vector130+0x44>)
 8004204:	f003 faf4 	bl	80077f0 <__trace_isr_leave>
 8004208:	f005 f8f8 	bl	80093fc <__port_irq_epilogue>
}
 800420c:	bf00      	nop
 800420e:	3708      	adds	r7, #8
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	08011f7c 	.word	0x08011f7c
 8004218:	40020400 	.word	0x40020400
 800421c:	24000720 	.word	0x24000720

08004220 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004226:	4810      	ldr	r0, [pc, #64]	; (8004268 <Vector150+0x48>)
 8004228:	f003 faa8 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800422c:	4b0f      	ldr	r3, [pc, #60]	; (800426c <Vector150+0x4c>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	099b      	lsrs	r3, r3, #6
 8004232:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004236:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 8004238:	4a0c      	ldr	r2, [pc, #48]	; (800426c <Vector150+0x4c>)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	019b      	lsls	r3, r3, #6
 800423e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 8004240:	4b0b      	ldr	r3, [pc, #44]	; (8004270 <Vector150+0x50>)
 8004242:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004244:	2b00      	cmp	r3, #0
 8004246:	d006      	beq.n	8004256 <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 8004248:	4b09      	ldr	r3, [pc, #36]	; (8004270 <Vector150+0x50>)
 800424a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800424c:	4a08      	ldr	r2, [pc, #32]	; (8004270 <Vector150+0x50>)
 800424e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4610      	mov	r0, r2
 8004254:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004256:	4804      	ldr	r0, [pc, #16]	; (8004268 <Vector150+0x48>)
 8004258:	f003 faca 	bl	80077f0 <__trace_isr_leave>
 800425c:	f005 f8ce 	bl	80093fc <__port_irq_epilogue>
}
 8004260:	bf00      	nop
 8004262:	3708      	adds	r7, #8
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	08011f88 	.word	0x08011f88
 800426c:	40020400 	.word	0x40020400
 8004270:	24000720 	.word	0x24000720

08004274 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800427a:	4810      	ldr	r0, [pc, #64]	; (80042bc <Vector154+0x48>)
 800427c:	f003 fa7e 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004280:	4b0f      	ldr	r3, [pc, #60]	; (80042c0 <Vector154+0x4c>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	0c1b      	lsrs	r3, r3, #16
 8004286:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800428a:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 800428c:	4a0c      	ldr	r2, [pc, #48]	; (80042c0 <Vector154+0x4c>)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	041b      	lsls	r3, r3, #16
 8004292:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8004294:	4b0b      	ldr	r3, [pc, #44]	; (80042c4 <Vector154+0x50>)
 8004296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004298:	2b00      	cmp	r3, #0
 800429a:	d006      	beq.n	80042aa <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 800429c:	4b09      	ldr	r3, [pc, #36]	; (80042c4 <Vector154+0x50>)
 800429e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042a0:	4a08      	ldr	r2, [pc, #32]	; (80042c4 <Vector154+0x50>)
 80042a2:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	4610      	mov	r0, r2
 80042a8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80042aa:	4804      	ldr	r0, [pc, #16]	; (80042bc <Vector154+0x48>)
 80042ac:	f003 faa0 	bl	80077f0 <__trace_isr_leave>
 80042b0:	f005 f8a4 	bl	80093fc <__port_irq_epilogue>
}
 80042b4:	bf00      	nop
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	08011f94 	.word	0x08011f94
 80042c0:	40020400 	.word	0x40020400
 80042c4:	24000720 	.word	0x24000720

080042c8 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80042ce:	4811      	ldr	r0, [pc, #68]	; (8004314 <Vector158+0x4c>)
 80042d0:	f003 fa54 	bl	800777c <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80042d4:	4b10      	ldr	r3, [pc, #64]	; (8004318 <Vector158+0x50>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	0d9b      	lsrs	r3, r3, #22
 80042da:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80042de:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 80042e0:	4a0d      	ldr	r2, [pc, #52]	; (8004318 <Vector158+0x50>)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	059b      	lsls	r3, r3, #22
 80042e6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 80042e8:	4b0c      	ldr	r3, [pc, #48]	; (800431c <Vector158+0x54>)
 80042ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d007      	beq.n	8004300 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 80042f0:	4b0a      	ldr	r3, [pc, #40]	; (800431c <Vector158+0x54>)
 80042f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042f4:	4a09      	ldr	r2, [pc, #36]	; (800431c <Vector158+0x54>)
 80042f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	4610      	mov	r0, r2
 80042fe:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004300:	4804      	ldr	r0, [pc, #16]	; (8004314 <Vector158+0x4c>)
 8004302:	f003 fa75 	bl	80077f0 <__trace_isr_leave>
 8004306:	f005 f879 	bl	80093fc <__port_irq_epilogue>
}
 800430a:	bf00      	nop
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	08011fa0 	.word	0x08011fa0
 8004318:	40020400 	.word	0x40020400
 800431c:	24000720 	.word	0x24000720

08004320 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 8004326:	4b17      	ldr	r3, [pc, #92]	; (8004384 <dmaInit+0x64>)
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800432c:	2300      	movs	r3, #0
 800432e:	607b      	str	r3, [r7, #4]
 8004330:	e00f      	b.n	8004352 <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004332:	4a15      	ldr	r2, [pc, #84]	; (8004388 <dmaInit+0x68>)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	011b      	lsls	r3, r3, #4
 8004338:	4413      	add	r3, r2
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 8004340:	4a10      	ldr	r2, [pc, #64]	; (8004384 <dmaInit+0x64>)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4413      	add	r3, r2
 8004348:	2200      	movs	r2, #0
 800434a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3301      	adds	r3, #1
 8004350:	607b      	str	r3, [r7, #4]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b0f      	cmp	r3, #15
 8004356:	d9ec      	bls.n	8004332 <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004358:	4b0c      	ldr	r3, [pc, #48]	; (800438c <dmaInit+0x6c>)
 800435a:	f04f 32ff 	mov.w	r2, #4294967295
 800435e:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8004360:	4b0a      	ldr	r3, [pc, #40]	; (800438c <dmaInit+0x6c>)
 8004362:	f04f 32ff 	mov.w	r2, #4294967295
 8004366:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004368:	4b09      	ldr	r3, [pc, #36]	; (8004390 <dmaInit+0x70>)
 800436a:	f04f 32ff 	mov.w	r2, #4294967295
 800436e:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004370:	4b07      	ldr	r3, [pc, #28]	; (8004390 <dmaInit+0x70>)
 8004372:	f04f 32ff 	mov.w	r2, #4294967295
 8004376:	60da      	str	r2, [r3, #12]
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	bc80      	pop	{r7}
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	24000720 	.word	0x24000720
 8004388:	08011dec 	.word	0x08011dec
 800438c:	40020000 	.word	0x40020000
 8004390:	40020400 	.word	0x40020400

08004394 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	; 0x28
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2b0f      	cmp	r3, #15
 80043a6:	d804      	bhi.n	80043b2 <dmaStreamAllocI+0x1e>
    startid = id;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	623b      	str	r3, [r7, #32]
    endid   = id;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	61fb      	str	r3, [r7, #28]
 80043b0:	e019      	b.n	80043e6 <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d104      	bne.n	80043c2 <dmaStreamAllocI+0x2e>
    startid = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80043bc:	230f      	movs	r3, #15
 80043be:	61fb      	str	r3, [r7, #28]
 80043c0:	e011      	b.n	80043e6 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2b11      	cmp	r3, #17
 80043c6:	d104      	bne.n	80043d2 <dmaStreamAllocI+0x3e>
    startid = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 80043cc:	2307      	movs	r3, #7
 80043ce:	61fb      	str	r3, [r7, #28]
 80043d0:	e009      	b.n	80043e6 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2b12      	cmp	r3, #18
 80043d6:	d104      	bne.n	80043e2 <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 80043d8:	2307      	movs	r3, #7
 80043da:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80043dc:	230f      	movs	r3, #15
 80043de:	61fb      	str	r3, [r7, #28]
 80043e0:	e001      	b.n	80043e6 <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	e067      	b.n	80044b6 <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 80043e6:	6a3b      	ldr	r3, [r7, #32]
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24
 80043ea:	e05f      	b.n	80044ac <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 80043ec:	2201      	movs	r2, #1
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 80043f6:	4b32      	ldr	r3, [pc, #200]	; (80044c0 <dmaStreamAllocI+0x12c>)
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d151      	bne.n	80044a6 <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	011b      	lsls	r3, r3, #4
 8004406:	4a2f      	ldr	r2, [pc, #188]	; (80044c4 <dmaStreamAllocI+0x130>)
 8004408:	4413      	add	r3, r2
 800440a:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 800440c:	4a2c      	ldr	r2, [pc, #176]	; (80044c0 <dmaStreamAllocI+0x12c>)
 800440e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	4413      	add	r3, r2
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 8004418:	4a29      	ldr	r2, [pc, #164]	; (80044c0 <dmaStreamAllocI+0x12c>)
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	4413      	add	r3, r2
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 8004424:	4b26      	ldr	r3, [pc, #152]	; (80044c0 <dmaStreamAllocI+0x12c>)
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	4313      	orrs	r3, r2
 800442c:	4a24      	ldr	r2, [pc, #144]	; (80044c0 <dmaStreamAllocI+0x12c>)
 800442e:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 8004438:	2101      	movs	r1, #1
 800443a:	2001      	movs	r0, #1
 800443c:	f7ff fc88 	bl	8003d50 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 800444a:	2101      	movs	r1, #1
 800444c:	2002      	movs	r0, #2
 800444e:	f7ff fc7f 	bl	8003d50 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 021f 	bic.w	r2, r2, #31
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1f8      	bne.n	8004462 <dmaStreamAllocI+0xce>
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	7b1b      	ldrb	r3, [r3, #12]
 8004474:	4619      	mov	r1, r3
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	223d      	movs	r2, #61	; 0x3d
 800447c:	408a      	lsls	r2, r1
 800447e:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2221      	movs	r2, #33	; 0x21
 800448e:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d005      	beq.n	80044a2 <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	7b9b      	ldrb	r3, [r3, #14]
 800449a:	68b9      	ldr	r1, [r7, #8]
 800449c:	4618      	mov	r0, r3
 800449e:	f7fe fb35 	bl	8002b0c <nvicEnableVector>
      }

      return dmastp;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	e007      	b.n	80044b6 <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	3301      	adds	r3, #1
 80044aa:	627b      	str	r3, [r7, #36]	; 0x24
 80044ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d99b      	bls.n	80043ec <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3728      	adds	r7, #40	; 0x28
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	24000720 	.word	0x24000720
 80044c4:	08011dec 	.word	0x08011dec

080044c8 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	7b9b      	ldrb	r3, [r3, #14]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7fe fb47 	bl	8002b68 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80044da:	4b10      	ldr	r3, [pc, #64]	; (800451c <dmaStreamFreeI+0x54>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	7b5b      	ldrb	r3, [r3, #13]
 80044e2:	4619      	mov	r1, r3
 80044e4:	2301      	movs	r3, #1
 80044e6:	408b      	lsls	r3, r1
 80044e8:	43db      	mvns	r3, r3
 80044ea:	4013      	ands	r3, r2
 80044ec:	4a0b      	ldr	r2, [pc, #44]	; (800451c <dmaStreamFreeI+0x54>)
 80044ee:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80044f0:	4b0a      	ldr	r3, [pc, #40]	; (800451c <dmaStreamFreeI+0x54>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d102      	bne.n	8004500 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 80044fa:	2001      	movs	r0, #1
 80044fc:	f7ff fc56 	bl	8003dac <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 8004500:	4b06      	ldr	r3, [pc, #24]	; (800451c <dmaStreamFreeI+0x54>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004508:	2b00      	cmp	r3, #0
 800450a:	d102      	bne.n	8004512 <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 800450c:	2002      	movs	r0, #2
 800450e:	f7ff fc4d 	bl	8003dac <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	24000720 	.word	0x24000720

08004520 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	601a      	str	r2, [r3, #0]
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8004540:	bf00      	nop
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr

08004548 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8004548:	b480      	push	{r7}
 800454a:	b08f      	sub	sp, #60	; 0x3c
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f003 0303 	and.w	r3, r3, #3
 800455a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	089b      	lsrs	r3, r3, #2
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	08db      	lsrs	r3, r3, #3
 800456a:	f003 0303 	and.w	r3, r3, #3
 800456e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	f003 0303 	and.w	r3, r3, #3
 8004578:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	09db      	lsrs	r3, r3, #7
 800457e:	f003 030f 	and.w	r3, r3, #15
 8004582:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b00      	cmp	r3, #0
 8004590:	d079      	beq.n	8004686 <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	6a3a      	ldr	r2, [r7, #32]
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 80045a2:	2201      	movs	r2, #1
 80045a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 80045ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	2203      	movs	r2, #3
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 80045b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	220f      	movs	r2, #15
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	43db      	mvns	r3, r3
 80045d0:	401a      	ands	r2, r3
 80045d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d4:	431a      	orrs	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	689a      	ldr	r2, [r3, #8]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	43db      	mvns	r3, r3
 80045e2:	401a      	ands	r2, r3
 80045e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e6:	431a      	orrs	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	68da      	ldr	r2, [r3, #12]
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	43db      	mvns	r3, r3
 80045f4:	401a      	ands	r2, r3
 80045f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f8:	431a      	orrs	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f003 0303 	and.w	r3, r3, #3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d11f      	bne.n	8004648 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	2b07      	cmp	r3, #7
 800460c:	d809      	bhi.n	8004622 <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a1a      	ldr	r2, [r3, #32]
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	43db      	mvns	r3, r3
 8004616:	401a      	ands	r2, r3
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	431a      	orrs	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	621a      	str	r2, [r3, #32]
 8004620:	e008      	b.n	8004634 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	43db      	mvns	r3, r3
 800462a:	401a      	ands	r2, r3
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	431a      	orrs	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	43db      	mvns	r3, r3
 800463c:	401a      	ands	r2, r3
 800463e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004640:	431a      	orrs	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	e01e      	b.n	8004686 <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	43db      	mvns	r3, r3
 8004650:	401a      	ands	r2, r3
 8004652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004654:	431a      	orrs	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 800465a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465c:	2b07      	cmp	r3, #7
 800465e:	d809      	bhi.n	8004674 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6a1a      	ldr	r2, [r3, #32]
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	43db      	mvns	r3, r3
 8004668:	401a      	ands	r2, r3
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	431a      	orrs	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	621a      	str	r2, [r3, #32]
 8004672:	e008      	b.n	8004686 <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	43db      	mvns	r3, r3
 800467c:	401a      	ands	r2, r3
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	431a      	orrs	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	085b      	lsrs	r3, r3, #1
 800468a:	60bb      	str	r3, [r7, #8]
    if (!mask)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00f      	beq.n	80046b2 <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8004692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004694:	005b      	lsls	r3, r3, #1
 8004696:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8004698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 800469e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 80046a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	3301      	adds	r3, #1
 80046ae:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 80046b0:	e76a      	b.n	8004588 <_pal_lld_setgroupmode+0x40>
      return;
 80046b2:	bf00      	nop
  }
}
 80046b4:	373c      	adds	r7, #60	; 0x3c
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr

080046bc <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	2330      	movs	r3, #48	; 0x30
 80046c4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f383 8811 	msr	BASEPRI, r3
}
 80046cc:	bf00      	nop
}
 80046ce:	bf00      	nop
}
 80046d0:	bf00      	nop
}
 80046d2:	bf00      	nop
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr

080046dc <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	2300      	movs	r3, #0
 80046e4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f383 8811 	msr	BASEPRI, r3
}
 80046ec:	bf00      	nop
}
 80046ee:	bf00      	nop
}
 80046f0:	bf00      	nop
}
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc80      	pop	{r7}
 80046fa:	4770      	bx	lr

080046fc <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004700:	f7ff ffdc 	bl	80046bc <chSysLockFromISR>
}
 8004704:	bf00      	nop
 8004706:	bd80      	pop	{r7, pc}

08004708 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800470c:	f7ff ffe6 	bl	80046dc <chSysUnlockFromISR>
}
 8004710:	bf00      	nop
 8004712:	bd80      	pop	{r7, pc}

08004714 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 800471e:	6839      	ldr	r1, [r7, #0]
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f004 f8f5 	bl	8008910 <chThdResumeI>
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 800473e:	4618      	mov	r0, r3
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	bc80      	pop	{r7}
 8004746:	4770      	bx	lr

08004748 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8004758:	4618      	mov	r0, r3
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr

08004762 <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]
  }
#endif
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 021f 	bic.w	r2, r2, #31
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1f7      	bne.n	80047a4 <i2c_lld_stop_rx_dma+0x1c>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	7b1b      	ldrb	r3, [r3, #12]
 80047ba:	4619      	mov	r1, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	223d      	movs	r2, #61	; 0x3d
 80047c4:	408a      	lsls	r2, r1
 80047c6:	601a      	str	r2, [r3, #0]
  }
#endif
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bc80      	pop	{r7}
 80047d0:	4770      	bx	lr

080047d2 <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 80047d2:	b480      	push	{r7}
 80047d4:	b083      	sub	sp, #12
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 021f 	bic.w	r2, r2, #31
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1f7      	bne.n	80047ee <i2c_lld_stop_tx_dma+0x1c>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004802:	7b1b      	ldrb	r3, [r3, #12]
 8004804:	4619      	mov	r1, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	223d      	movs	r2, #61	; 0x3d
 800480e:	408a      	lsls	r2, r1
 8004810:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004812:	bf00      	nop
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	bc80      	pop	{r7}
 800481a:	4770      	bx	lr

0800481c <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004828:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7ff ff7f 	bl	800472e <i2c_lld_get_rxbytes>
 8004830:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	2bff      	cmp	r3, #255	; 0xff
 8004836:	d905      	bls.n	8004844 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8004838:	23ff      	movs	r3, #255	; 0xff
 800483a:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 800483c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004840:	617b      	str	r3, [r7, #20]
 8004842:	e001      	b.n	8004848 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	4b09      	ldr	r3, [pc, #36]	; (8004874 <i2c_lld_setup_rx_transfer+0x58>)
 800484e:	4013      	ands	r3, r2
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6852      	ldr	r2, [r2, #4]
 8004854:	6892      	ldr	r2, [r2, #8]
 8004856:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	041b      	lsls	r3, r3, #16
 800485c:	431a      	orrs	r2, r3
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	605a      	str	r2, [r3, #4]
}
 800486a:	bf00      	nop
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	fe00ffff 	.word	0xfe00ffff

08004878 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004884:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7ff ff5e 	bl	8004748 <i2c_lld_get_txbytes>
 800488c:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	2bff      	cmp	r3, #255	; 0xff
 8004892:	d905      	bls.n	80048a0 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8004894:	23ff      	movs	r3, #255	; 0xff
 8004896:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004898:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800489c:	617b      	str	r3, [r7, #20]
 800489e:	e001      	b.n	80048a4 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	4b08      	ldr	r3, [pc, #32]	; (80048cc <i2c_lld_setup_tx_transfer+0x54>)
 80048aa:	4013      	ands	r3, r2
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6852      	ldr	r2, [r2, #4]
 80048b0:	6892      	ldr	r2, [r2, #8]
 80048b2:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80048b8:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	605a      	str	r2, [r3, #4]
}
 80048c2:	bf00      	nop
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	fe00ffff 	.word	0xfe00ffff

080048d0 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048de:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	f003 0310 	and.w	r3, r3, #16
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d023      	beq.n	8004932 <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7ff ff4c 	bl	8004788 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7ff ff6e 	bl	80047d2 <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f043 0204 	orr.w	r2, r3, #4
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 800491a:	f7ff feef 	bl	80046fc <osalSysLockFromISR>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	331c      	adds	r3, #28
 8004922:	f06f 0101 	mvn.w	r1, #1
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fef4 	bl	8004714 <osalThreadResumeI>
 800492c:	f7ff feec 	bl	8004708 <osalSysUnlockFromISR>

    return;
 8004930:	e04b      	b.n	80049ca <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00b      	beq.n	8004954 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b03      	cmp	r3, #3
 8004942:	d103      	bne.n	800494c <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f7ff ff97 	bl	8004878 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 800494a:	e03e      	b.n	80049ca <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f7ff ff65 	bl	800481c <i2c_lld_setup_rx_transfer>
    return;
 8004952:	e03a      	b.n	80049ca <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495a:	2b00      	cmp	r3, #0
 800495c:	d035      	beq.n	80049ca <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b03      	cmp	r3, #3
 8004964:	d118      	bne.n	8004998 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7ff ff33 	bl	80047d2 <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f7ff fede 	bl	800472e <i2c_lld_get_rxbytes>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d012      	beq.n	800499e <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f7ff ff4f 	bl	800481c <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7ff feef 	bl	8004762 <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2204      	movs	r2, #4
 8004994:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 8004996:	e018      	b.n	80049ca <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7ff fef5 	bl	8004788 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 80049b6:	f7ff fea1 	bl	80046fc <osalSysLockFromISR>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	331c      	adds	r3, #28
 80049be:	2100      	movs	r1, #0
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff fea7 	bl	8004714 <osalThreadResumeI>
 80049c6:	f7ff fe9f 	bl	8004708 <osalSysUnlockFromISR>
  }
}
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff fed4 	bl	8004788 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7ff fef6 	bl	80047d2 <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f043 0201 	orr.w	r2, r3, #1
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d005      	beq.n	8004a12 <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f043 0202 	orr.w	r2, r3, #2
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d005      	beq.n	8004a28 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f043 0208 	orr.w	r2, r3, #8
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d005      	beq.n	8004a3e <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f043 0220 	orr.w	r2, r3, #32
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8004a46:	f7ff fe59 	bl	80046fc <osalSysLockFromISR>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	331c      	adds	r3, #28
 8004a4e:	f06f 0101 	mvn.w	r1, #1
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7ff fe5e 	bl	8004714 <osalThreadResumeI>
 8004a58:	f7ff fe56 	bl	8004708 <osalSysUnlockFromISR>
}
 8004a5c:	bf00      	nop
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	; (8004aa0 <VectorC4+0x3c>)
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004a72:	480c      	ldr	r0, [pc, #48]	; (8004aa4 <VectorC4+0x40>)
 8004a74:	f002 fe82 	bl	800777c <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8004a78:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <VectorC4+0x3c>)
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a82:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8004a84:	6879      	ldr	r1, [r7, #4]
 8004a86:	4806      	ldr	r0, [pc, #24]	; (8004aa0 <VectorC4+0x3c>)
 8004a88:	f7ff ff22 	bl	80048d0 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004a8c:	4805      	ldr	r0, [pc, #20]	; (8004aa4 <VectorC4+0x40>)
 8004a8e:	f002 feaf 	bl	80077f0 <__trace_isr_leave>
 8004a92:	f004 fcb3 	bl	80093fc <__port_irq_epilogue>
}
 8004a96:	bf00      	nop
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	240007a4 	.word	0x240007a4
 8004aa4:	08011fac 	.word	0x08011fac

08004aa8 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004aae:	4b0d      	ldr	r3, [pc, #52]	; (8004ae4 <VectorC8+0x3c>)
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004ab6:	480c      	ldr	r0, [pc, #48]	; (8004ae8 <VectorC8+0x40>)
 8004ab8:	f002 fe60 	bl	800777c <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8004abc:	4b09      	ldr	r3, [pc, #36]	; (8004ae4 <VectorC8+0x3c>)
 8004abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8004ac6:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	4806      	ldr	r0, [pc, #24]	; (8004ae4 <VectorC8+0x3c>)
 8004acc:	f7ff ff80 	bl	80049d0 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004ad0:	4805      	ldr	r0, [pc, #20]	; (8004ae8 <VectorC8+0x40>)
 8004ad2:	f002 fe8d 	bl	80077f0 <__trace_isr_leave>
 8004ad6:	f004 fc91 	bl	80093fc <__port_irq_epilogue>
}
 8004ada:	bf00      	nop
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	240007a4 	.word	0x240007a4
 8004ae8:	08011fb8 	.word	0x08011fb8

08004aec <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004af0:	480c      	ldr	r0, [pc, #48]	; (8004b24 <i2c_lld_init+0x38>)
 8004af2:	f7fd f828 	bl	8001b46 <i2cObjectInit>
  I2CD2.thread  = NULL;
 8004af6:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <i2c_lld_init+0x38>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8004afc:	4b09      	ldr	r3, [pc, #36]	; (8004b24 <i2c_lld_init+0x38>)
 8004afe:	4a0a      	ldr	r2, [pc, #40]	; (8004b28 <i2c_lld_init+0x3c>)
 8004b00:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 8004b02:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <i2c_lld_init+0x38>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8004b08:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <i2c_lld_init+0x38>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004b0e:	2105      	movs	r1, #5
 8004b10:	2021      	movs	r0, #33	; 0x21
 8004b12:	f7fd fffb 	bl	8002b0c <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004b16:	2105      	movs	r1, #5
 8004b18:	2022      	movs	r0, #34	; 0x22
 8004b1a:	f7fd fff7 	bl	8002b0c <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8004b1e:	bf00      	nop
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	240007a4 	.word	0x240007a4
 8004b28:	40005800 	.word	0x40005800

08004b2c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	2330      	movs	r3, #48	; 0x30
 8004b34:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f383 8811 	msr	BASEPRI, r3
}
 8004b3c:	bf00      	nop
}
 8004b3e:	bf00      	nop
}
 8004b40:	bf00      	nop
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bc80      	pop	{r7}
 8004b4a:	4770      	bx	lr

08004b4c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	2300      	movs	r3, #0
 8004b54:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f383 8811 	msr	BASEPRI, r3
}
 8004b5c:	bf00      	nop
}
 8004b5e:	bf00      	nop
}
 8004b60:	bf00      	nop
}
 8004b62:	bf00      	nop
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004b70:	f7ff ffdc 	bl	8004b2c <chSysLockFromISR>
}
 8004b74:	bf00      	nop
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8004b7c:	f7ff ffe6 	bl	8004b4c <chSysUnlockFromISR>
}
 8004b80:	bf00      	nop
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f002 fceb 	bl	8007568 <chSysPolledDelayX>
}
 8004b92:	bf00      	nop
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
	...

08004b9c <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8004ba4:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <__rccResetAHB1+0x3c>)
 8004ba6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004baa:	490b      	ldr	r1, [pc, #44]	; (8004bd8 <__rccResetAHB1+0x3c>)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8004bb4:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <__rccResetAHB1+0x3c>)
 8004bb6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	43db      	mvns	r3, r3
 8004bbe:	4906      	ldr	r1, [pc, #24]	; (8004bd8 <__rccResetAHB1+0x3c>)
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8004bc6:	4b04      	ldr	r3, [pc, #16]	; (8004bd8 <__rccResetAHB1+0x3c>)
 8004bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	58024400 	.word	0x58024400

08004bdc <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	460b      	mov	r3, r1
 8004be6:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8004be8:	4b12      	ldr	r3, [pc, #72]	; (8004c34 <rccEnableAHB1+0x58>)
 8004bea:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8004bee:	4911      	ldr	r1, [pc, #68]	; (8004c34 <rccEnableAHB1+0x58>)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8004bf8:	78fb      	ldrb	r3, [r7, #3]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d008      	beq.n	8004c10 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8004bfe:	4b0d      	ldr	r3, [pc, #52]	; (8004c34 <rccEnableAHB1+0x58>)
 8004c00:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004c04:	490b      	ldr	r1, [pc, #44]	; (8004c34 <rccEnableAHB1+0x58>)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8004c0e:	e008      	b.n	8004c22 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8004c10:	4b08      	ldr	r3, [pc, #32]	; (8004c34 <rccEnableAHB1+0x58>)
 8004c12:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	43db      	mvns	r3, r3
 8004c1a:	4906      	ldr	r1, [pc, #24]	; (8004c34 <rccEnableAHB1+0x58>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8004c22:	4b04      	ldr	r3, [pc, #16]	; (8004c34 <rccEnableAHB1+0x58>)
 8004c24:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bc80      	pop	{r7}
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	58024400 	.word	0x58024400

08004c38 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7ff ffab 	bl	8004b9c <__rccResetAHB1>
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <otg_core_reset>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void otg_core_reset(USBDriver *usbp) {
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b084      	sub	sp, #16
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c5c:	60fb      	str	r3, [r7, #12]

  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8004c5e:	bf00      	nop
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	dafb      	bge.n	8004c60 <otg_core_reset+0x12>
    ;

  /* Core reset and delay of at least 3 PHY cycles.*/
  otgp->GRSTCTL = GRSTCTL_CSRST;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	611a      	str	r2, [r3, #16]
  osalSysPolledDelayX(12);
 8004c6e:	200c      	movs	r0, #12
 8004c70:	f7ff ff88 	bl	8004b84 <osalSysPolledDelayX>
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 8004c74:	bf00      	nop
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1f9      	bne.n	8004c76 <otg_core_reset+0x28>
    ;

  osalSysPolledDelayX(18);
 8004c82:	2012      	movs	r0, #18
 8004c84:	f7ff ff7e 	bl	8004b84 <osalSysPolledDelayX>

  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8004c88:	bf00      	nop
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	dafb      	bge.n	8004c8a <otg_core_reset+0x3c>
    ;
}
 8004c92:	bf00      	nop
 8004c94:	bf00      	nop
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <otg_disable_ep>:

static void otg_disable_ep(USBDriver *usbp) {
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004caa:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004cac:	2300      	movs	r3, #0
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	e040      	b.n	8004d34 <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	3348      	adds	r3, #72	; 0x48
 8004cb8:	015b      	lsls	r3, r3, #5
 8004cba:	4413      	add	r3, r2
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	da0d      	bge.n	8004cde <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	3348      	adds	r3, #72	; 0x48
 8004cc8:	015b      	lsls	r3, r3, #5
 8004cca:	4413      	add	r3, r2
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004cd2:	68b9      	ldr	r1, [r7, #8]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3348      	adds	r3, #72	; 0x48
 8004cd8:	015b      	lsls	r3, r3, #5
 8004cda:	440b      	add	r3, r1
 8004cdc:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	3358      	adds	r3, #88	; 0x58
 8004ce4:	015b      	lsls	r3, r3, #5
 8004ce6:	4413      	add	r3, r2
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	da0d      	bge.n	8004d0a <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	3358      	adds	r3, #88	; 0x58
 8004cf4:	015b      	lsls	r3, r3, #5
 8004cf6:	4413      	add	r3, r2
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004cfe:	68b9      	ldr	r1, [r7, #8]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	3358      	adds	r3, #88	; 0x58
 8004d04:	015b      	lsls	r3, r3, #5
 8004d06:	440b      	add	r3, r1
 8004d08:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	015b      	lsls	r3, r3, #5
 8004d10:	4413      	add	r3, r2
 8004d12:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004d16:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1a:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	015b      	lsls	r3, r3, #5
 8004d22:	4413      	add	r3, r2
 8004d24:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004d28:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2c:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	3301      	adds	r3, #1
 8004d32:	60fb      	str	r3, [r7, #12]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d9b7      	bls.n	8004cb2 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004d48:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 8004d4c:	bf00      	nop
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bc80      	pop	{r7}
 8004d54:	4770      	bx	lr

08004d56 <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8004d56:	b480      	push	{r7}
 8004d58:	b085      	sub	sp, #20
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d64:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004d66:	2300      	movs	r3, #0
 8004d68:	60fb      	str	r3, [r7, #12]
 8004d6a:	e02b      	b.n	8004dc4 <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	3302      	adds	r3, #2
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	4413      	add	r3, r2
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00b      	beq.n	8004d96 <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	3310      	adds	r3, #16
 8004d88:	2101      	movs	r1, #1
 8004d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	3302      	adds	r3, #2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	4413      	add	r3, r2
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00a      	beq.n	8004dbe <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004dae:	2101      	movs	r1, #1
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	fa01 f303 	lsl.w	r3, r1, r3
 8004db6:	431a      	orrs	r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d9cc      	bls.n	8004d6c <otg_enable_ep+0x16>
    }
  }
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bc80      	pop	{r7}
 8004ddc:	4770      	bx	lr

08004dde <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dec:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2210      	movs	r2, #16
 8004df2:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8004df4:	bf00      	nop
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	f003 0310 	and.w	r3, r3, #16
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f9      	bne.n	8004df6 <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004e02:	2012      	movs	r0, #18
 8004e04:	f7ff febe 	bl	8004b84 <osalSysPolledDelayX>
}
 8004e08:	bf00      	nop
 8004e0a:	3710      	adds	r7, #16
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e20:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	019b      	lsls	r3, r3, #6
 8004e26:	f043 0220 	orr.w	r2, r3, #32
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8004e2e:	bf00      	nop
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1f9      	bne.n	8004e30 <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004e3c:	2012      	movs	r0, #18
 8004e3e:	f7ff fea1 	bl	8004b84 <osalSysPolledDelayX>
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr

08004e6a <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8004e6a:	b480      	push	{r7}
 8004e6c:	b085      	sub	sp, #20
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
 8004e72:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e7a:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	441a      	add	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr

08004e98 <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d906      	bls.n	8004ec0 <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	3b04      	subs	r3, #4
 8004eb6:	607b      	str	r3, [r7, #4]
    buf += 4;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 8004ebe:	e7f1      	b.n	8004ea4 <otg_fifo_write_from_buffer+0xc>
      break;
 8004ec0:	bf00      	nop
  }
}
 8004ec2:	bf00      	nop
 8004ec4:	3714      	adds	r7, #20
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bc80      	pop	{r7}
 8004eca:	4770      	bx	lr

08004ecc <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
 8004ed8:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8004eda:	2300      	movs	r3, #0
 8004edc:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8004ee2:	e017      	b.n	8004f14 <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d102      	bne.n	8004ef4 <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d208      	bcs.n	8004f0e <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	60ba      	str	r2, [r7, #8]
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	0a1b      	lsrs	r3, r3, #8
 8004f0c:	617b      	str	r3, [r7, #20]
    }
    i++;
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	3301      	adds	r3, #1
 8004f12:	613b      	str	r3, [r7, #16]
  while (i < n) {
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d3e3      	bcc.n	8004ee4 <otg_fifo_read_to_buffer+0x18>
  }
}
 8004f1c:	bf00      	nop
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr

08004f28 <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	091b      	lsrs	r3, r3, #4
 8004f3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f42:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8004f52:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004f56:	d01b      	beq.n	8004f90 <otg_rxfifo_handler+0x68>
 8004f58:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004f5c:	f200 809a 	bhi.w	8005094 <otg_rxfifo_handler+0x16c>
 8004f60:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f64:	f000 8098 	beq.w	8005098 <otg_rxfifo_handler+0x170>
 8004f68:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f6c:	f200 8092 	bhi.w	8005094 <otg_rxfifo_handler+0x16c>
 8004f70:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004f74:	f000 8092 	beq.w	800509c <otg_rxfifo_handler+0x174>
 8004f78:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004f7c:	f200 808a 	bhi.w	8005094 <otg_rxfifo_handler+0x16c>
 8004f80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f84:	f000 808c 	beq.w	80050a0 <otg_rxfifo_handler+0x178>
 8004f88:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004f8c:	d011      	beq.n	8004fb2 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 8004f8e:	e081      	b.n	8005094 <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f96:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	3302      	adds	r3, #2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	6a19      	ldr	r1, [r3, #32]
 8004fa8:	2308      	movs	r3, #8
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	f7ff ff8e 	bl	8004ecc <otg_fifo_read_to_buffer>
    break;
 8004fb0:	e077      	b.n	80050a2 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	3302      	adds	r3, #2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4413      	add	r3, r2
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	6879      	ldr	r1, [r7, #4]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	3302      	adds	r3, #2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fdc:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3302      	adds	r3, #2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004fee:	6899      	ldr	r1, [r3, #8]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	f7ff ff6a 	bl	8004ecc <otg_fifo_read_to_buffer>
    if (n < max) {
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d224      	bcs.n	800504a <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3302      	adds	r3, #2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	6899      	ldr	r1, [r3, #8]
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	3302      	adds	r3, #2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	440a      	add	r2, r1
 8005022:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	3302      	adds	r3, #2
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	6859      	ldr	r1, [r3, #4]
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	3302      	adds	r3, #2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	440a      	add	r2, r1
 8005046:	605a      	str	r2, [r3, #4]
    break;
 8005048:	e02b      	b.n	80050a2 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3302      	adds	r3, #2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	4413      	add	r3, r2
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	6899      	ldr	r1, [r3, #8]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	3302      	adds	r3, #2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	440a      	add	r2, r1
 800506c:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	3302      	adds	r3, #2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4413      	add	r3, r2
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	6859      	ldr	r1, [r3, #4]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	3302      	adds	r3, #2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	4413      	add	r3, r2
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	440a      	add	r2, r1
 8005090:	605a      	str	r2, [r3, #4]
    break;
 8005092:	e006      	b.n	80050a2 <otg_rxfifo_handler+0x17a>
    break;
 8005094:	bf00      	nop
 8005096:	e004      	b.n	80050a2 <otg_rxfifo_handler+0x17a>
    break;
 8005098:	bf00      	nop
 800509a:	e002      	b.n	80050a2 <otg_rxfifo_handler+0x17a>
    break;
 800509c:	bf00      	nop
 800509e:	e000      	b.n	80050a2 <otg_rxfifo_handler+0x17a>
    break;
 80050a0:	bf00      	nop
  }
}
 80050a2:	bf00      	nop
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b084      	sub	sp, #16
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	460b      	mov	r3, r1
 80050b4:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 80050b6:	78fb      	ldrb	r3, [r7, #3]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	3302      	adds	r3, #2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	78fb      	ldrb	r3, [r7, #3]
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	3302      	adds	r3, #2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	440b      	add	r3, r1
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d311      	bcc.n	80050fe <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e0:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80050e4:	78fb      	ldrb	r3, [r7, #3]
 80050e6:	2201      	movs	r2, #1
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	43da      	mvns	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f4:	400a      	ands	r2, r1
 80050f6:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e06c      	b.n	80051d8 <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 80050fe:	78fb      	ldrb	r3, [r7, #3]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	3302      	adds	r3, #2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	78fb      	ldrb	r3, [r7, #3]
 8005110:	6879      	ldr	r1, [r7, #4]
 8005112:	3302      	adds	r3, #2
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	440b      	add	r3, r1
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 8005122:	78fb      	ldrb	r3, [r7, #3]
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	3302      	adds	r3, #2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	8a1b      	ldrh	r3, [r3, #16]
 8005130:	461a      	mov	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4293      	cmp	r3, r2
 8005136:	d907      	bls.n	8005148 <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 8005138:	78fb      	ldrb	r3, [r7, #3]
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	3302      	adds	r3, #2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	8a1b      	ldrh	r3, [r3, #16]
 8005146:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800514e:	78fb      	ldrb	r3, [r7, #3]
 8005150:	015b      	lsls	r3, r3, #5
 8005152:	4413      	add	r3, r2
 8005154:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	b29b      	uxth	r3, r3
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	429a      	cmp	r2, r3
 8005162:	d901      	bls.n	8005168 <otg_txfifo_handler+0xbe>
      return false;
 8005164:	2300      	movs	r3, #0
 8005166:	e037      	b.n	80051d8 <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	3301      	adds	r3, #1
 8005172:	031b      	lsls	r3, r3, #12
 8005174:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8005176:	78fb      	ldrb	r3, [r7, #3]
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	3302      	adds	r3, #2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	4619      	mov	r1, r3
 800518a:	f7ff fe85 	bl	8004e98 <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 800518e:	78fb      	ldrb	r3, [r7, #3]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	3302      	adds	r3, #2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4413      	add	r3, r2
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	6899      	ldr	r1, [r3, #8]
 800519e:	78fb      	ldrb	r3, [r7, #3]
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	3302      	adds	r3, #2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	440a      	add	r2, r1
 80051b0:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 80051b2:	78fb      	ldrb	r3, [r7, #3]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	3302      	adds	r3, #2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	4413      	add	r3, r2
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	6859      	ldr	r1, [r3, #4]
 80051c2:	78fb      	ldrb	r3, [r7, #3]
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	3302      	adds	r3, #2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	440a      	add	r2, r1
 80051d4:	605a      	str	r2, [r3, #4]
  while (true) {
 80051d6:	e76e      	b.n	80050b6 <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	460b      	mov	r3, r1
 80051ea:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f2:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80051f4:	78fb      	ldrb	r3, [r7, #3]
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	015b      	lsls	r3, r3, #5
 80051fa:	4413      	add	r3, r2
 80051fc:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	015b      	lsls	r3, r3, #5
 800520a:	4413      	add	r3, r2
 800520c:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d04b      	beq.n	80052b6 <otg_epin_handler+0xd6>
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d044      	beq.n	80052b6 <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800522c:	78fb      	ldrb	r3, [r7, #3]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	3302      	adds	r3, #2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	429a      	cmp	r2, r3
 8005246:	d213      	bcs.n	8005270 <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	1ad2      	subs	r2, r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 800525c:	f7ff fc86 	bl	8004b6c <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 8005260:	78fb      	ldrb	r3, [r7, #3]
 8005262:	4619      	mov	r1, r3
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 fe63 	bl	8005f30 <usb_lld_start_in>
      osalSysUnlockFromISR();
 800526a:	f7ff fc85 	bl	8004b78 <osalSysUnlockFromISR>
 800526e:	e022      	b.n	80052b6 <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	891b      	ldrh	r3, [r3, #8]
 8005274:	b21a      	sxth	r2, r3
 8005276:	78fb      	ldrb	r3, [r7, #3]
 8005278:	2101      	movs	r1, #1
 800527a:	fa01 f303 	lsl.w	r3, r1, r3
 800527e:	b21b      	sxth	r3, r3
 8005280:	43db      	mvns	r3, r3
 8005282:	b21b      	sxth	r3, r3
 8005284:	4013      	ands	r3, r2
 8005286:	b21b      	sxth	r3, r3
 8005288:	b29a      	uxth	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	811a      	strh	r2, [r3, #8]
 800528e:	78fb      	ldrb	r3, [r7, #3]
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	3302      	adds	r3, #2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00a      	beq.n	80052b6 <otg_epin_handler+0xd6>
 80052a0:	78fb      	ldrb	r3, [r7, #3]
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	3302      	adds	r3, #2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	78fa      	ldrb	r2, [r7, #3]
 80052b0:	4611      	mov	r1, r2
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00e      	beq.n	80052de <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 80052c6:	78fb      	ldrb	r3, [r7, #3]
 80052c8:	2101      	movs	r1, #1
 80052ca:	fa01 f303 	lsl.w	r3, r1, r3
 80052ce:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d004      	beq.n	80052de <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 80052d4:	78fb      	ldrb	r3, [r7, #3]
 80052d6:	4619      	mov	r1, r3
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f7ff fee6 	bl	80050aa <otg_txfifo_handler>
  }
}
 80052de:	bf00      	nop
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b086      	sub	sp, #24
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	460b      	mov	r3, r1
 80052f0:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f8:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80052fa:	78fb      	ldrb	r3, [r7, #3]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	015b      	lsls	r3, r3, #5
 8005300:	4413      	add	r3, r2
 8005302:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 800530a:	78fb      	ldrb	r3, [r7, #3]
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	015b      	lsls	r3, r3, #5
 8005310:	4413      	add	r3, r2
 8005312:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f003 0308 	and.w	r3, r3, #8
 8005320:	2b00      	cmp	r3, #0
 8005322:	d011      	beq.n	8005348 <otg_epout_handler+0x62>
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 800532a:	f003 0308 	and.w	r3, r3, #8
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00a      	beq.n	8005348 <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 8005332:	78fb      	ldrb	r3, [r7, #3]
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	3302      	adds	r3, #2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	4413      	add	r3, r2
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	78fa      	ldrb	r2, [r7, #3]
 8005342:	4611      	mov	r1, r2
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d05e      	beq.n	8005410 <otg_epout_handler+0x12a>
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	d057      	beq.n	8005410 <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 8005360:	78fb      	ldrb	r3, [r7, #3]
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	3302      	adds	r3, #2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 8005370:	78fb      	ldrb	r3, [r7, #3]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d129      	bne.n	80053ca <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	78fb      	ldrb	r3, [r7, #3]
 800537c:	6879      	ldr	r1, [r7, #4]
 800537e:	3302      	adds	r3, #2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	440b      	add	r3, r1
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	8a5b      	ldrh	r3, [r3, #18]
 8005388:	fbb2 f1f3 	udiv	r1, r2, r3
 800538c:	fb01 f303 	mul.w	r3, r1, r3
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d119      	bne.n	80053ca <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800539e:	429a      	cmp	r2, r3
 80053a0:	d213      	bcs.n	80053ca <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	1ad2      	subs	r2, r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 80053b6:	f7ff fbd9 	bl	8004b6c <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 80053ba:	78fb      	ldrb	r3, [r7, #3]
 80053bc:	4619      	mov	r1, r3
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fd17 	bl	8005df2 <usb_lld_start_out>
        osalSysUnlockFromISR();
 80053c4:	f7ff fbd8 	bl	8004b78 <osalSysUnlockFromISR>
        return;
 80053c8:	e022      	b.n	8005410 <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	895b      	ldrh	r3, [r3, #10]
 80053ce:	b21a      	sxth	r2, r3
 80053d0:	78fb      	ldrb	r3, [r7, #3]
 80053d2:	2101      	movs	r1, #1
 80053d4:	fa01 f303 	lsl.w	r3, r1, r3
 80053d8:	b21b      	sxth	r3, r3
 80053da:	43db      	mvns	r3, r3
 80053dc:	b21b      	sxth	r3, r3
 80053de:	4013      	ands	r3, r2
 80053e0:	b21b      	sxth	r3, r3
 80053e2:	b29a      	uxth	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	815a      	strh	r2, [r3, #10]
 80053e8:	78fb      	ldrb	r3, [r7, #3]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	3302      	adds	r3, #2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <otg_epout_handler+0x12a>
 80053fa:	78fb      	ldrb	r3, [r7, #3]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	3302      	adds	r3, #2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	78fa      	ldrb	r2, [r7, #3]
 800540a:	4611      	mov	r1, r2
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	4798      	blx	r3
  }
}
 8005410:	3718      	adds	r7, #24
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 8005416:	b580      	push	{r7, lr}
 8005418:	b084      	sub	sp, #16
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005424:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005426:	2300      	movs	r3, #0
 8005428:	73fb      	strb	r3, [r7, #15]
 800542a:	e054      	b.n	80054d6 <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	3348      	adds	r3, #72	; 0x48
 8005432:	015b      	lsls	r3, r3, #5
 8005434:	4413      	add	r3, r2
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800543c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005440:	d146      	bne.n	80054d0 <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	3348      	adds	r3, #72	; 0x48
 8005448:	015b      	lsls	r3, r3, #5
 800544a:	4413      	add	r3, r2
 800544c:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 800544e:	2b00      	cmp	r3, #0
 8005450:	da3e      	bge.n	80054d0 <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8005452:	7bfb      	ldrb	r3, [r7, #15]
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	3348      	adds	r3, #72	; 0x48
 8005458:	015b      	lsls	r3, r3, #5
 800545a:	4413      	add	r3, r2
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	7bfb      	ldrb	r3, [r7, #15]
 8005460:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	3348      	adds	r3, #72	; 0x48
 8005468:	015b      	lsls	r3, r3, #5
 800546a:	440b      	add	r3, r1
 800546c:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800546e:	bf00      	nop
 8005470:	7bfb      	ldrb	r3, [r7, #15]
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	3348      	adds	r3, #72	; 0x48
 8005476:	015b      	lsls	r3, r3, #5
 8005478:	4413      	add	r3, r2
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	dbf7      	blt.n	8005470 <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 8005480:	7bfb      	ldrb	r3, [r7, #15]
 8005482:	4619      	mov	r1, r3
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f7ff fcc3 	bl	8004e10 <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	891b      	ldrh	r3, [r3, #8]
 800548e:	b21a      	sxth	r2, r3
 8005490:	7bfb      	ldrb	r3, [r7, #15]
 8005492:	2101      	movs	r1, #1
 8005494:	fa01 f303 	lsl.w	r3, r1, r3
 8005498:	b21b      	sxth	r3, r3
 800549a:	43db      	mvns	r3, r3
 800549c:	b21b      	sxth	r3, r3
 800549e:	4013      	ands	r3, r2
 80054a0:	b21b      	sxth	r3, r3
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	811a      	strh	r2, [r3, #8]
 80054a8:	7bfb      	ldrb	r3, [r7, #15]
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	3302      	adds	r3, #2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00a      	beq.n	80054d0 <otg_isoc_in_failed_handler+0xba>
 80054ba:	7bfb      	ldrb	r3, [r7, #15]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	3302      	adds	r3, #2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	7bfa      	ldrb	r2, [r7, #15]
 80054ca:	4611      	mov	r1, r2
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
 80054d2:	3301      	adds	r3, #1
 80054d4:	73fb      	strb	r3, [r7, #15]
 80054d6:	7bfa      	ldrb	r2, [r7, #15]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d9a3      	bls.n	800542c <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054fc:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80054fe:	2300      	movs	r3, #0
 8005500:	73fb      	strb	r3, [r7, #15]
 8005502:	e038      	b.n	8005576 <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8005504:	7bfb      	ldrb	r3, [r7, #15]
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	3358      	adds	r3, #88	; 0x58
 800550a:	015b      	lsls	r3, r3, #5
 800550c:	4413      	add	r3, r2
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005514:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005518:	d12a      	bne.n	8005570 <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 800551a:	7bfb      	ldrb	r3, [r7, #15]
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	3358      	adds	r3, #88	; 0x58
 8005520:	015b      	lsls	r3, r3, #5
 8005522:	4413      	add	r3, r2
 8005524:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8005526:	2b00      	cmp	r3, #0
 8005528:	da22      	bge.n	8005570 <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	895b      	ldrh	r3, [r3, #10]
 800552e:	b21a      	sxth	r2, r3
 8005530:	7bfb      	ldrb	r3, [r7, #15]
 8005532:	2101      	movs	r1, #1
 8005534:	fa01 f303 	lsl.w	r3, r1, r3
 8005538:	b21b      	sxth	r3, r3
 800553a:	43db      	mvns	r3, r3
 800553c:	b21b      	sxth	r3, r3
 800553e:	4013      	ands	r3, r2
 8005540:	b21b      	sxth	r3, r3
 8005542:	b29a      	uxth	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	815a      	strh	r2, [r3, #10]
 8005548:	7bfb      	ldrb	r3, [r7, #15]
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	3302      	adds	r3, #2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	4413      	add	r3, r2
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <otg_isoc_out_failed_handler+0x82>
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	3302      	adds	r3, #2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	7bfa      	ldrb	r2, [r7, #15]
 800556a:	4611      	mov	r1, r2
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005570:	7bfb      	ldrb	r3, [r7, #15]
 8005572:	3301      	adds	r3, #1
 8005574:	73fb      	strb	r3, [r7, #15]
 8005576:	7bfa      	ldrb	r2, [r7, #15]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	429a      	cmp	r2, r3
 8005582:	d9bf      	bls.n	8005504 <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 8005584:	bf00      	nop
 8005586:	bf00      	nop
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
	...

08005590 <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800559e:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 80055a0:	2340      	movs	r3, #64	; 0x40
 80055a2:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4013      	ands	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d003      	beq.n	80055cc <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f7fd f838 	bl	800263a <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 80055ca:	e147      	b.n	800585c <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	da1c      	bge.n	800560c <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80055d8:	f003 0303 	and.w	r3, r3, #3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d007      	beq.n	80055f0 <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80055e6:	f023 0203 	bic.w	r2, r3, #3
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fbb0 	bl	8004d56 <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80055fc:	f023 0201 	bic.w	r2, r3, #1
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7fd f87b 	bl	8002702 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005612:	2b00      	cmp	r3, #0
 8005614:	d005      	beq.n	8005622 <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7ff fb40 	bl	8004c9c <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f7fd f84b 	bl	80026b8 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d017      	beq.n	800565c <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005632:	f003 0306 	and.w	r3, r3, #6
 8005636:	2b00      	cmp	r3, #0
 8005638:	d108      	bne.n	800564c <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005642:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	60da      	str	r2, [r3, #12]
 800564a:	e007      	b.n	800565c <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005654:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f003 0308 	and.w	r3, r3, #8
 8005662:	2b00      	cmp	r3, #0
 8005664:	d026      	beq.n	80056b4 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d105      	bne.n	800567c <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	f023 0208 	bic.w	r2, r3, #8
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	2b05      	cmp	r3, #5
 8005682:	d10a      	bne.n	800569a <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800568a:	f023 0203 	bic.w	r2, r3, #3
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7fd f834 	bl	8002702 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7ff fb5b 	bl	8004d56 <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d004      	beq.n	80056b4 <usb_lld_serve_interrupt+0x124>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d002      	beq.n	80056c4 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7ff fea9 	bl	8005416 <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7ff ff0d 	bl	80054ee <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 80056da:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d050      	beq.n	8005788 <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 80056f0:	2100      	movs	r1, #0
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7ff fdf7 	bl	80052e6 <otg_epout_handler>
    if (src & (1 << 17))
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d003      	beq.n	800570a <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 8005702:	2101      	movs	r1, #1
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff fdee 	bl	80052e6 <otg_epout_handler>
    if (src & (1 << 18))
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 8005714:	2102      	movs	r1, #2
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff fde5 	bl	80052e6 <otg_epout_handler>
    if (src & (1 << 19))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 8005726:	2103      	movs	r1, #3
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7ff fddc 	bl	80052e6 <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 8005738:	2104      	movs	r1, #4
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7ff fdd3 	bl	80052e6 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 800574a:	2105      	movs	r1, #5
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff fdca 	bl	80052e6 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 800575c:	2106      	movs	r1, #6
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7ff fdc1 	bl	80052e6 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 800576e:	2107      	movs	r1, #7
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f7ff fdb8 	bl	80052e6 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d003      	beq.n	8005788 <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8005780:	2108      	movs	r1, #8
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7ff fdaf 	bl	80052e6 <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d050      	beq.n	8005834 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 800579c:	2100      	movs	r1, #0
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7ff fd1e 	bl	80051e0 <otg_epin_handler>
    if (src & (1 << 1))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 80057ae:	2101      	movs	r1, #1
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7ff fd15 	bl	80051e0 <otg_epin_handler>
    if (src & (1 << 2))
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d003      	beq.n	80057c8 <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 80057c0:	2102      	movs	r1, #2
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff fd0c 	bl	80051e0 <otg_epin_handler>
    if (src & (1 << 3))
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f003 0308 	and.w	r3, r3, #8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 80057d2:	2103      	movs	r1, #3
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7ff fd03 	bl	80051e0 <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	f003 0310 	and.w	r3, r3, #16
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d003      	beq.n	80057ec <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 80057e4:	2104      	movs	r1, #4
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff fcfa 	bl	80051e0 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	f003 0320 	and.w	r3, r3, #32
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 80057f6:	2105      	movs	r1, #5
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7ff fcf1 	bl	80051e0 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 8005808:	2106      	movs	r1, #6
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff fce8 	bl	80051e0 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 800581a:	2107      	movs	r1, #7
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff fcdf 	bl	80051e0 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005828:	2b00      	cmp	r3, #0
 800582a:	d003      	beq.n	8005834 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 800582c:	2108      	movs	r1, #8
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7ff fcd6 	bl	80051e0 <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f003 0310 	and.w	r3, r3, #16
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7ff fb72 	bl	8004f28 <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8005844:	68fa      	ldr	r2, [r7, #12]
 8005846:	4b07      	ldr	r3, [pc, #28]	; (8005864 <usb_lld_serve_interrupt+0x2d4>)
 8005848:	4013      	ands	r3, r2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d006      	beq.n	800585c <usb_lld_serve_interrupt+0x2cc>
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	3b01      	subs	r3, #1
 8005852:	617b      	str	r3, [r7, #20]
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d000      	beq.n	800585c <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 800585a:	e6a3      	b.n	80055a4 <usb_lld_serve_interrupt+0x14>
}
 800585c:	3718      	adds	r7, #24
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	04000030 	.word	0x04000030

08005868 <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 800586c:	4806      	ldr	r0, [pc, #24]	; (8005888 <Vector1D4+0x20>)
 800586e:	f001 ff85 	bl	800777c <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8005872:	4806      	ldr	r0, [pc, #24]	; (800588c <Vector1D4+0x24>)
 8005874:	f7ff fe8c 	bl	8005590 <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005878:	4803      	ldr	r0, [pc, #12]	; (8005888 <Vector1D4+0x20>)
 800587a:	f001 ffb9 	bl	80077f0 <__trace_isr_leave>
 800587e:	f003 fdbd 	bl	80093fc <__port_irq_epilogue>
}
 8005882:	bf00      	nop
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	08011ff4 	.word	0x08011ff4
 800588c:	240007e0 	.word	0x240007e0

08005890 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8005890:	b580      	push	{r7, lr}
 8005892:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8005894:	4806      	ldr	r0, [pc, #24]	; (80058b0 <usb_lld_init+0x20>)
 8005896:	f7fc fdcd 	bl	8002434 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800589a:	4b05      	ldr	r3, [pc, #20]	; (80058b0 <usb_lld_init+0x20>)
 800589c:	4a05      	ldr	r2, [pc, #20]	; (80058b4 <usb_lld_init+0x24>)
 800589e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 80058a2:	4b03      	ldr	r3, [pc, #12]	; (80058b0 <usb_lld_init+0x20>)
 80058a4:	4a04      	ldr	r2, [pc, #16]	; (80058b8 <usb_lld_init+0x28>)
 80058a6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 80058aa:	bf00      	nop
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	240007e0 	.word	0x240007e0
 80058b4:	40080000 	.word	0x40080000
 80058b8:	08011fe8 	.word	0x08011fe8

080058bc <usb_lld_start>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ca:	60fb      	str	r3, [r7, #12]

  if (usbp->state == USB_STOP) {
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d14d      	bne.n	8005970 <usb_lld_start+0xb4>
    /* Clock activation.*/

#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a28      	ldr	r2, [pc, #160]	; (8005978 <usb_lld_start+0xbc>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d113      	bne.n	8005904 <usb_lld_start+0x48>
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(true);
 80058dc:	2101      	movs	r1, #1
 80058de:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80058e2:	f7ff f97b 	bl	8004bdc <rccEnableAHB1>
      rccResetOTG_FS();
 80058e6:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80058ea:	f7ff f9a5 	bl	8004c38 <rccResetAHB1>

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 80058ee:	210e      	movs	r1, #14
 80058f0:	2065      	movs	r0, #101	; 0x65
 80058f2:	f7fd f90b 	bl	8002b0c <nvicEnableVector>

      /* - Forced device mode.
         - USB turn-around time = TRDT_VALUE_FS.
         - Full Speed 1.1 PHY.*/
      otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE_FS) |
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	4a20      	ldr	r2, [pc, #128]	; (800597c <usb_lld_start+0xc0>)
 80058fa:	60da      	str	r2, [r3, #12]
                      GUSBCFG_PHYSEL;

      /* 48MHz 1.1 PHY.*/
      otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	4a20      	ldr	r2, [pc, #128]	; (8005980 <usb_lld_start+0xc4>)
 8005900:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
#endif
    }
#endif

    /* PHY enabled.*/
    otgp->PCGCCTL = 0;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00

    /* VBUS sensing and transceiver enabled.*/
    otgp->GOTGCTL = GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	22c0      	movs	r2, #192	; 0xc0
 8005910:	601a      	str	r2, [r3, #0]
    if (&USBD2 == usbp) {
      otgp->GCCFG = 0;
    }
#endif
#else
    otgp->GCCFG = GCCFG_INIT_VALUE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f44f 1204 	mov.w	r2, #2162688	; 0x210000
 8005918:	639a      	str	r2, [r3, #56]	; 0x38
#endif

    /* Soft core reset.*/
    otg_core_reset(usbp);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7ff f997 	bl	8004c4e <otg_core_reset>

    /* Interrupts on TXFIFOs half empty.*/
    otgp->GAHBCFG = 0;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	609a      	str	r2, [r3, #8]

    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7ff f9b8 	bl	8004c9c <otg_disable_ep>

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
    otgp->DOEPMSK  = 0;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d103      	bne.n	8005956 <usb_lld_start+0x9a>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	4a0c      	ldr	r2, [pc, #48]	; (8005984 <usb_lld_start+0xc8>)
 8005952:	619a      	str	r2, [r3, #24]
 8005954:	e002      	b.n	800595c <usb_lld_start+0xa0>
                       GINTMSK_ESUSPM | GINTMSK_SRQM | GINTMSK_WKUM |
                       GINTMSK_IISOIXFRM | GINTMSK_IISOOXFRM;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	4a0b      	ldr	r2, [pc, #44]	; (8005988 <usb_lld_start+0xcc>)
 800595a:	619a      	str	r2, [r3, #24]
                       GINTMSK_ESUSPM | GINTMSK_SRQM | GINTMSK_WKUM |
                       GINTMSK_IISOIXFRM | GINTMSK_IISOOXFRM |
                       GINTMSK_SOFM;

    /* Clears all pending IRQs, if any. */
    otgp->GINTSTS  = 0xFFFFFFFF;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f04f 32ff 	mov.w	r2, #4294967295
 8005962:	615a      	str	r2, [r3, #20]

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f043 0201 	orr.w	r2, r3, #1
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	609a      	str	r2, [r3, #8]
  }
}
 8005970:	bf00      	nop
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	240007e0 	.word	0x240007e0
 800597c:	40001440 	.word	0x40001440
 8005980:	02200003 	.word	0x02200003
 8005984:	c0303c00 	.word	0xc0303c00
 8005988:	c0303c08 	.word	0xc0303c08

0800598c <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800598c:	b590      	push	{r4, r7, lr}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800599a:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 800599c:	2100      	movs	r1, #0
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7ff fa36 	bl	8004e10 <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80059b2:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80059b6:	2300      	movs	r3, #0
 80059b8:	60fb      	str	r3, [r7, #12]
 80059ba:	e024      	b.n	8005a06 <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	3348      	adds	r3, #72	; 0x48
 80059c2:	015b      	lsls	r3, r3, #5
 80059c4:	4413      	add	r3, r2
 80059c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059ca:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	3358      	adds	r3, #88	; 0x58
 80059d2:	015b      	lsls	r3, r3, #5
 80059d4:	4413      	add	r3, r2
 80059d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059da:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	015b      	lsls	r3, r3, #5
 80059e2:	4413      	add	r3, r2
 80059e4:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80059e8:	f04f 32ff 	mov.w	r2, #4294967295
 80059ec:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	015b      	lsls	r3, r3, #5
 80059f4:	4413      	add	r3, r2
 80059f6:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80059fa:	f04f 32ff 	mov.w	r2, #4294967295
 80059fe:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	3301      	adds	r3, #1
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d9d3      	bls.n	80059bc <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff fa18 	bl	8004e4a <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7ff f9d9 	bl	8004dde <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005a32:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	699a      	ldr	r2, [r3, #24]
 8005a40:	4b1d      	ldr	r3, [pc, #116]	; (8005ab8 <usb_lld_reset+0x12c>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	68ba      	ldr	r2, [r7, #8]
 8005a46:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	2209      	movs	r2, #9
 8005a4c:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	2209      	movs	r2, #9
 8005a54:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a18      	ldr	r2, [pc, #96]	; (8005abc <usb_lld_reset+0x130>)
 8005a5c:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8005a64:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8005a68:	2340      	movs	r3, #64	; 0x40
 8005a6a:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8005a6c:	4b14      	ldr	r3, [pc, #80]	; (8005ac0 <usb_lld_reset+0x134>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8005a7e:	2340      	movs	r3, #64	; 0x40
 8005a80:	461a      	mov	r2, r3
 8005a82:	4b0f      	ldr	r3, [pc, #60]	; (8005ac0 <usb_lld_reset+0x134>)
 8005a84:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005a8c:	2340      	movs	r3, #64	; 0x40
 8005a8e:	089b      	lsrs	r3, r3, #2
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	041b      	lsls	r3, r3, #16
 8005a94:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8005a96:	2340      	movs	r3, #64	; 0x40
 8005a98:	089b      	lsrs	r3, r3, #2
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f7ff f9e3 	bl	8004e6a <otg_ram_alloc>
 8005aa4:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005aa6:	ea44 0203 	orr.w	r2, r4, r3
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8005aae:	bf00      	nop
 8005ab0:	3714      	adds	r7, #20
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd90      	pop	{r4, r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	000c0010 	.word	0x000c0010
 8005abc:	08011fc4 	.word	0x08011fc4
 8005ac0:	10008000 	.word	0x10008000

08005ac4 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ad2:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005ada:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8005ae4:	0112      	lsls	r2, r2, #4
 8005ae6:	431a      	orrs	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8005aee:	bf00      	nop
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bc80      	pop	{r7}
 8005af6:	4770      	bx	lr

08005af8 <usb_lld_init_endpoint>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 8005af8:	b590      	push	{r4, r7, lr}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 8005b0c:	78fb      	ldrb	r3, [r7, #3]
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	3302      	adds	r3, #2
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4413      	add	r3, r2
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	f200 80ed 	bhi.w	8005cfe <usb_lld_init_endpoint+0x206>
 8005b24:	a201      	add	r2, pc, #4	; (adr r2, 8005b2c <usb_lld_init_endpoint+0x34>)
 8005b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2a:	bf00      	nop
 8005b2c:	08005b3d 	.word	0x08005b3d
 8005b30:	08005b43 	.word	0x08005b43
 8005b34:	08005b49 	.word	0x08005b49
 8005b38:	08005b4f 	.word	0x08005b4f
  case USB_EP_MODE_TYPE_CTRL:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL;
 8005b3c:	4b72      	ldr	r3, [pc, #456]	; (8005d08 <usb_lld_init_endpoint+0x210>)
 8005b3e:	617b      	str	r3, [r7, #20]
    break;
 8005b40:	e008      	b.n	8005b54 <usb_lld_init_endpoint+0x5c>
  case USB_EP_MODE_TYPE_ISOC:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_ISO;
 8005b42:	4b72      	ldr	r3, [pc, #456]	; (8005d0c <usb_lld_init_endpoint+0x214>)
 8005b44:	617b      	str	r3, [r7, #20]
    break;
 8005b46:	e005      	b.n	8005b54 <usb_lld_init_endpoint+0x5c>
  case USB_EP_MODE_TYPE_BULK:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_BULK;
 8005b48:	4b71      	ldr	r3, [pc, #452]	; (8005d10 <usb_lld_init_endpoint+0x218>)
 8005b4a:	617b      	str	r3, [r7, #20]
    break;
 8005b4c:	e002      	b.n	8005b54 <usb_lld_init_endpoint+0x5c>
  case USB_EP_MODE_TYPE_INTR:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_INTR;
 8005b4e:	4b71      	ldr	r3, [pc, #452]	; (8005d14 <usb_lld_init_endpoint+0x21c>)
 8005b50:	617b      	str	r3, [r7, #20]
    break;
 8005b52:	bf00      	nop
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 8005b54:	78fb      	ldrb	r3, [r7, #3]
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	015b      	lsls	r3, r3, #5
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]
  if (usbp->epc[ep]->out_state != NULL) {
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	3302      	adds	r3, #2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d01c      	beq.n	8005bb0 <usb_lld_init_endpoint+0xb8>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 8005b76:	78fb      	ldrb	r3, [r7, #3]
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	3302      	adds	r3, #2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	8a5b      	ldrh	r3, [r3, #18]
 8005b84:	4619      	mov	r1, r3
 8005b86:	78fb      	ldrb	r3, [r7, #3]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	68f9      	ldr	r1, [r7, #12]
 8005b8e:	3358      	adds	r3, #88	; 0x58
 8005b90:	015b      	lsls	r3, r3, #5
 8005b92:	440b      	add	r3, r1
 8005b94:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005b9c:	78fb      	ldrb	r3, [r7, #3]
 8005b9e:	3310      	adds	r3, #16
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8005bae:	e01a      	b.n	8005be6 <usb_lld_init_endpoint+0xee>
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 8005bb0:	78fb      	ldrb	r3, [r7, #3]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	3358      	adds	r3, #88	; 0x58
 8005bb6:	015b      	lsls	r3, r3, #5
 8005bb8:	4413      	add	r3, r2
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005bc2:	68f9      	ldr	r1, [r7, #12]
 8005bc4:	3358      	adds	r3, #88	; 0x58
 8005bc6:	015b      	lsls	r3, r3, #5
 8005bc8:	440b      	add	r3, r1
 8005bca:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005bd2:	78fb      	ldrb	r3, [r7, #3]
 8005bd4:	3310      	adds	r3, #16
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bdc:	43db      	mvns	r3, r3
 8005bde:	401a      	ands	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 8005be6:	78fb      	ldrb	r3, [r7, #3]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	015b      	lsls	r3, r3, #5
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	601a      	str	r2, [r3, #0]
  if (usbp->epc[ep]->in_state != NULL) {
 8005bf6:	78fb      	ldrb	r3, [r7, #3]
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	3302      	adds	r3, #2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4413      	add	r3, r2
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d052      	beq.n	8005cae <usb_lld_init_endpoint+0x1b6>
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 8005c08:	78fb      	ldrb	r3, [r7, #3]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	3302      	adds	r3, #2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	8a1b      	ldrh	r3, [r3, #16]
 8005c16:	089b      	lsrs	r3, r3, #2
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	613b      	str	r3, [r7, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 8005c1c:	78fb      	ldrb	r3, [r7, #3]
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	3302      	adds	r3, #2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	8b9b      	ldrh	r3, [r3, #28]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d90b      	bls.n	8005c46 <usb_lld_init_endpoint+0x14e>
      fsize *= usbp->epc[ep]->in_multiplier;
 8005c2e:	78fb      	ldrb	r3, [r7, #3]
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	3302      	adds	r3, #2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	4413      	add	r3, r2
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	8b9b      	ldrh	r3, [r3, #28]
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	fb02 f303 	mul.w	r3, r2, r3
 8005c44:	613b      	str	r3, [r7, #16]
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	041c      	lsls	r4, r3, #16
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
 8005c4a:	6939      	ldr	r1, [r7, #16]
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f7ff f90c 	bl	8004e6a <otg_ram_alloc>
 8005c52:	4602      	mov	r2, r0
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8005c54:	78fb      	ldrb	r3, [r7, #3]
 8005c56:	3b01      	subs	r3, #1
 8005c58:	4322      	orrs	r2, r4
 8005c5a:	68f9      	ldr	r1, [r7, #12]
 8005c5c:	3340      	adds	r3, #64	; 0x40
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	440b      	add	r3, r1
 8005c62:	605a      	str	r2, [r3, #4]
    otg_txfifo_flush(usbp, ep);
 8005c64:	78fb      	ldrb	r3, [r7, #3]
 8005c66:	4619      	mov	r1, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f7ff f8d1 	bl	8004e10 <otg_txfifo_flush>

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
 8005c6e:	78fb      	ldrb	r3, [r7, #3]
 8005c70:	059b      	lsls	r3, r3, #22
 8005c72:	461a      	mov	r2, r3
    otgp->ie[ep].DIEPCTL = ctl |
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	431a      	orrs	r2, r3
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 8005c78:	78fb      	ldrb	r3, [r7, #3]
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	3302      	adds	r3, #2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	440b      	add	r3, r1
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	8a1b      	ldrh	r3, [r3, #16]
 8005c86:	4619      	mov	r1, r3
    otgp->ie[ep].DIEPCTL = ctl |
 8005c88:	78fb      	ldrb	r3, [r7, #3]
                           DIEPCTL_TXFNUM(ep) |
 8005c8a:	430a      	orrs	r2, r1
    otgp->ie[ep].DIEPCTL = ctl |
 8005c8c:	68f9      	ldr	r1, [r7, #12]
 8005c8e:	3348      	adds	r3, #72	; 0x48
 8005c90:	015b      	lsls	r3, r3, #5
 8005c92:	440b      	add	r3, r1
 8005c94:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005c9c:	78fb      	ldrb	r3, [r7, #3]
 8005c9e:	2101      	movs	r1, #1
 8005ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8005cac:	e028      	b.n	8005d00 <usb_lld_init_endpoint+0x208>
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	3340      	adds	r3, #64	; 0x40
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	4a17      	ldr	r2, [pc, #92]	; (8005d18 <usb_lld_init_endpoint+0x220>)
 8005cbc:	605a      	str	r2, [r3, #4]
    otg_txfifo_flush(usbp, ep);
 8005cbe:	78fb      	ldrb	r3, [r7, #3]
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f7ff f8a4 	bl	8004e10 <otg_txfifo_flush>
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	3348      	adds	r3, #72	; 0x48
 8005cce:	015b      	lsls	r3, r3, #5
 8005cd0:	4413      	add	r3, r2
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	78fb      	ldrb	r3, [r7, #3]
 8005cd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cda:	68f9      	ldr	r1, [r7, #12]
 8005cdc:	3348      	adds	r3, #72	; 0x48
 8005cde:	015b      	lsls	r3, r3, #5
 8005ce0:	440b      	add	r3, r1
 8005ce2:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005cea:	78fb      	ldrb	r3, [r7, #3]
 8005cec:	2101      	movs	r1, #1
 8005cee:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf2:	43db      	mvns	r3, r3
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8005cfc:	e000      	b.n	8005d00 <usb_lld_init_endpoint+0x208>
    return;
 8005cfe:	bf00      	nop
  }
}
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd90      	pop	{r4, r7, pc}
 8005d06:	bf00      	nop
 8005d08:	10008000 	.word	0x10008000
 8005d0c:	10048000 	.word	0x10048000
 8005d10:	10088000 	.word	0x10088000
 8005d14:	100c8000 	.word	0x100c8000
 8005d18:	02000400 	.word	0x02000400

08005d1c <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f7ff f890 	bl	8004e4a <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7fe ffb6 	bl	8004c9c <otg_disable_ep>
}
 8005d30:	bf00      	nop
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	460b      	mov	r3, r1
 8005d42:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005d4a:	78fb      	ldrb	r3, [r7, #3]
 8005d4c:	3358      	adds	r3, #88	; 0x58
 8005d4e:	015b      	lsls	r3, r3, #5
 8005d50:	4413      	add	r3, r2
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8005d60:	2300      	movs	r3, #0
 8005d62:	e007      	b.n	8005d74 <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e000      	b.n	8005d74 <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8005d72:	2302      	movs	r3, #2
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bc80      	pop	{r7}
 8005d7c:	4770      	bx	lr

08005d7e <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8005d7e:	b480      	push	{r7}
 8005d80:	b085      	sub	sp, #20
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	460b      	mov	r3, r1
 8005d88:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005d90:	78fb      	ldrb	r3, [r7, #3]
 8005d92:	3348      	adds	r3, #72	; 0x48
 8005d94:	015b      	lsls	r3, r3, #5
 8005d96:	4413      	add	r3, r2
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d101      	bne.n	8005daa <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8005da6:	2300      	movs	r3, #0
 8005da8:	e007      	b.n	8005dba <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e000      	b.n	8005dba <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8005db8:	2302      	movs	r3, #2
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bc80      	pop	{r7}
 8005dc2:	4770      	bx	lr

08005dc4 <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	607a      	str	r2, [r7, #4]
 8005dd0:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8005dd2:	7afb      	ldrb	r3, [r7, #11]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	3302      	adds	r3, #2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	4413      	add	r3, r2
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	2208      	movs	r2, #8
 8005de2:	4619      	mov	r1, r3
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7fa fb11 	bl	800040c <memcpy>
}
 8005dea:	bf00      	nop
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8005df2:	b480      	push	{r7}
 8005df4:	b087      	sub	sp, #28
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8005dfe:	78fb      	ldrb	r3, [r7, #3]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	3302      	adds	r3, #2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8005e16:	78fb      	ldrb	r3, [r7, #3]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d106      	bne.n	8005e2a <usb_lld_start_out+0x38>
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b40      	cmp	r3, #64	; 0x40
 8005e22:	d902      	bls.n	8005e2a <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	2240      	movs	r2, #64	; 0x40
 8005e28:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	78fb      	ldrb	r3, [r7, #3]
 8005e30:	6879      	ldr	r1, [r7, #4]
 8005e32:	3302      	adds	r3, #2
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	440b      	add	r3, r1
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	8a5b      	ldrh	r3, [r3, #18]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8005e40:	78fb      	ldrb	r3, [r7, #3]
 8005e42:	6879      	ldr	r1, [r7, #4]
 8005e44:	3302      	adds	r3, #2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	440b      	add	r3, r1
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e52:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8005e54:	78fb      	ldrb	r3, [r7, #3]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	3302      	adds	r3, #2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	8a5b      	ldrh	r3, [r3, #18]
 8005e62:	461a      	mov	r2, r3
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	3303      	adds	r3, #3
 8005e6c:	f023 0303 	bic.w	r3, r3, #3
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	04da      	lsls	r2, r3, #19
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	431a      	orrs	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005e80:	78fb      	ldrb	r3, [r7, #3]
 8005e82:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8005e86:	015b      	lsls	r3, r3, #5
 8005e88:	440b      	add	r3, r1
 8005e8a:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005e8e:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005e90:	78fb      	ldrb	r3, [r7, #3]
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	3302      	adds	r3, #2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0303 	and.w	r3, r3, #3
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d12d      	bne.n	8005f02 <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eac:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d012      	beq.n	8005ede <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ebe:	78fb      	ldrb	r3, [r7, #3]
 8005ec0:	3358      	adds	r3, #88	; 0x58
 8005ec2:	015b      	lsls	r3, r3, #5
 8005ec4:	4413      	add	r3, r2
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ece:	78fb      	ldrb	r3, [r7, #3]
 8005ed0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ed4:	3358      	adds	r3, #88	; 0x58
 8005ed6:	015b      	lsls	r3, r3, #5
 8005ed8:	440b      	add	r3, r1
 8005eda:	601a      	str	r2, [r3, #0]
 8005edc:	e011      	b.n	8005f02 <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ee4:	78fb      	ldrb	r3, [r7, #3]
 8005ee6:	3358      	adds	r3, #88	; 0x58
 8005ee8:	015b      	lsls	r3, r3, #5
 8005eea:	4413      	add	r3, r2
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ef4:	78fb      	ldrb	r3, [r7, #3]
 8005ef6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005efa:	3358      	adds	r3, #88	; 0x58
 8005efc:	015b      	lsls	r3, r3, #5
 8005efe:	440b      	add	r3, r1
 8005f00:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f08:	78fb      	ldrb	r3, [r7, #3]
 8005f0a:	3358      	adds	r3, #88	; 0x58
 8005f0c:	015b      	lsls	r3, r3, #5
 8005f0e:	4413      	add	r3, r2
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005f18:	78fb      	ldrb	r3, [r7, #3]
 8005f1a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005f1e:	3358      	adds	r3, #88	; 0x58
 8005f20:	015b      	lsls	r3, r3, #5
 8005f22:	440b      	add	r3, r1
 8005f24:	601a      	str	r2, [r3, #0]
}
 8005f26:	bf00      	nop
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bc80      	pop	{r7}
 8005f2e:	4770      	bx	lr

08005f30 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	460b      	mov	r3, r1
 8005f3a:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8005f3c:	78fb      	ldrb	r3, [r7, #3]
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	3302      	adds	r3, #2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10b      	bne.n	8005f74 <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f62:	78fb      	ldrb	r3, [r7, #3]
 8005f64:	015b      	lsls	r3, r3, #5
 8005f66:	4413      	add	r3, r2
 8005f68:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005f6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	e02e      	b.n	8005fd2 <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d106      	bne.n	8005f88 <usb_lld_start_in+0x58>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b40      	cmp	r3, #64	; 0x40
 8005f80:	d902      	bls.n	8005f88 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2240      	movs	r2, #64	; 0x40
 8005f86:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	78fb      	ldrb	r3, [r7, #3]
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	3302      	adds	r3, #2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	440b      	add	r3, r1
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	8a1b      	ldrh	r3, [r3, #16]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8005f9e:	78fb      	ldrb	r3, [r7, #3]
 8005fa0:	6879      	ldr	r1, [r7, #4]
 8005fa2:	3302      	adds	r3, #2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	440b      	add	r3, r1
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb0:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005fc2:	78fb      	ldrb	r3, [r7, #3]
 8005fc4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005fc8:	015b      	lsls	r3, r3, #5
 8005fca:	440b      	add	r3, r1
 8005fcc:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005fd0:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005fd2:	78fb      	ldrb	r3, [r7, #3]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	3302      	adds	r3, #2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0303 	and.w	r3, r3, #3
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d12d      	bne.n	8006044 <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fee:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d012      	beq.n	8006020 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006000:	78fb      	ldrb	r3, [r7, #3]
 8006002:	3348      	adds	r3, #72	; 0x48
 8006004:	015b      	lsls	r3, r3, #5
 8006006:	4413      	add	r3, r2
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006010:	78fb      	ldrb	r3, [r7, #3]
 8006012:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006016:	3348      	adds	r3, #72	; 0x48
 8006018:	015b      	lsls	r3, r3, #5
 800601a:	440b      	add	r3, r1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	e011      	b.n	8006044 <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006026:	78fb      	ldrb	r3, [r7, #3]
 8006028:	3348      	adds	r3, #72	; 0x48
 800602a:	015b      	lsls	r3, r3, #5
 800602c:	4413      	add	r3, r2
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006036:	78fb      	ldrb	r3, [r7, #3]
 8006038:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800603c:	3348      	adds	r3, #72	; 0x48
 800603e:	015b      	lsls	r3, r3, #5
 8006040:	440b      	add	r3, r1
 8006042:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800604a:	78fb      	ldrb	r3, [r7, #3]
 800604c:	3348      	adds	r3, #72	; 0x48
 800604e:	015b      	lsls	r3, r3, #5
 8006050:	4413      	add	r3, r2
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800605a:	78fb      	ldrb	r3, [r7, #3]
 800605c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006060:	3348      	adds	r3, #72	; 0x48
 8006062:	015b      	lsls	r3, r3, #5
 8006064:	440b      	add	r3, r1
 8006066:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606e:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8006072:	78fb      	ldrb	r3, [r7, #3]
 8006074:	2201      	movs	r2, #1
 8006076:	409a      	lsls	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800607e:	430a      	orrs	r2, r1
 8006080:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 8006084:	bf00      	nop
 8006086:	3714      	adds	r7, #20
 8006088:	46bd      	mov	sp, r7
 800608a:	bc80      	pop	{r7}
 800608c:	4770      	bx	lr

0800608e <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	460b      	mov	r3, r1
 8006098:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060a0:	78fb      	ldrb	r3, [r7, #3]
 80060a2:	3358      	adds	r3, #88	; 0x58
 80060a4:	015b      	lsls	r3, r3, #5
 80060a6:	4413      	add	r3, r2
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80060b6:	3358      	adds	r3, #88	; 0x58
 80060b8:	015b      	lsls	r3, r3, #5
 80060ba:	440b      	add	r3, r1
 80060bc:	601a      	str	r2, [r3, #0]
}
 80060be:	bf00      	nop
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bc80      	pop	{r7}
 80060c6:	4770      	bx	lr

080060c8 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	460b      	mov	r3, r1
 80060d2:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060da:	78fb      	ldrb	r3, [r7, #3]
 80060dc:	3348      	adds	r3, #72	; 0x48
 80060de:	015b      	lsls	r3, r3, #5
 80060e0:	4413      	add	r3, r2
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060ea:	78fb      	ldrb	r3, [r7, #3]
 80060ec:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80060f0:	3348      	adds	r3, #72	; 0x48
 80060f2:	015b      	lsls	r3, r3, #5
 80060f4:	440b      	add	r3, r1
 80060f6:	601a      	str	r2, [r3, #0]
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bc80      	pop	{r7}
 8006100:	4770      	bx	lr

08006102 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 8006102:	b480      	push	{r7}
 8006104:	b083      	sub	sp, #12
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
 800610a:	460b      	mov	r3, r1
 800610c:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006114:	78fb      	ldrb	r3, [r7, #3]
 8006116:	3358      	adds	r3, #88	; 0x58
 8006118:	015b      	lsls	r3, r3, #5
 800611a:	4413      	add	r3, r2
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006124:	78fb      	ldrb	r3, [r7, #3]
 8006126:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800612a:	3358      	adds	r3, #88	; 0x58
 800612c:	015b      	lsls	r3, r3, #5
 800612e:	440b      	add	r3, r1
 8006130:	601a      	str	r2, [r3, #0]
}
 8006132:	bf00      	nop
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	bc80      	pop	{r7}
 800613a:	4770      	bx	lr

0800613c <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	460b      	mov	r3, r1
 8006146:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800614e:	78fb      	ldrb	r3, [r7, #3]
 8006150:	3348      	adds	r3, #72	; 0x48
 8006152:	015b      	lsls	r3, r3, #5
 8006154:	4413      	add	r3, r2
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800615e:	78fb      	ldrb	r3, [r7, #3]
 8006160:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006164:	3348      	adds	r3, #72	; 0x48
 8006166:	015b      	lsls	r3, r3, #5
 8006168:	440b      	add	r3, r1
 800616a:	601a      	str	r2, [r3, #0]
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	bc80      	pop	{r7}
 8006174:	4770      	bx	lr

08006176 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006176:	b480      	push	{r7}
 8006178:	b083      	sub	sp, #12
 800617a:	af00      	add	r7, sp, #0
 800617c:	2330      	movs	r3, #48	; 0x30
 800617e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f383 8811 	msr	BASEPRI, r3
}
 8006186:	bf00      	nop
}
 8006188:	bf00      	nop
}
 800618a:	bf00      	nop
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	bc80      	pop	{r7}
 8006194:	4770      	bx	lr

08006196 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	2300      	movs	r3, #0
 800619e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f383 8811 	msr	BASEPRI, r3
}
 80061a6:	bf00      	nop
}
 80061a8:	bf00      	nop
}
 80061aa:	bf00      	nop
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bc80      	pop	{r7}
 80061b4:	4770      	bx	lr

080061b6 <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b082      	sub	sp, #8
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f001 f9a0 	bl	8007504 <chSysHalt>
}
 80061c4:	bf00      	nop
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80061cc:	b580      	push	{r7, lr}
 80061ce:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80061d0:	f7ff ffd1 	bl	8006176 <chSysLockFromISR>
}
 80061d4:	bf00      	nop
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80061d8:	b580      	push	{r7, lr}
 80061da:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80061dc:	f7ff ffdb 	bl	8006196 <chSysUnlockFromISR>
}
 80061e0:	bf00      	nop
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80061ee:	6839      	ldr	r1, [r7, #0]
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f002 fb8d 	bl	8008910 <chThdResumeI>
}
 80061f6:	bf00      	nop
 80061f8:	3708      	adds	r7, #8
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
	...

08006200 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 8006208:	4b0c      	ldr	r3, [pc, #48]	; (800623c <__rccResetAPB1L+0x3c>)
 800620a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800620e:	490b      	ldr	r1, [pc, #44]	; (800623c <__rccResetAPB1L+0x3c>)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4313      	orrs	r3, r2
 8006214:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8006218:	4b08      	ldr	r3, [pc, #32]	; (800623c <__rccResetAPB1L+0x3c>)
 800621a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	43db      	mvns	r3, r3
 8006222:	4906      	ldr	r1, [pc, #24]	; (800623c <__rccResetAPB1L+0x3c>)
 8006224:	4013      	ands	r3, r2
 8006226:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 800622a:	4b04      	ldr	r3, [pc, #16]	; (800623c <__rccResetAPB1L+0x3c>)
 800622c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	58024400 	.word	0x58024400

08006240 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	460b      	mov	r3, r1
 800624a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 800624c:	4b12      	ldr	r3, [pc, #72]	; (8006298 <rccEnableAPB1L+0x58>)
 800624e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006252:	4911      	ldr	r1, [pc, #68]	; (8006298 <rccEnableAPB1L+0x58>)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4313      	orrs	r3, r2
 8006258:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 800625c:	78fb      	ldrb	r3, [r7, #3]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d008      	beq.n	8006274 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006262:	4b0d      	ldr	r3, [pc, #52]	; (8006298 <rccEnableAPB1L+0x58>)
 8006264:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006268:	490b      	ldr	r1, [pc, #44]	; (8006298 <rccEnableAPB1L+0x58>)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4313      	orrs	r3, r2
 800626e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006272:	e008      	b.n	8006286 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006274:	4b08      	ldr	r3, [pc, #32]	; (8006298 <rccEnableAPB1L+0x58>)
 8006276:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	43db      	mvns	r3, r3
 800627e:	4906      	ldr	r1, [pc, #24]	; (8006298 <rccEnableAPB1L+0x58>)
 8006280:	4013      	ands	r3, r2
 8006282:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006286:	4b04      	ldr	r3, [pc, #16]	; (8006298 <rccEnableAPB1L+0x58>)
 8006288:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	bc80      	pop	{r7}
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	58024400 	.word	0x58024400

0800629c <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f7ff ffab 	bl	8006200 <__rccResetAPB1L>
}
 80062aa:	bf00      	nop
 80062ac:	3708      	adds	r7, #8
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
	...

080062b4 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	2200      	movs	r2, #0
 80062c2:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	69db      	ldr	r3, [r3, #28]
 80062c8:	2200      	movs	r2, #0
 80062ca:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	69db      	ldr	r3, [r3, #28]
 80062d0:	2240      	movs	r2, #64	; 0x40
 80062d2:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	f04f 32ff 	mov.w	r2, #4294967295
 80062dc:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80062e4:	4b14      	ldr	r3, [pc, #80]	; (8006338 <spi_lld_configure+0x84>)
 80062e6:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80062ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80062f0:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	785b      	ldrb	r3, [r3, #1]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d008      	beq.n	800630e <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	699a      	ldr	r2, [r3, #24]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 800630a:	60da      	str	r2, [r3, #12]
 800630c:	e009      	b.n	8006322 <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	699a      	ldr	r2, [r3, #24]
 8006314:	4b09      	ldr	r3, [pc, #36]	; (800633c <spi_lld_configure+0x88>)
 8006316:	4013      	ands	r3, r2
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	69d2      	ldr	r2, [r2, #28]
 800631c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8006320:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	f240 1201 	movw	r2, #257	; 0x101
 800632a:	601a      	str	r2, [r3, #0]
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	ffff3e1f 	.word	0xffff3e1f
 800633c:	dfb9ffff 	.word	0xdfb9ffff

08006340 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	785b      	ldrb	r3, [r3, #1]
 800634e:	f083 0301 	eor.w	r3, r3, #1
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	69db      	ldr	r3, [r3, #28]
 8006362:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006366:	601a      	str	r2, [r3, #0]
  }
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr

08006372 <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 8006372:	b480      	push	{r7}
 8006374:	b083      	sub	sp, #12
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	785b      	ldrb	r3, [r3, #1]
 8006380:	f083 0301 	eor.w	r3, r3, #1
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00f      	beq.n	80063aa <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	69db      	ldr	r3, [r3, #28]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	69db      	ldr	r3, [r3, #28]
 8006394:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006398:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 800639a:	bf00      	nop
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1f8      	bne.n	800639c <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	69db      	ldr	r3, [r3, #28]
 80063ae:	f04f 32ff 	mov.w	r2, #4294967295
 80063b2:	619a      	str	r2, [r3, #24]
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr
	...

080063c0 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 021f 	bic.w	r2, r2, #31
 80063da:	601a      	str	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0301 	and.w	r3, r3, #1
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1f7      	bne.n	80063dc <spi_lld_stop_abort+0x1c>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f0:	7b1b      	ldrb	r3, [r3, #12]
 80063f2:	4619      	mov	r1, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	223d      	movs	r2, #61	; 0x3d
 80063fc:	408a      	lsls	r2, r1
 80063fe:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 021f 	bic.w	r2, r2, #31
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0301 	and.w	r3, r3, #1
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1f7      	bne.n	8006414 <spi_lld_stop_abort+0x54>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a1b      	ldr	r3, [r3, #32]
 8006428:	7b1b      	ldrb	r3, [r3, #12]
 800642a:	4619      	mov	r1, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a1b      	ldr	r3, [r3, #32]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	223d      	movs	r2, #61	; 0x3d
 8006434:	408a      	lsls	r2, r1
 8006436:	601a      	str	r2, [r3, #0]
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a07      	ldr	r2, [pc, #28]	; (8006458 <spi_lld_stop_abort+0x98>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d103      	bne.n	8006448 <spi_lld_stop_abort+0x88>
    rccResetSPI2();
 8006440:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006444:	f7ff ff2a 	bl	800629c <rccResetAPB1L>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f7ff ff33 	bl	80062b4 <spi_lld_configure>
}
 800644e:	bf00      	nop
 8006450:	3708      	adds	r7, #8
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	24000894 	.word	0x24000894

0800645c <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	785b      	ldrb	r3, [r3, #1]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d004      	beq.n	8006478 <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f7ff ffa6 	bl	80063c0 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 8006474:	2300      	movs	r3, #0
 8006476:	e043      	b.n	8006500 <spi_lld_stop_nicely+0xa4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 021f 	bic.w	r2, r2, #31
 800648a:	601a      	str	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1f7      	bne.n	800648c <spi_lld_stop_nicely+0x30>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	7b1b      	ldrb	r3, [r3, #12]
 80064a2:	4619      	mov	r1, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	223d      	movs	r2, #61	; 0x3d
 80064ac:	408a      	lsls	r2, r1
 80064ae:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80064b0:	bf00      	nop
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1f8      	bne.n	80064b2 <spi_lld_stop_nicely+0x56>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a1b      	ldr	r3, [r3, #32]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 021f 	bic.w	r2, r2, #31
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a1b      	ldr	r3, [r3, #32]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1f7      	bne.n	80064d4 <spi_lld_stop_nicely+0x78>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	7b1b      	ldrb	r3, [r3, #12]
 80064ea:	4619      	mov	r1, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	223d      	movs	r2, #61	; 0x3d
 80064f4:	408a      	lsls	r2, r1
 80064f6:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7ff ff3a 	bl	8006372 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	f003 030c 	and.w	r3, r3, #12
 8006518:	2b00      	cmp	r3, #0
 800651a:	d01a      	beq.n	8006552 <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 800651c:	4838      	ldr	r0, [pc, #224]	; (8006600 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 800651e:	f7ff fe4a 	bl	80061b6 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7ff ff4c 	bl	80063c0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d004      	beq.n	800653c <spi_lld_serve_dma_rx_interrupt+0x34>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	4798      	blx	r3
 800653c:	f7ff fe46 	bl	80061cc <osalSysLockFromISR>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	3308      	adds	r3, #8
 8006544:	f06f 0112 	mvn.w	r1, #18
 8006548:	4618      	mov	r0, r3
 800654a:	f7ff fe4b 	bl	80061e4 <osalThreadResumeI>
 800654e:	f7ff fe43 	bl	80061d8 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d028      	beq.n	80065ae <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	f003 0310 	and.w	r3, r3, #16
 8006562:	2b00      	cmp	r3, #0
 8006564:	d009      	beq.n	800657a <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d004      	beq.n	800657a <spi_lld_serve_dma_rx_interrupt+0x72>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	f003 0320 	and.w	r3, r3, #32
 8006580:	2b00      	cmp	r3, #0
 8006582:	d039      	beq.n	80065f8 <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d034      	beq.n	80065f8 <spi_lld_serve_dma_rx_interrupt+0xf0>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2204      	movs	r2, #4
 8006592:	701a      	strb	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	4798      	blx	r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	2b04      	cmp	r3, #4
 80065a4:	d128      	bne.n	80065f8 <spi_lld_serve_dma_rx_interrupt+0xf0>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2203      	movs	r2, #3
 80065aa:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 80065ac:	e024      	b.n	80065f8 <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f7ff ff54 	bl	800645c <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00f      	beq.n	80065de <spi_lld_serve_dma_rx_interrupt+0xd6>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2204      	movs	r2, #4
 80065c2:	701a      	strb	r2, [r3, #0]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	4798      	blx	r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	2b04      	cmp	r3, #4
 80065d4:	d106      	bne.n	80065e4 <spi_lld_serve_dma_rx_interrupt+0xdc>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2202      	movs	r2, #2
 80065da:	701a      	strb	r2, [r3, #0]
 80065dc:	e002      	b.n	80065e4 <spi_lld_serve_dma_rx_interrupt+0xdc>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	701a      	strb	r2, [r3, #0]
 80065e4:	f7ff fdf2 	bl	80061cc <osalSysLockFromISR>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	3308      	adds	r3, #8
 80065ec:	2100      	movs	r1, #0
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff fdf8 	bl	80061e4 <osalThreadResumeI>
 80065f4:	f7ff fdf0 	bl	80061d8 <osalSysUnlockFromISR>
}
 80065f8:	bf00      	nop
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	08011c18 	.word	0x08011c18

08006604 <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	f003 030c 	and.w	r3, r3, #12
 8006614:	2b00      	cmp	r3, #0
 8006616:	d01a      	beq.n	800664e <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006618:	480f      	ldr	r0, [pc, #60]	; (8006658 <spi_lld_serve_dma_tx_interrupt+0x54>)
 800661a:	f7ff fdcc 	bl	80061b6 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7ff fece 	bl	80063c0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d004      	beq.n	8006638 <spi_lld_serve_dma_tx_interrupt+0x34>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	4798      	blx	r3
 8006638:	f7ff fdc8 	bl	80061cc <osalSysLockFromISR>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	3308      	adds	r3, #8
 8006640:	f06f 0112 	mvn.w	r1, #18
 8006644:	4618      	mov	r0, r3
 8006646:	f7ff fdcd 	bl	80061e4 <osalThreadResumeI>
 800664a:	f7ff fdc5 	bl	80061d8 <osalSysUnlockFromISR>
  }
}
 800664e:	bf00      	nop
 8006650:	3708      	adds	r7, #8
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	08011c18 	.word	0x08011c18

0800665c <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	69db      	ldr	r3, [r3, #28]
 8006668:	695a      	ldr	r2, [r3, #20]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	4013      	ands	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	69db      	ldr	r3, [r3, #28]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006682:	2b00      	cmp	r3, #0
 8006684:	d017      	beq.n	80066b6 <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7ff fe9a 	bl	80063c0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d004      	beq.n	80066a0 <spi_lld_serve_interrupt+0x44>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	4798      	blx	r3
 80066a0:	f7ff fd94 	bl	80061cc <osalSysLockFromISR>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3308      	adds	r3, #8
 80066a8:	f06f 0112 	mvn.w	r1, #18
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7ff fd99 	bl	80061e4 <osalThreadResumeI>
 80066b2:	f7ff fd91 	bl	80061d8 <osalSysUnlockFromISR>
  }
}
 80066b6:	bf00      	nop
 80066b8:	3710      	adds	r7, #16
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
	...

080066c0 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
 80066cc:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	4a14      	ldr	r2, [pc, #80]	; (8006724 <spi_lld_get_dma+0x64>)
 80066d2:	6839      	ldr	r1, [r7, #0]
 80066d4:	68b8      	ldr	r0, [r7, #8]
 80066d6:	f7fd fe5d 	bl	8004394 <dmaStreamAllocI>
 80066da:	4602      	mov	r2, r0
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	621a      	str	r2, [r3, #32]
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d102      	bne.n	80066ee <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 80066e8:	f06f 0310 	mvn.w	r3, #16
 80066ec:	e015      	b.n	800671a <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	4a0d      	ldr	r2, [pc, #52]	; (8006728 <spi_lld_get_dma+0x68>)
 80066f2:	6839      	ldr	r1, [r7, #0]
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7fd fe4d 	bl	8004394 <dmaStreamAllocI>
 80066fa:	4602      	mov	r2, r0
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006704:	2b00      	cmp	r3, #0
 8006706:	d107      	bne.n	8006718 <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	4618      	mov	r0, r3
 800670e:	f7fd fedb 	bl	80044c8 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006712:	f06f 0310 	mvn.w	r3, #16
 8006716:	e000      	b.n	800671a <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	08006509 	.word	0x08006509
 8006728:	08006605 	.word	0x08006605

0800672c <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006730:	4806      	ldr	r0, [pc, #24]	; (800674c <VectorD0+0x20>)
 8006732:	f001 f823 	bl	800777c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8006736:	4806      	ldr	r0, [pc, #24]	; (8006750 <VectorD0+0x24>)
 8006738:	f7ff ff90 	bl	800665c <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 800673c:	4803      	ldr	r0, [pc, #12]	; (800674c <VectorD0+0x20>)
 800673e:	f001 f857 	bl	80077f0 <__trace_isr_leave>
 8006742:	f002 fe5b 	bl	80093fc <__port_irq_epilogue>
}
 8006746:	bf00      	nop
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	08012000 	.word	0x08012000
 8006750:	24000894 	.word	0x24000894

08006754 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8006754:	b580      	push	{r7, lr}
 8006756:	af00      	add	r7, sp, #0
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8006758:	480b      	ldr	r0, [pc, #44]	; (8006788 <spi_lld_init+0x34>)
 800675a:	f7fb fb9a 	bl	8001e92 <spiObjectInit>
  SPID2.spi       = SPI2;
 800675e:	4b0a      	ldr	r3, [pc, #40]	; (8006788 <spi_lld_init+0x34>)
 8006760:	4a0a      	ldr	r2, [pc, #40]	; (800678c <spi_lld_init+0x38>)
 8006762:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
#endif
  SPID2.rx.dma    = NULL;
 8006764:	4b08      	ldr	r3, [pc, #32]	; (8006788 <spi_lld_init+0x34>)
 8006766:	2200      	movs	r2, #0
 8006768:	621a      	str	r2, [r3, #32]
  SPID2.tx.dma    = NULL;
 800676a:	4b07      	ldr	r3, [pc, #28]	; (8006788 <spi_lld_init+0x34>)
 800676c:	2200      	movs	r2, #0
 800676e:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006770:	4b05      	ldr	r3, [pc, #20]	; (8006788 <spi_lld_init+0x34>)
 8006772:	4a07      	ldr	r2, [pc, #28]	; (8006790 <spi_lld_init+0x3c>)
 8006774:	629a      	str	r2, [r3, #40]	; 0x28
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006776:	4b04      	ldr	r3, [pc, #16]	; (8006788 <spi_lld_init+0x34>)
 8006778:	4a06      	ldr	r2, [pc, #24]	; (8006794 <spi_lld_init+0x40>)
 800677a:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800677c:	210a      	movs	r1, #10
 800677e:	2024      	movs	r0, #36	; 0x24
 8006780:	f7fc f9c4 	bl	8002b0c <nvicEnableVector>
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
#endif
#endif
}
 8006784:	bf00      	nop
 8006786:	bd80      	pop	{r7, pc}
 8006788:	24000894 	.word	0x24000894
 800678c:	40003800 	.word	0x40003800
 8006790:	00010016 	.word	0x00010016
 8006794:	00010046 	.word	0x00010046

08006798 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f04f 32ff 	mov.w	r2, #4294967295
 80067a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d138      	bne.n	8006822 <spi_lld_start+0x8a>
      rccResetSPI1();
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a4c      	ldr	r2, [pc, #304]	; (80068e4 <spi_lld_start+0x14c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d131      	bne.n	800681c <spi_lld_start+0x84>
      msg = spi_lld_get_dma(spip,
 80067b8:	230a      	movs	r3, #10
 80067ba:	220a      	movs	r2, #10
 80067bc:	2109      	movs	r1, #9
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7ff ff7e 	bl	80066c0 <spi_lld_get_dma>
 80067c4:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <spi_lld_start+0x38>
        return msg;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	e085      	b.n	80068dc <spi_lld_start+0x144>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a1b      	ldr	r3, [r3, #32]
 80067d4:	2127      	movs	r1, #39	; 0x27
 80067d6:	4618      	mov	r0, r3
 80067d8:	f7fd fea2 	bl	8004520 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e0:	2128      	movs	r1, #40	; 0x28
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fd fe9c 	bl	8004520 <dmaSetRequestSource>

      rccEnableSPI2(true);
 80067e8:	2101      	movs	r1, #1
 80067ea:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80067ee:	f7ff fd27 	bl	8006240 <rccEnableAPB1L>
      rccResetSPI2();
 80067f2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80067f6:	f7ff fd51 	bl	800629c <rccResetAPB1L>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	69db      	ldr	r3, [r3, #28]
 80067fe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	69db      	ldr	r3, [r3, #28]
 800680e:	f103 0220 	add.w	r2, r3, #32
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	609a      	str	r2, [r3, #8]
 800681a:	e002      	b.n	8006822 <spi_lld_start+0x8a>
      return HAL_RET_IS_INVALID;
 800681c:	f06f 0314 	mvn.w	r3, #20
 8006820:	e05c      	b.n	80068dc <spi_lld_start+0x144>
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	f003 031f 	and.w	r3, r3, #31
 800682c:	3301      	adds	r3, #1
 800682e:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	2b08      	cmp	r3, #8
 8006834:	d80c      	bhi.n	8006850 <spi_lld_start+0xb8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800683a:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006846:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	62da      	str	r2, [r3, #44]	; 0x2c
 800684e:	e023      	b.n	8006898 <spi_lld_start+0x100>
    }
    else if (dsize <= 16U) {
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	2b10      	cmp	r3, #16
 8006854:	d810      	bhi.n	8006878 <spi_lld_start+0xe0>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800685e:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800686a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800686e:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	62da      	str	r2, [r3, #44]	; 0x2c
 8006876:	e00f      	b.n	8006898 <spi_lld_start+0x100>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8006880:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800688c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8006890:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    if (spip->config->circular) {
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00c      	beq.n	80068bc <spi_lld_start+0x124>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a6:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b2:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80068ba:	e00b      	b.n	80068d4 <spi_lld_start+0x13c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c0:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068cc:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	62da      	str	r2, [r3, #44]	; 0x2c
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f7ff fced 	bl	80062b4 <spi_lld_configure>

  return HAL_RET_SUCCESS;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	24000894 	.word	0x24000894

080068e8 <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b088      	sub	sp, #32
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	69db      	ldr	r3, [r3, #28]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f003 031f 	and.w	r3, r3, #31
 80068fc:	3301      	adds	r3, #1
 80068fe:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff fd1d 	bl	8006340 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 8006906:	bf00      	nop
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d0f8      	beq.n	8006908 <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	2b08      	cmp	r3, #8
 800691a:	d818      	bhi.n	800694e <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	3320      	adds	r3, #32
 8006922:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	69db      	ldr	r3, [r3, #28]
 8006928:	3330      	adds	r3, #48	; 0x30
 800692a:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	b2da      	uxtb	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006934:	bf00      	nop
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	d0f8      	beq.n	8006936 <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	b2db      	uxtb	r3, r3
 800694a:	61fb      	str	r3, [r7, #28]
 800694c:	e02b      	b.n	80069a6 <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b10      	cmp	r3, #16
 8006952:	d818      	bhi.n	8006986 <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	69db      	ldr	r3, [r3, #28]
 8006958:	3320      	adds	r3, #32
 800695a:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	3330      	adds	r3, #48	; 0x30
 8006962:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	b29a      	uxth	r2, r3
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 800696c:	bf00      	nop
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b00      	cmp	r3, #0
 800697a:	d0f8      	beq.n	800696e <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	881b      	ldrh	r3, [r3, #0]
 8006980:	b29b      	uxth	r3, r3
 8006982:	61fb      	str	r3, [r7, #28]
 8006984:	e00f      	b.n	80069a6 <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	69db      	ldr	r3, [r3, #28]
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 800698e:	bf00      	nop
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	f003 0301 	and.w	r3, r3, #1
 800699a:	2b00      	cmp	r3, #0
 800699c:	d0f8      	beq.n	8006990 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a4:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f7ff fce3 	bl	8006372 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 80069ac:	69fb      	ldr	r3, [r7, #28]
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80069b6:	b480      	push	{r7}
 80069b8:	b083      	sub	sp, #12
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	2330      	movs	r3, #48	; 0x30
 80069be:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f383 8811 	msr	BASEPRI, r3
}
 80069c6:	bf00      	nop
}
 80069c8:	bf00      	nop
}
 80069ca:	bf00      	nop
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bc80      	pop	{r7}
 80069d4:	4770      	bx	lr

080069d6 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80069d6:	b480      	push	{r7}
 80069d8:	b083      	sub	sp, #12
 80069da:	af00      	add	r7, sp, #0
 80069dc:	2300      	movs	r3, #0
 80069de:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f383 8811 	msr	BASEPRI, r3
}
 80069e6:	bf00      	nop
}
 80069e8:	bf00      	nop
}
 80069ea:	bf00      	nop
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bc80      	pop	{r7}
 80069f4:	4770      	bx	lr

080069f6 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80069f6:	b580      	push	{r7, lr}
 80069f8:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80069fa:	f7ff ffdc 	bl	80069b6 <chSysLockFromISR>
}
 80069fe:	bf00      	nop
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006a02:	b580      	push	{r7, lr}
 8006a04:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006a06:	f7ff ffe6 	bl	80069d6 <chSysUnlockFromISR>
}
 8006a0a:	bf00      	nop
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 8006a0e:	b580      	push	{r7, lr}
 8006a10:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 8006a12:	f000 fd8d 	bl	8007530 <chSysTimerHandlerI>
}
 8006a16:	bf00      	nop
 8006a18:	bd80      	pop	{r7, pc}
	...

08006a1c <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	460b      	mov	r3, r1
 8006a26:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006a28:	4b12      	ldr	r3, [pc, #72]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a2a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006a2e:	4911      	ldr	r1, [pc, #68]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006a38:	78fb      	ldrb	r3, [r7, #3]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d008      	beq.n	8006a50 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a40:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006a44:	490b      	ldr	r1, [pc, #44]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006a4e:	e008      	b.n	8006a62 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006a50:	4b08      	ldr	r3, [pc, #32]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a52:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	4906      	ldr	r1, [pc, #24]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006a62:	4b04      	ldr	r3, [pc, #16]	; (8006a74 <rccEnableAPB1L+0x58>)
 8006a64:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bc80      	pop	{r7}
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop
 8006a74:	58024400 	.word	0x58024400

08006a78 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	2001      	movs	r0, #1
 8006a80:	f7ff ffcc 	bl	8006a1c <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8006a84:	4b14      	ldr	r3, [pc, #80]	; (8006ad8 <st_lld_init+0x60>)
 8006a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a88:	4a13      	ldr	r2, [pc, #76]	; (8006ad8 <st_lld_init+0x60>)
 8006a8a:	f043 0301 	orr.w	r3, r3, #1
 8006a8e:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8006a90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a94:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8006a98:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8006a9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8006aa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8006aac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8006ab4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ab8:	2200      	movs	r2, #0
 8006aba:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8006abc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8006ac4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ac8:	2201      	movs	r2, #1
 8006aca:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8006acc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8006ad4:	bf00      	nop
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	5c001000 	.word	0x5c001000

08006adc <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8006ae2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ae6:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	4013      	ands	r3, r2
 8006af8:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	43da      	mvns	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	f003 0302 	and.w	r3, r3, #2
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 8006b0c:	f7ff ff73 	bl	80069f6 <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8006b10:	f7ff ff7d 	bl	8006a0e <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8006b14:	f7ff ff75 	bl	8006a02 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8006b18:	bf00      	nop
 8006b1a:	3708      	adds	r7, #8
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <__rccResetAPB1L+0x3c>)
 8006b2a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006b2e:	490b      	ldr	r1, [pc, #44]	; (8006b5c <__rccResetAPB1L+0x3c>)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8006b38:	4b08      	ldr	r3, [pc, #32]	; (8006b5c <__rccResetAPB1L+0x3c>)
 8006b3a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	43db      	mvns	r3, r3
 8006b42:	4906      	ldr	r1, [pc, #24]	; (8006b5c <__rccResetAPB1L+0x3c>)
 8006b44:	4013      	ands	r3, r2
 8006b46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8006b4a:	4b04      	ldr	r3, [pc, #16]	; (8006b5c <__rccResetAPB1L+0x3c>)
 8006b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bc80      	pop	{r7}
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	58024400 	.word	0x58024400

08006b60 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	460b      	mov	r3, r1
 8006b6a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006b6c:	4b12      	ldr	r3, [pc, #72]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006b6e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006b72:	4911      	ldr	r1, [pc, #68]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006b7c:	78fb      	ldrb	r3, [r7, #3]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d008      	beq.n	8006b94 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006b82:	4b0d      	ldr	r3, [pc, #52]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006b84:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006b88:	490b      	ldr	r1, [pc, #44]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006b92:	e008      	b.n	8006ba6 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006b94:	4b08      	ldr	r3, [pc, #32]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006b96:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	43db      	mvns	r3, r3
 8006b9e:	4906      	ldr	r1, [pc, #24]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006ba6:	4b04      	ldr	r3, [pc, #16]	; (8006bb8 <rccEnableAPB1L+0x58>)
 8006ba8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bc80      	pop	{r7}
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	58024400 	.word	0x58024400

08006bbc <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7ff ffab 	bl	8006b20 <__rccResetAPB1L>
}
 8006bca:	bf00      	nop
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
	...

08006bd4 <gpt_lld_init>:
/**
 * @brief   Low level GPT driver initialization.
 *
 * @notapi
 */
void gpt_lld_init(void) {
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	af00      	add	r7, sp, #0
  gptObjectInit(&GPTD3);
#endif

#if STM32_GPT_USE_TIM4
  /* Driver initialization.*/
  GPTD4.tim = STM32_TIM4;
 8006bd8:	4b03      	ldr	r3, [pc, #12]	; (8006be8 <gpt_lld_init+0x14>)
 8006bda:	4a04      	ldr	r2, [pc, #16]	; (8006bec <gpt_lld_init+0x18>)
 8006bdc:	60da      	str	r2, [r3, #12]
  gptObjectInit(&GPTD4);
 8006bde:	4802      	ldr	r0, [pc, #8]	; (8006be8 <gpt_lld_init+0x14>)
 8006be0:	f7fa ff57 	bl	8001a92 <gptObjectInit>
#if STM32_GPT_USE_TIM22
  /* Driver initialization.*/
  GPTD22.tim = STM32_TIM22;
  gptObjectInit(&GPTD22);
#endif
}
 8006be4:	bf00      	nop
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	240008cc 	.word	0x240008cc
 8006bec:	40000800 	.word	0x40000800

08006bf0 <gpt_lld_start>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d10d      	bne.n	8006c1c <gpt_lld_start+0x2c>
#endif
    }
#endif

#if STM32_GPT_USE_TIM4
    if (&GPTD4 == gptp) {
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a1a      	ldr	r2, [pc, #104]	; (8006c6c <gpt_lld_start+0x7c>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d109      	bne.n	8006c1c <gpt_lld_start+0x2c>
      rccEnableTIM4(true);
 8006c08:	2101      	movs	r1, #1
 8006c0a:	2004      	movs	r0, #4
 8006c0c:	f7ff ffa8 	bl	8006b60 <rccEnableAPB1L>
      rccResetTIM4();
 8006c10:	2004      	movs	r0, #4
 8006c12:	f7ff ffd3 	bl	8006bbc <rccResetAPB1L>
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_GPT_TIM4_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM4CLK)
      gptp->clock = STM32_TIM4CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a15      	ldr	r2, [pc, #84]	; (8006c70 <gpt_lld_start+0x80>)
 8006c1a:	609a      	str	r2, [r3, #8]
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	81fb      	strh	r3, [r7, #14]
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0U;                         /* Initially stopped.       */
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
  gptp->tim->CR2  = gptp->config->cr2;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	6892      	ldr	r2, [r2, #8]
 8006c42:	605a      	str	r2, [r3, #4]
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	89fa      	ldrh	r2, [r7, #14]
 8006c4a:	629a      	str	r2, [r3, #40]	; 0x28
  gptp->tim->SR   = 0U;                         /* Clear pending IRQs.      */
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	611a      	str	r2, [r3, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	68da      	ldr	r2, [r3, #12]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006c62:	60da      	str	r2, [r3, #12]
                    ~STM32_TIM_DIER_IRQ_MASK;
}
 8006c64:	bf00      	nop
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	240008cc 	.word	0x240008cc
 8006c70:	0bebc200 	.word	0x0bebc200

08006c74 <gpt_lld_start_timer>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @notapi
 */
void gpt_lld_start_timer(GPTDriver *gptp, gptcnt_t interval) {
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]

  osalDbgAssert(interval > (gptcnt_t)0, "invalid interval");

  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	3a01      	subs	r2, #1
 8006c86:	62da      	str	r2, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0U;                          /* Reset counter.           */
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	625a      	str	r2, [r3, #36]	; 0x24

  /* NOTE: After generating the UG event it takes several clock cycles before
     SR bit 0 goes to 1. This is why the clearing of CNT has been inserted
     before the clearing of SR, to give it some time.*/
  gptp->tim->SR  = 0U;                          /* Clear pending IRQs.      */
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d007      	beq.n	8006cba <gpt_lld_start_timer+0x46>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f042 0201 	orr.w	r2, r2, #1
 8006cb8:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	2285      	movs	r2, #133	; 0x85
 8006cc0:	601a      	str	r2, [r3, #0]
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bc80      	pop	{r7}
 8006cca:	4770      	bx	lr

08006ccc <gpt_lld_stop_timer>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]

  gptp->tim->CR1 = 0U;                          /* Initially stopped.       */
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]
  gptp->tim->SR  = 0U;                          /* Clear pending IRQs.      */
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	611a      	str	r2, [r3, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006cf2:	60da      	str	r2, [r3, #12]
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bc80      	pop	{r7}
 8006cfc:	4770      	bx	lr

08006cfe <gpt_lld_serve_interrupt>:
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b084      	sub	sp, #16
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr  = gptp->tim->SR;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	60fb      	str	r3, [r7, #12]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	4013      	ands	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  gptp->tim->SR = ~sr;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	43d2      	mvns	r2, r2
 8006d24:	611a      	str	r2, [r3, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f003 0301 	and.w	r3, r3, #1
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d013      	beq.n	8006d58 <gpt_lld_serve_interrupt+0x5a>
    _gpt_isr_invoke_cb(gptp);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	2b04      	cmp	r3, #4
 8006d36:	d105      	bne.n	8006d44 <gpt_lld_serve_interrupt+0x46>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2202      	movs	r2, #2
 8006d3c:	701a      	strb	r2, [r3, #0]
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7ff ffc4 	bl	8006ccc <gpt_lld_stop_timer>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d004      	beq.n	8006d58 <gpt_lld_serve_interrupt+0x5a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	4798      	blx	r3
  }
}
 8006d58:	bf00      	nop
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	2330      	movs	r3, #48	; 0x30
 8006d68:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f383 8811 	msr	BASEPRI, r3
}
 8006d70:	bf00      	nop
}
 8006d72:	bf00      	nop
}
 8006d74:	bf00      	nop
}
 8006d76:	bf00      	nop
 8006d78:	370c      	adds	r7, #12
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bc80      	pop	{r7}
 8006d7e:	4770      	bx	lr

08006d80 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	2300      	movs	r3, #0
 8006d88:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f383 8811 	msr	BASEPRI, r3
}
 8006d90:	bf00      	nop
}
 8006d92:	bf00      	nop
}
 8006d94:	bf00      	nop
}
 8006d96:	bf00      	nop
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bc80      	pop	{r7}
 8006d9e:	4770      	bx	lr

08006da0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8006da4:	f7ff ffdc 	bl	8006d60 <chSysLockFromISR>
}
 8006da8:	bf00      	nop
 8006daa:	bd80      	pop	{r7, pc}

08006dac <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006dac:	b580      	push	{r7, lr}
 8006dae:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006db0:	f7ff ffe6 	bl	8006d80 <chSysUnlockFromISR>
}
 8006db4:	bf00      	nop
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8006dc2:	6839      	ldr	r1, [r7, #0]
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f001 ff94 	bl	8008cf2 <chEvtBroadcastFlagsI>
}
 8006dca:	bf00      	nop
 8006dcc:	3708      	adds	r7, #8
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
	...

08006dd4 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	460b      	mov	r3, r1
 8006dde:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006de0:	4b12      	ldr	r3, [pc, #72]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006de2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006de6:	4911      	ldr	r1, [pc, #68]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006df0:	78fb      	ldrb	r3, [r7, #3]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d008      	beq.n	8006e08 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006df6:	4b0d      	ldr	r3, [pc, #52]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006df8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006dfc:	490b      	ldr	r1, [pc, #44]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006e06:	e008      	b.n	8006e1a <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006e08:	4b08      	ldr	r3, [pc, #32]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006e0a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	43db      	mvns	r3, r3
 8006e12:	4906      	ldr	r1, [pc, #24]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006e1a:	4b04      	ldr	r3, [pc, #16]	; (8006e2c <rccEnableAPB1L+0x58>)
 8006e1c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bc80      	pop	{r7}
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	58024400 	.word	0x58024400

08006e30 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	460b      	mov	r3, r1
 8006e3a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 8006e3c:	4b12      	ldr	r3, [pc, #72]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e3e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006e42:	4911      	ldr	r1, [pc, #68]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 8006e4c:	78fb      	ldrb	r3, [r7, #3]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d008      	beq.n	8006e64 <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 8006e52:	4b0d      	ldr	r3, [pc, #52]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e54:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006e58:	490b      	ldr	r1, [pc, #44]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 8006e62:	e008      	b.n	8006e76 <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 8006e64:	4b08      	ldr	r3, [pc, #32]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e66:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	4906      	ldr	r1, [pc, #24]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e70:	4013      	ands	r3, r2
 8006e72:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8006e76:	4b04      	ldr	r3, [pc, #16]	; (8006e88 <rccEnableAPB2+0x58>)
 8006e78:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bc80      	pop	{r7}
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	58024400 	.word	0x58024400

08006e8c <usart_init>:
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] config    the architecture-dependent serial driver configuration
 */
static void usart_init(SerialDriver *sdp,
                       const SerialConfig *config) {
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint32_t brr, clock;
  USART_TypeDef *u = sdp->usart;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e9a:	613b      	str	r3, [r7, #16]

  /* Baud rate setting.*/
  clock = sdp->clock;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ea0:	60fb      	str	r3, [r7, #12]
    osalDbgAssert((brr >= 0x300) && (brr < 0x100000), "invalid BRR value");
  }
  else
#endif
  {
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	085a      	lsrs	r2, r3, #1
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	441a      	add	r2, r3
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb4:	617b      	str	r3, [r7, #20]

    /* Correcting BRR value when oversampling by 8 instead of 16.
       Fraction is still 4 bits wide, but only lower 3 bits used.
       Mantissa is doubled, but Fraction is left the same.*/
    if (config->cr1 & USART_CR1_OVER8)
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d008      	beq.n	8006ed4 <usart_init+0x48>
      brr = ((brr & ~7) * 2) | (brr & 7);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f023 0307 	bic.w	r3, r3, #7
 8006ec8:	005a      	lsls	r2, r3, #1
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f003 0307 	and.w	r3, r3, #7
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]

    osalDbgAssert(brr < 0x10000, "invalid BRR value");
  }
  u->BRR = brr;
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	60da      	str	r2, [r3, #12]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	605a      	str	r2, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	f043 0201 	orr.w	r2, r3, #1
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	609a      	str	r2, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	685a      	ldr	r2, [r3, #4]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8006ef6:	f240 132d 	movw	r3, #301	; 0x12d
 8006efa:	4313      	orrs	r3, r2
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	6013      	str	r3, [r2, #0]
                         USART_CR1_RE;
  u->ICR = 0xFFFFFFFFU;
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	f04f 32ff 	mov.w	r2, #4294967295
 8006f06:	621a      	str	r2, [r3, #32]

  /* Deciding mask to be applied on the data register on receive, this is
     required in order to mask out the parity bit.*/
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d018      	beq.n	8006f46 <usart_init+0xba>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d003      	beq.n	8006f28 <usart_init+0x9c>
 8006f20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f24:	d005      	beq.n	8006f32 <usart_init+0xa6>
 8006f26:	e009      	b.n	8006f3c <usart_init+0xb0>
    case 0:
      sdp->rxmask = 0x7F;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	227f      	movs	r2, #127	; 0x7f
 8006f2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      break;
 8006f30:	e00e      	b.n	8006f50 <usart_init+0xc4>
    case USART_CR1_M_1:
      sdp->rxmask = 0x3F;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	223f      	movs	r2, #63	; 0x3f
 8006f36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      break;
 8006f3a:	e009      	b.n	8006f50 <usart_init+0xc4>
    default:
      sdp->rxmask = 0xFF;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	22ff      	movs	r2, #255	; 0xff
 8006f40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    }
  }
  else {
    sdp->rxmask = 0xFF;
  }
}
 8006f44:	e004      	b.n	8006f50 <usart_init+0xc4>
    sdp->rxmask = 0xFF;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	22ff      	movs	r2, #255	; 0xff
 8006f4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 8006f4e:	e7ff      	b.n	8006f50 <usart_init+0xc4>
 8006f50:	bf00      	nop
 8006f52:	371c      	adds	r7, #28
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bc80      	pop	{r7}
 8006f58:	4770      	bx	lr

08006f5a <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b084      	sub	sp, #16
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
 8006f62:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	f003 0308 	and.w	r3, r3, #8
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f78:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	f003 0301 	and.w	r3, r3, #1
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d003      	beq.n	8006f8c <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f043 0320 	orr.w	r3, r3, #32
 8006f8a:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	f003 0302 	and.w	r3, r3, #2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f9c:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d003      	beq.n	8006fb0 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fae:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 8006fb0:	f7ff fef6 	bl	8006da0 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	68f9      	ldr	r1, [r7, #12]
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7ff fefc 	bl	8006db8 <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 8006fc0:	f7ff fef4 	bl	8006dac <osalSysUnlockFromISR>
}
 8006fc4:	bf00      	nop
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006fd4:	4b05      	ldr	r3, [pc, #20]	; (8006fec <notify1+0x20>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a04      	ldr	r2, [pc, #16]	; (8006fec <notify1+0x20>)
 8006fda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006fde:	6013      	str	r3, [r2, #0]
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bc80      	pop	{r7}
 8006fe8:	4770      	bx	lr
 8006fea:	bf00      	nop
 8006fec:	40011000 	.word	0x40011000

08006ff0 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006ff8:	4b05      	ldr	r3, [pc, #20]	; (8007010 <notify5+0x20>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a04      	ldr	r2, [pc, #16]	; (8007010 <notify5+0x20>)
 8006ffe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007002:	6013      	str	r3, [r2, #0]
}
 8007004:	bf00      	nop
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	bc80      	pop	{r7}
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	40005000 	.word	0x40005000

08007014 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 800701a:	481a      	ldr	r0, [pc, #104]	; (8007084 <sd_lld_init+0x70>)
 800701c:	f7fa feac 	bl	8001d78 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8007020:	4b18      	ldr	r3, [pc, #96]	; (8007084 <sd_lld_init+0x70>)
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	2300      	movs	r3, #0
 8007026:	2210      	movs	r2, #16
 8007028:	4917      	ldr	r1, [pc, #92]	; (8007088 <sd_lld_init+0x74>)
 800702a:	4818      	ldr	r0, [pc, #96]	; (800708c <sd_lld_init+0x78>)
 800702c:	f7fa fa95 	bl	800155a <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8007030:	4b14      	ldr	r3, [pc, #80]	; (8007084 <sd_lld_init+0x70>)
 8007032:	9300      	str	r3, [sp, #0]
 8007034:	4b16      	ldr	r3, [pc, #88]	; (8007090 <sd_lld_init+0x7c>)
 8007036:	2210      	movs	r2, #16
 8007038:	4916      	ldr	r1, [pc, #88]	; (8007094 <sd_lld_init+0x80>)
 800703a:	4817      	ldr	r0, [pc, #92]	; (8007098 <sd_lld_init+0x84>)
 800703c:	f7fa fb6f 	bl	800171e <oqObjectInit>
  SD1.usart = USART1;
 8007040:	4b10      	ldr	r3, [pc, #64]	; (8007084 <sd_lld_init+0x70>)
 8007042:	4a16      	ldr	r2, [pc, #88]	; (800709c <sd_lld_init+0x88>)
 8007044:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8007046:	4b0f      	ldr	r3, [pc, #60]	; (8007084 <sd_lld_init+0x70>)
 8007048:	4a15      	ldr	r2, [pc, #84]	; (80070a0 <sd_lld_init+0x8c>)
 800704a:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 800704c:	4815      	ldr	r0, [pc, #84]	; (80070a4 <sd_lld_init+0x90>)
 800704e:	f7fa fe93 	bl	8001d78 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8007052:	4b14      	ldr	r3, [pc, #80]	; (80070a4 <sd_lld_init+0x90>)
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	2300      	movs	r3, #0
 8007058:	2210      	movs	r2, #16
 800705a:	4913      	ldr	r1, [pc, #76]	; (80070a8 <sd_lld_init+0x94>)
 800705c:	4813      	ldr	r0, [pc, #76]	; (80070ac <sd_lld_init+0x98>)
 800705e:	f7fa fa7c 	bl	800155a <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8007062:	4b10      	ldr	r3, [pc, #64]	; (80070a4 <sd_lld_init+0x90>)
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	4b12      	ldr	r3, [pc, #72]	; (80070b0 <sd_lld_init+0x9c>)
 8007068:	2210      	movs	r2, #16
 800706a:	4912      	ldr	r1, [pc, #72]	; (80070b4 <sd_lld_init+0xa0>)
 800706c:	4812      	ldr	r0, [pc, #72]	; (80070b8 <sd_lld_init+0xa4>)
 800706e:	f7fa fb56 	bl	800171e <oqObjectInit>
  SD5.usart = UART5;
 8007072:	4b0c      	ldr	r3, [pc, #48]	; (80070a4 <sd_lld_init+0x90>)
 8007074:	4a11      	ldr	r2, [pc, #68]	; (80070bc <sd_lld_init+0xa8>)
 8007076:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8007078:	4b0a      	ldr	r3, [pc, #40]	; (80070a4 <sd_lld_init+0x90>)
 800707a:	4a09      	ldr	r2, [pc, #36]	; (80070a0 <sd_lld_init+0x8c>)
 800707c:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 800707e:	bf00      	nop
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	240008dc 	.word	0x240008dc
 8007088:	2400099c 	.word	0x2400099c
 800708c:	240008e8 	.word	0x240008e8
 8007090:	08006fcd 	.word	0x08006fcd
 8007094:	240009ac 	.word	0x240009ac
 8007098:	2400090c 	.word	0x2400090c
 800709c:	40011000 	.word	0x40011000
 80070a0:	05f5e100 	.word	0x05f5e100
 80070a4:	2400093c 	.word	0x2400093c
 80070a8:	240009bc 	.word	0x240009bc
 80070ac:	24000948 	.word	0x24000948
 80070b0:	08006ff1 	.word	0x08006ff1
 80070b4:	240009cc 	.word	0x240009cc
 80070b8:	2400096c 	.word	0x2400096c
 80070bc:	40005000 	.word	0x40005000

080070c0 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]

  if (config == NULL)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d101      	bne.n	80070d4 <sd_lld_start+0x14>
    config = &default_config;
 80070d0:	4b0f      	ldr	r3, [pc, #60]	; (8007110 <sd_lld_start+0x50>)
 80070d2:	603b      	str	r3, [r7, #0]

  if (sdp->state == SD_STOP) {
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	7a1b      	ldrb	r3, [r3, #8]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d110      	bne.n	80070fe <sd_lld_start+0x3e>
#if STM32_SERIAL_USE_USART1
    if (&SD1 == sdp) {
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a0d      	ldr	r2, [pc, #52]	; (8007114 <sd_lld_start+0x54>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d103      	bne.n	80070ec <sd_lld_start+0x2c>
      rccEnableUSART1(true);
 80070e4:	2101      	movs	r1, #1
 80070e6:	2010      	movs	r0, #16
 80070e8:	f7ff fea2 	bl	8006e30 <rccEnableAPB2>
    if (&SD4 == sdp) {
      rccEnableUART4(true);
    }
#endif
#if STM32_SERIAL_USE_UART5
    if (&SD5 == sdp) {
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a0a      	ldr	r2, [pc, #40]	; (8007118 <sd_lld_start+0x58>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d104      	bne.n	80070fe <sd_lld_start+0x3e>
      rccEnableUART5(true);
 80070f4:	2101      	movs	r1, #1
 80070f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80070fa:	f7ff fe6b 	bl	8006dd4 <rccEnableAPB1L>
    if (&LPSD1 == sdp) {
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
 80070fe:	6839      	ldr	r1, [r7, #0]
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f7ff fec3 	bl	8006e8c <usart_init>
}
 8007106:	bf00      	nop
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	0801200c 	.word	0x0801200c
 8007114:	240008dc 	.word	0x240008dc
 8007118:	2400093c 	.word	0x2400093c

0800711c <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007128:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 8007140:	6939      	ldr	r1, [r7, #16]
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f7ff ff09 	bl	8006f5a <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800714e:	2b00      	cmp	r3, #0
 8007150:	d01e      	beq.n	8007190 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8007152:	f7ff fe25 	bl	8006da0 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	3304      	adds	r3, #4
 800715a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800715e:	4618      	mov	r0, r3
 8007160:	f7ff fe2a 	bl	8006db8 <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8007164:	f7ff fe22 	bl	8006dac <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8007168:	e012      	b.n	8007190 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800716a:	f7ff fe19 	bl	8006da0 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007172:	b2da      	uxtb	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800717a:	4013      	ands	r3, r2
 800717c:	b2db      	uxtb	r3, r3
 800717e:	4619      	mov	r1, r3
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f7fa fe26 	bl	8001dd2 <sdIncomingDataI>
    osalSysUnlockFromISR();
 8007186:	f7ff fe11 	bl	8006dac <osalSysUnlockFromISR>

    isr = u->ISR;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	69db      	ldr	r3, [r3, #28]
 800718e:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	f003 0320 	and.w	r3, r3, #32
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e7      	bne.n	800716a <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d025      	beq.n	80071f6 <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 80071aa:	e01f      	b.n	80071ec <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 80071ac:	f7ff fdf8 	bl	8006da0 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	3330      	adds	r3, #48	; 0x30
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fa fb18 	bl	80017ea <oqGetI>
 80071ba:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	da0c      	bge.n	80071dc <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	3304      	adds	r3, #4
 80071c6:	2108      	movs	r1, #8
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7ff fdf5 	bl	8006db8 <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071d4:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 80071d6:	f7ff fde9 	bl	8006dac <osalSysUnlockFromISR>
        break;
 80071da:	e00c      	b.n	80071f6 <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 80071e2:	f7ff fde3 	bl	8006dac <osalSysUnlockFromISR>

      isr = u->ISR;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	69db      	ldr	r3, [r3, #28]
 80071ea:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1da      	bne.n	80071ac <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d024      	beq.n	800724a <sd_lld_serve_interrupt+0x12e>
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	d01f      	beq.n	800724a <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 800720a:	f7ff fdc9 	bl	8006da0 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007216:	429a      	cmp	r2, r3
 8007218:	d105      	bne.n	8007226 <sd_lld_serve_interrupt+0x10a>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <sd_lld_serve_interrupt+0x10a>
 8007222:	2301      	movs	r3, #1
 8007224:	e000      	b.n	8007228 <sd_lld_serve_interrupt+0x10c>
 8007226:	2300      	movs	r3, #0
 8007228:	f003 0301 	and.w	r3, r3, #1
 800722c:	b2db      	uxtb	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	d009      	beq.n	8007246 <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3304      	adds	r3, #4
 8007236:	2110      	movs	r1, #16
 8007238:	4618      	mov	r0, r3
 800723a:	f7ff fdbd 	bl	8006db8 <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007244:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 8007246:	f7ff fdb1 	bl	8006dac <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	601a      	str	r2, [r3, #0]
}
 8007250:	bf00      	nop
 8007252:	3718      	adds	r7, #24
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8007260:	4b0c      	ldr	r3, [pc, #48]	; (8007294 <__rccResetAHB4+0x3c>)
 8007262:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007266:	490b      	ldr	r1, [pc, #44]	; (8007294 <__rccResetAHB4+0x3c>)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4313      	orrs	r3, r2
 800726c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8007270:	4b08      	ldr	r3, [pc, #32]	; (8007294 <__rccResetAHB4+0x3c>)
 8007272:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	43db      	mvns	r3, r3
 800727a:	4906      	ldr	r1, [pc, #24]	; (8007294 <__rccResetAHB4+0x3c>)
 800727c:	4013      	ands	r3, r2
 800727e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8007282:	4b04      	ldr	r3, [pc, #16]	; (8007294 <__rccResetAHB4+0x3c>)
 8007284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	bc80      	pop	{r7}
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	58024400 	.word	0x58024400

08007298 <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	460b      	mov	r3, r1
 80072a2:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 80072a4:	4b12      	ldr	r3, [pc, #72]	; (80072f0 <rccEnableAHB4+0x58>)
 80072a6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80072aa:	4911      	ldr	r1, [pc, #68]	; (80072f0 <rccEnableAHB4+0x58>)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 80072b4:	78fb      	ldrb	r3, [r7, #3]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d008      	beq.n	80072cc <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 80072ba:	4b0d      	ldr	r3, [pc, #52]	; (80072f0 <rccEnableAHB4+0x58>)
 80072bc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80072c0:	490b      	ldr	r1, [pc, #44]	; (80072f0 <rccEnableAHB4+0x58>)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 80072ca:	e008      	b.n	80072de <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 80072cc:	4b08      	ldr	r3, [pc, #32]	; (80072f0 <rccEnableAHB4+0x58>)
 80072ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	43db      	mvns	r3, r3
 80072d6:	4906      	ldr	r1, [pc, #24]	; (80072f0 <rccEnableAHB4+0x58>)
 80072d8:	4013      	ands	r3, r2
 80072da:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 80072de:	4b04      	ldr	r3, [pc, #16]	; (80072f0 <rccEnableAHB4+0x58>)
 80072e0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	58024400 	.word	0x58024400

080072f4 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	689a      	ldr	r2, [r3, #8]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	68da      	ldr	r2, [r3, #12]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	691a      	ldr	r2, [r3, #16]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	695a      	ldr	r2, [r3, #20]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	699a      	ldr	r2, [r3, #24]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	601a      	str	r2, [r3, #0]
}
 8007336:	bf00      	nop
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	bc80      	pop	{r7}
 800733e:	4770      	bx	lr

08007340 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 8007340:	b580      	push	{r7, lr}
 8007342:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8007344:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8007348:	f7ff ff86 	bl	8007258 <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 800734c:	2101      	movs	r1, #1
 800734e:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8007352:	f7ff ffa1 	bl	8007298 <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 8007356:	4917      	ldr	r1, [pc, #92]	; (80073b4 <stm32_gpio_init+0x74>)
 8007358:	4817      	ldr	r0, [pc, #92]	; (80073b8 <stm32_gpio_init+0x78>)
 800735a:	f7ff ffcb 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 800735e:	4917      	ldr	r1, [pc, #92]	; (80073bc <stm32_gpio_init+0x7c>)
 8007360:	4817      	ldr	r0, [pc, #92]	; (80073c0 <stm32_gpio_init+0x80>)
 8007362:	f7ff ffc7 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 8007366:	4917      	ldr	r1, [pc, #92]	; (80073c4 <stm32_gpio_init+0x84>)
 8007368:	4817      	ldr	r0, [pc, #92]	; (80073c8 <stm32_gpio_init+0x88>)
 800736a:	f7ff ffc3 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 800736e:	4917      	ldr	r1, [pc, #92]	; (80073cc <stm32_gpio_init+0x8c>)
 8007370:	4817      	ldr	r0, [pc, #92]	; (80073d0 <stm32_gpio_init+0x90>)
 8007372:	f7ff ffbf 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 8007376:	4917      	ldr	r1, [pc, #92]	; (80073d4 <stm32_gpio_init+0x94>)
 8007378:	4817      	ldr	r0, [pc, #92]	; (80073d8 <stm32_gpio_init+0x98>)
 800737a:	f7ff ffbb 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 800737e:	4917      	ldr	r1, [pc, #92]	; (80073dc <stm32_gpio_init+0x9c>)
 8007380:	4817      	ldr	r0, [pc, #92]	; (80073e0 <stm32_gpio_init+0xa0>)
 8007382:	f7ff ffb7 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 8007386:	4917      	ldr	r1, [pc, #92]	; (80073e4 <stm32_gpio_init+0xa4>)
 8007388:	4817      	ldr	r0, [pc, #92]	; (80073e8 <stm32_gpio_init+0xa8>)
 800738a:	f7ff ffb3 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 800738e:	4917      	ldr	r1, [pc, #92]	; (80073ec <stm32_gpio_init+0xac>)
 8007390:	4817      	ldr	r0, [pc, #92]	; (80073f0 <stm32_gpio_init+0xb0>)
 8007392:	f7ff ffaf 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 8007396:	4917      	ldr	r1, [pc, #92]	; (80073f4 <stm32_gpio_init+0xb4>)
 8007398:	4817      	ldr	r0, [pc, #92]	; (80073f8 <stm32_gpio_init+0xb8>)
 800739a:	f7ff ffab 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 800739e:	4917      	ldr	r1, [pc, #92]	; (80073fc <stm32_gpio_init+0xbc>)
 80073a0:	4817      	ldr	r0, [pc, #92]	; (8007400 <stm32_gpio_init+0xc0>)
 80073a2:	f7ff ffa7 	bl	80072f4 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 80073a6:	4917      	ldr	r1, [pc, #92]	; (8007404 <stm32_gpio_init+0xc4>)
 80073a8:	4817      	ldr	r0, [pc, #92]	; (8007408 <stm32_gpio_init+0xc8>)
 80073aa:	f7ff ffa3 	bl	80072f4 <gpio_init>
#endif
}
 80073ae:	bf00      	nop
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	0801201c 	.word	0x0801201c
 80073b8:	58020000 	.word	0x58020000
 80073bc:	08012038 	.word	0x08012038
 80073c0:	58020400 	.word	0x58020400
 80073c4:	08012054 	.word	0x08012054
 80073c8:	58020800 	.word	0x58020800
 80073cc:	08012070 	.word	0x08012070
 80073d0:	58020c00 	.word	0x58020c00
 80073d4:	0801208c 	.word	0x0801208c
 80073d8:	58021000 	.word	0x58021000
 80073dc:	080120a8 	.word	0x080120a8
 80073e0:	58021400 	.word	0x58021400
 80073e4:	080120c4 	.word	0x080120c4
 80073e8:	58021800 	.word	0x58021800
 80073ec:	080120e0 	.word	0x080120e0
 80073f0:	58021c00 	.word	0x58021c00
 80073f4:	080120fc 	.word	0x080120fc
 80073f8:	58022000 	.word	0x58022000
 80073fc:	08012118 	.word	0x08012118
 8007400:	58022400 	.word	0x58022400
 8007404:	08012134 	.word	0x08012134
 8007408:	58022800 	.word	0x58022800

0800740c <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800740c:	b580      	push	{r7, lr}
 800740e:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 8007410:	f7ff ff96 	bl	8007340 <stm32_gpio_init>
  stm32_clock_init();
 8007414:	f7fb ffb4 	bl	8003380 <stm32_clock_init>
}
 8007418:	bf00      	nop
 800741a:	bd80      	pop	{r7, pc}

0800741c <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 800741c:	b480      	push	{r7}
 800741e:	af00      	add	r7, sp, #0
}
 8007420:	bf00      	nop
 8007422:	46bd      	mov	sp, r7
 8007424:	bc80      	pop	{r7}
 8007426:	4770      	bx	lr

08007428 <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 8007428:	b580      	push	{r7, lr}
 800742a:	b08a      	sub	sp, #40	; 0x28
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 8007436:	f107 0308 	add.w	r3, r7, #8
 800743a:	4618      	mov	r0, r3
 800743c:	f001 faf3 	bl	8008a26 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 8007440:	2304      	movs	r3, #4
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8007444:	f107 0308 	add.w	r3, r7, #8
 8007448:	4618      	mov	r0, r3
 800744a:	f001 fb09 	bl	8008a60 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800744e:	f107 0308 	add.w	r3, r7, #8
 8007452:	4618      	mov	r0, r3
 8007454:	f001 fb14 	bl	8008a80 <chTMStopMeasurementX>
    i--;
 8007458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745a:	3b01      	subs	r3, #1
 800745c:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 800745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1ef      	bne.n	8007444 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	601a      	str	r2, [r3, #0]
}
 800746a:	bf00      	nop
 800746c:	3728      	adds	r7, #40	; 0x28
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007472:	b480      	push	{r7}
 8007474:	b083      	sub	sp, #12
 8007476:	af00      	add	r7, sp, #0
 8007478:	2300      	movs	r3, #0
 800747a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f383 8811 	msr	BASEPRI, r3
}
 8007482:	bf00      	nop
}
 8007484:	bf00      	nop
}
 8007486:	bf00      	nop
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	bc80      	pop	{r7}
 800748e:	4770      	bx	lr

08007490 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8007494:	f001 fdea 	bl	800906c <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8007498:	f001 fe7e 	bl	8009198 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 800749c:	f001 fed6 	bl	800924c <__factory_init>
#endif
}
 80074a0:	bf00      	nop
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 80074aa:	4b12      	ldr	r3, [pc, #72]	; (80074f4 <chSysInit+0x50>)
 80074ac:	2201      	movs	r2, #1
 80074ae:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80074b0:	2300      	movs	r3, #0
 80074b2:	607b      	str	r3, [r7, #4]
 80074b4:	e008      	b.n	80074c8 <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 80074b6:	4a0f      	ldr	r2, [pc, #60]	; (80074f4 <chSysInit+0x50>)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	2200      	movs	r2, #0
 80074c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	3301      	adds	r3, #1
 80074c6:	607b      	str	r3, [r7, #4]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d0f3      	beq.n	80074b6 <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 80074ce:	480a      	ldr	r0, [pc, #40]	; (80074f8 <chSysInit+0x54>)
 80074d0:	f7ff ffaa 	bl	8007428 <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 80074d4:	f7ff ffdc 	bl	8007490 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 80074d8:	4908      	ldr	r1, [pc, #32]	; (80074fc <chSysInit+0x58>)
 80074da:	4809      	ldr	r0, [pc, #36]	; (8007500 <chSysInit+0x5c>)
 80074dc:	f000 ffc6 	bl	800846c <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 80074e0:	4b04      	ldr	r3, [pc, #16]	; (80074f4 <chSysInit+0x50>)
 80074e2:	2202      	movs	r2, #2
 80074e4:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 80074e6:	f7ff ffc4 	bl	8007472 <chSysUnlock>
}
 80074ea:	bf00      	nop
 80074ec:	3708      	adds	r7, #8
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	240009dc 	.word	0x240009dc
 80074f8:	240009e4 	.word	0x240009e4
 80074fc:	08012150 	.word	0x08012150
 8007500:	240009e8 	.word	0x240009e8

08007504 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800750c:	b672      	cpsid	i
}
 800750e:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 8007510:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 f9a6 	bl	8007864 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8007518:	4a03      	ldr	r2, [pc, #12]	; (8007528 <chSysHalt+0x24>)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8007520:	4b02      	ldr	r3, [pc, #8]	; (800752c <chSysHalt+0x28>)
 8007522:	2203      	movs	r2, #3
 8007524:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8007526:	e7fe      	b.n	8007526 <chSysHalt+0x22>
 8007528:	240009e8 	.word	0x240009e8
 800752c:	240009dc 	.word	0x240009dc

08007530 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8007530:	b580      	push	{r7, lr}
 8007532:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8007534:	f000 fc1a 	bl	8007d6c <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 8007538:	bf00      	nop
 800753a:	bd80      	pop	{r7, pc}

0800753c <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	60f8      	str	r0, [r7, #12]
 8007544:	60b9      	str	r1, [r7, #8]
 8007546:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 800754e:	6879      	ldr	r1, [r7, #4]
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8007554:	429a      	cmp	r2, r3
 8007556:	bf34      	ite	cc
 8007558:	2301      	movcc	r3, #1
 800755a:	2300      	movcs	r3, #0
 800755c:	b2db      	uxtb	r3, r3
}
 800755e:	4618      	mov	r0, r3
 8007560:	3714      	adds	r7, #20
 8007562:	46bd      	mov	sp, r7
 8007564:	bc80      	pop	{r7}
 8007566:	4770      	bx	lr

08007568 <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8007570:	4b0b      	ldr	r3, [pc, #44]	; (80075a0 <chSysPolledDelayX+0x38>)
 8007572:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 8007574:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4413      	add	r3, r2
 800757c:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 800757e:	bf00      	nop
 8007580:	4b07      	ldr	r3, [pc, #28]	; (80075a0 <chSysPolledDelayX+0x38>)
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	68ba      	ldr	r2, [r7, #8]
 8007586:	68f9      	ldr	r1, [r7, #12]
 8007588:	4618      	mov	r0, r3
 800758a:	f7ff ffd7 	bl	800753c <chSysIsCounterWithinX>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1f5      	bne.n	8007580 <chSysPolledDelayX+0x18>
  }
}
 8007594:	bf00      	nop
 8007596:	bf00      	nop
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	e0001000 	.word	0xe0001000

080075a4 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 80075ac:	4b05      	ldr	r3, [pc, #20]	; (80075c4 <chRFCUCollectFaultsI+0x20>)
 80075ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	4a03      	ldr	r2, [pc, #12]	; (80075c4 <chRFCUCollectFaultsI+0x20>)
 80075b6:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	bc80      	pop	{r7}
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	240009e8 	.word	0x240009e8

080075c8 <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 80075c8:	b580      	push	{r7, lr}
 80075ca:	af00      	add	r7, sp, #0

  return stGetCounter();
 80075cc:	f7f9 fe7d 	bl	80012ca <stGetCounter>
 80075d0:	4603      	mov	r3, r0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 80075d6:	b580      	push	{r7, lr}
 80075d8:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 80075da:	f7ff fff5 	bl	80075c8 <port_timer_get_time>
 80075de:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 80075e4:	b590      	push	{r4, r7, lr}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80075f2:	f7ff fff0 	bl	80075d6 <chVTGetSystemTimeX>
 80075f6:	4603      	mov	r3, r0
 80075f8:	6063      	str	r3, [r4, #4]
 80075fa:	4b12      	ldr	r3, [pc, #72]	; (8007644 <trace_next+0x60>)
 80075fc:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8007604:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8007608:	6813      	ldr	r3, [r2, #0]
 800760a:	f361 231f 	bfi	r3, r1, #8, #24
 800760e:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007616:	f103 0210 	add.w	r2, r3, #16
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 800762c:	429a      	cmp	r2, r3
 800762e:	d305      	bcc.n	800763c <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	bd90      	pop	{r4, r7, pc}
 8007644:	e0001000 	.word	0xe0001000

08007648 <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007656:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2280      	movs	r2, #128	; 0x80
 800765c:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f103 0208 	add.w	r2, r3, #8
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007668:	2300      	movs	r3, #0
 800766a:	60fb      	str	r3, [r7, #12]
 800766c:	e00c      	b.n	8007688 <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	011b      	lsls	r3, r3, #4
 8007674:	4413      	add	r3, r2
 8007676:	f103 0208 	add.w	r2, r3, #8
 800767a:	7813      	ldrb	r3, [r2, #0]
 800767c:	f36f 0302 	bfc	r3, #0, #3
 8007680:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	3301      	adds	r3, #1
 8007686:	60fb      	str	r3, [r7, #12]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2b7f      	cmp	r3, #127	; 0x7f
 800768c:	d9ef      	bls.n	800766e <__trace_object_init+0x26>
  }
}
 800768e:	bf00      	nop
 8007690:	bf00      	nop
 8007692:	3714      	adds	r7, #20
 8007694:	46bd      	mov	sp, r7
 8007696:	bc80      	pop	{r7}
 8007698:	4770      	bx	lr
	...

0800769c <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 80076a6:	4b18      	ldr	r3, [pc, #96]	; (8007708 <__trace_ready+0x6c>)
 80076a8:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80076b0:	f003 0301 	and.w	r3, r3, #1
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d122      	bne.n	80076fe <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076be:	7813      	ldrb	r3, [r2, #0]
 80076c0:	2101      	movs	r1, #1
 80076c2:	f361 0302 	bfi	r3, r1, #0, #3
 80076c6:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076d4:	460b      	mov	r3, r1
 80076d6:	f003 031f 	and.w	r3, r3, #31
 80076da:	b2d9      	uxtb	r1, r3
 80076dc:	7813      	ldrb	r3, [r2, #0]
 80076de:	f361 03c7 	bfi	r3, r1, #3, #5
 80076e2:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	f7ff ff73 	bl	80075e4 <trace_next>
  }
}
 80076fe:	bf00      	nop
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	240009e8 	.word	0x240009e8

0800770c <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8007716:	4b18      	ldr	r3, [pc, #96]	; (8007778 <__trace_switch+0x6c>)
 8007718:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007720:	f003 0302 	and.w	r3, r3, #2
 8007724:	2b00      	cmp	r3, #0
 8007726:	d123      	bne.n	8007770 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800772e:	7813      	ldrb	r3, [r2, #0]
 8007730:	2102      	movs	r1, #2
 8007732:	f361 0302 	bfi	r3, r1, #0, #3
 8007736:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007744:	460b      	mov	r3, r1
 8007746:	f003 031f 	and.w	r3, r3, #31
 800774a:	b2d9      	uxtb	r1, r3
 800774c:	7813      	ldrb	r3, [r2, #0]
 800774e:	f361 03c7 	bfi	r3, r1, #3, #5
 8007752:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007768:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f7ff ff3a 	bl	80075e4 <trace_next>
  }
}
 8007770:	bf00      	nop
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	240009e8 	.word	0x240009e8

0800777c <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007784:	4b19      	ldr	r3, [pc, #100]	; (80077ec <__trace_isr_enter+0x70>)
 8007786:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800778e:	f003 0304 	and.w	r3, r3, #4
 8007792:	2b00      	cmp	r3, #0
 8007794:	d126      	bne.n	80077e4 <__trace_isr_enter+0x68>
 8007796:	2330      	movs	r3, #48	; 0x30
 8007798:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f383 8811 	msr	BASEPRI, r3
}
 80077a0:	bf00      	nop
}
 80077a2:	bf00      	nop
}
 80077a4:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80077ac:	7813      	ldrb	r3, [r2, #0]
 80077ae:	2103      	movs	r1, #3
 80077b0:	f361 0302 	bfi	r3, r1, #0, #3
 80077b4:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80077bc:	7813      	ldrb	r3, [r2, #0]
 80077be:	f36f 03c7 	bfc	r3, #3, #5
 80077c2:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 80077ce:	6978      	ldr	r0, [r7, #20]
 80077d0:	f7ff ff08 	bl	80075e4 <trace_next>
 80077d4:	2300      	movs	r3, #0
 80077d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f383 8811 	msr	BASEPRI, r3
}
 80077de:	bf00      	nop
}
 80077e0:	bf00      	nop
}
 80077e2:	bf00      	nop
    port_unlock_from_isr();
  }
}
 80077e4:	bf00      	nop
 80077e6:	3718      	adds	r7, #24
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	240009e8 	.word	0x240009e8

080077f0 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 80077f8:	4b19      	ldr	r3, [pc, #100]	; (8007860 <__trace_isr_leave+0x70>)
 80077fa:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007802:	f003 0304 	and.w	r3, r3, #4
 8007806:	2b00      	cmp	r3, #0
 8007808:	d126      	bne.n	8007858 <__trace_isr_leave+0x68>
 800780a:	2330      	movs	r3, #48	; 0x30
 800780c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f383 8811 	msr	BASEPRI, r3
}
 8007814:	bf00      	nop
}
 8007816:	bf00      	nop
}
 8007818:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007820:	7813      	ldrb	r3, [r2, #0]
 8007822:	2104      	movs	r1, #4
 8007824:	f361 0302 	bfi	r3, r1, #0, #3
 8007828:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007830:	7813      	ldrb	r3, [r2, #0]
 8007832:	f36f 03c7 	bfc	r3, #3, #5
 8007836:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007842:	6978      	ldr	r0, [r7, #20]
 8007844:	f7ff fece 	bl	80075e4 <trace_next>
 8007848:	2300      	movs	r3, #0
 800784a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	f383 8811 	msr	BASEPRI, r3
}
 8007852:	bf00      	nop
}
 8007854:	bf00      	nop
}
 8007856:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007858:	bf00      	nop
 800785a:	3718      	adds	r7, #24
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	240009e8 	.word	0x240009e8

08007864 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 800786c:	4b11      	ldr	r3, [pc, #68]	; (80078b4 <__trace_halt+0x50>)
 800786e:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007876:	f003 0308 	and.w	r3, r3, #8
 800787a:	2b00      	cmp	r3, #0
 800787c:	d116      	bne.n	80078ac <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007884:	7813      	ldrb	r3, [r2, #0]
 8007886:	2105      	movs	r1, #5
 8007888:	f361 0302 	bfi	r3, r1, #0, #3
 800788c:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007894:	7813      	ldrb	r3, [r2, #0]
 8007896:	f36f 03c7 	bfc	r3, #3, #5
 800789a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f7ff fe9c 	bl	80075e4 <trace_next>
  }
}
 80078ac:	bf00      	nop
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	240009e8 	.word	0x240009e8

080078b8 <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	4413      	add	r3, r2
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bc80      	pop	{r7}
 80078d0:	4770      	bx	lr

080078d2 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 80078d2:	b480      	push	{r7}
 80078d4:	b083      	sub	sp, #12
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 80078dc:	683a      	ldr	r2, [r7, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	370c      	adds	r7, #12
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bc80      	pop	{r7}
 80078ea:	4770      	bx	lr

080078ec <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	bf0c      	ite	eq
 80078fe:	2301      	moveq	r3, #1
 8007900:	2300      	movne	r3, #0
 8007902:	b2db      	uxtb	r3, r3
}
 8007904:	4618      	mov	r0, r3
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	bc80      	pop	{r7}
 800790c:	4770      	bx	lr

0800790e <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 800790e:	b480      	push	{r7}
 8007910:	b083      	sub	sp, #12
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	683a      	ldr	r2, [r7, #0]
 800791e:	429a      	cmp	r2, r3
 8007920:	bf0c      	ite	eq
 8007922:	2301      	moveq	r3, #1
 8007924:	2300      	movne	r3, #0
 8007926:	b2db      	uxtb	r3, r3
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	bc80      	pop	{r7}
 8007930:	4770      	bx	lr

08007932 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8007932:	b480      	push	{r7}
 8007934:	b085      	sub	sp, #20
 8007936:	af00      	add	r7, sp, #0
 8007938:	60f8      	str	r0, [r7, #12]
 800793a:	60b9      	str	r1, [r7, #8]
 800793c:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	601a      	str	r2, [r3, #0]
}
 8007962:	bf00      	nop
 8007964:	3714      	adds	r7, #20
 8007966:	46bd      	mov	sp, r7
 8007968:	bc80      	pop	{r7}
 800796a:	4770      	bx	lr

0800796c <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 800796c:	b480      	push	{r7}
 800796e:	b085      	sub	sp, #20
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	685a      	ldr	r2, [r3, #4]
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	605a      	str	r2, [r3, #4]
}
 800799c:	bf00      	nop
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bc80      	pop	{r7}
 80079a4:	4770      	bx	lr

080079a6 <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 80079a6:	b580      	push	{r7, lr}
 80079a8:	b086      	sub	sp, #24
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	60f8      	str	r0, [r7, #12]
 80079ae:	60b9      	str	r1, [r7, #8]
 80079b0:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 80079b8:	e007      	b.n	80079ca <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	bf8c      	ite	hi
 80079d4:	2301      	movhi	r3, #1
 80079d6:	2300      	movls	r3, #0
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1ed      	bne.n	80079ba <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	68b9      	ldr	r1, [r7, #8]
 80079e2:	6978      	ldr	r0, [r7, #20]
 80079e4:	f7ff ffc2 	bl	800796c <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	689a      	ldr	r2, [r3, #8]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	1ad2      	subs	r2, r2, r3
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f04f 32ff 	mov.w	r2, #4294967295
 80079fa:	609a      	str	r2, [r3, #8]
}
 80079fc:	bf00      	nop
 80079fe:	3718      	adds	r7, #24
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}

08007a04 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	605a      	str	r2, [r3, #4]

  return dlp;
 8007a22:	68fb      	ldr	r3, [r7, #12]
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr

08007a2e <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8007a2e:	b480      	push	{r7}
 8007a30:	b083      	sub	sp, #12
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	6812      	ldr	r2, [r2, #0]
 8007a3e:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	6852      	ldr	r2, [r2, #4]
 8007a48:	605a      	str	r2, [r3, #4]

  return dlp;
 8007a4a:	687b      	ldr	r3, [r7, #4]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bc80      	pop	{r7}
 8007a54:	4770      	bx	lr

08007a56 <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b082      	sub	sp, #8
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f7f9 fc3a 	bl	80012d8 <stStartAlarm>
}
 8007a64:	bf00      	nop
 8007a66:	3708      	adds	r7, #8
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	af00      	add	r7, sp, #0
  stStopAlarm();
 8007a70:	f7f9 fc3d 	bl	80012ee <stStopAlarm>
}
 8007a74:	bf00      	nop
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f7f9 fc3a 	bl	80012fa <stSetAlarm>
}
 8007a86:	bf00      	nop
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	af00      	add	r7, sp, #0
  return stGetCounter();
 8007a92:	f7f9 fc1a 	bl	80012ca <stGetCounter>
 8007a96:	4603      	mov	r3, r0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	2330      	movs	r3, #48	; 0x30
 8007aa4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f383 8811 	msr	BASEPRI, r3
}
 8007aac:	bf00      	nop
}
 8007aae:	bf00      	nop
}
 8007ab0:	bf00      	nop
}
 8007ab2:	bf00      	nop
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr

08007abc <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f383 8811 	msr	BASEPRI, r3
}
 8007acc:	bf00      	nop
}
 8007ace:	bf00      	nop
}
 8007ad0:	bf00      	nop
}
 8007ad2:	bf00      	nop
 8007ad4:	370c      	adds	r7, #12
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bc80      	pop	{r7}
 8007ada:	4770      	bx	lr

08007adc <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007adc:	b580      	push	{r7, lr}
 8007ade:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8007ae0:	f7ff ffd5 	bl	8007a8e <port_timer_get_time>
 8007ae4:	4603      	mov	r3, r0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b086      	sub	sp, #24
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
 8007af2:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007af4:	2302      	movs	r3, #2
 8007af6:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8007af8:	683a      	ldr	r2, [r7, #0]
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d201      	bcs.n	8007b04 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8007b04:	6839      	ldr	r1, [r7, #0]
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f7ff fed6 	bl	80078b8 <chTimeAddX>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff ffb2 	bl	8007a78 <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007b14:	f7ff ffe2 	bl	8007adc <chVTGetSystemTimeX>
 8007b18:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8007b1a:	6939      	ldr	r1, [r7, #16]
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7ff fed8 	bl	80078d2 <chTimeDiffX>
 8007b22:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	bf34      	ite	cc
 8007b2c:	2301      	movcc	r3, #1
 8007b2e:	2300      	movcs	r3, #0
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d107      	bne.n	8007b46 <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	603b      	str	r3, [r7, #0]
  while (true) {
 8007b44:	e7de      	b.n	8007b04 <vt_set_alarm+0x1a>
      break;
 8007b46:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d902      	bls.n	8007b54 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007b4e:	2001      	movs	r0, #1
 8007b50:	f7ff fd28 	bl	80075a4 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007b54:	bf00      	nop
 8007b56:	3718      	adds	r7, #24
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	68b9      	ldr	r1, [r7, #8]
 8007b74:	683a      	ldr	r2, [r7, #0]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7ff fedb 	bl	8007932 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8007b80:	683a      	ldr	r2, [r7, #0]
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d201      	bcs.n	8007b8c <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	6839      	ldr	r1, [r7, #0]
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7ff fe90 	bl	80078b8 <chTimeAddX>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f7ff ff5b 	bl	8007a56 <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007ba0:	f7ff ff9c 	bl	8007adc <chVTGetSystemTimeX>
 8007ba4:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8007ba6:	6939      	ldr	r1, [r7, #16]
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f7ff fe92 	bl	80078d2 <chTimeDiffX>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	bf8c      	ite	hi
 8007bb6:	2301      	movhi	r3, #1
 8007bb8:	2300      	movls	r3, #0
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d10f      	bne.n	8007be0 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8007bc6:	6979      	ldr	r1, [r7, #20]
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7ff fe75 	bl	80078b8 <chTimeAddX>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7ff ff51 	bl	8007a78 <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	603b      	str	r3, [r7, #0]
  while (true) {
 8007bde:	e7df      	b.n	8007ba0 <vt_insert_first+0x44>
      break;
 8007be0:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d902      	bls.n	8007bee <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007be8:	2001      	movs	r0, #1
 8007bea:	f7ff fcdb 	bl	80075a4 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007bee:	bf00      	nop
 8007bf0:	3718      	adds	r7, #24
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b088      	sub	sp, #32
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	60b9      	str	r1, [r7, #8]
 8007c00:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8007c02:	f7ff ff6b 	bl	8007adc <chVTGetSystemTimeX>
 8007c06:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7ff fe6e 	bl	80078ec <ch_dlist_isempty>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d006      	beq.n	8007c24 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	69ba      	ldr	r2, [r7, #24]
 8007c1a:	68b9      	ldr	r1, [r7, #8]
 8007c1c:	68f8      	ldr	r0, [r7, #12]
 8007c1e:	f7ff ff9d 	bl	8007b5c <vt_insert_first>

      return;
 8007c22:	e020      	b.n	8007c66 <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	69b9      	ldr	r1, [r7, #24]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7ff fe51 	bl	80078d2 <chTimeDiffX>
 8007c30:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4413      	add	r3, r2
 8007c38:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 8007c3a:	69fa      	ldr	r2, [r7, #28]
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d201      	bcs.n	8007c46 <vt_enqueue+0x50>
      delta = delay;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	69fa      	ldr	r2, [r7, #28]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d203      	bcs.n	8007c5a <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 8007c52:	6879      	ldr	r1, [r7, #4]
 8007c54:	69b8      	ldr	r0, [r7, #24]
 8007c56:	f7ff ff48 	bl	8007aea <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	68b9      	ldr	r1, [r7, #8]
 8007c5e:	69fa      	ldr	r2, [r7, #28]
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7ff fea0 	bl	80079a6 <ch_dlist_insert>
}
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b086      	sub	sp, #24
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007c7a:	4b0a      	ldr	r3, [pc, #40]	; (8007ca4 <chVTDoSetI+0x38>)
 8007c7c:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8007c90:	68ba      	ldr	r2, [r7, #8]
 8007c92:	68f9      	ldr	r1, [r7, #12]
 8007c94:	6978      	ldr	r0, [r7, #20]
 8007c96:	f7ff ffae 	bl	8007bf6 <vt_enqueue>
}
 8007c9a:	bf00      	nop
 8007c9c:	3718      	adds	r7, #24
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	240009f8 	.word	0x240009f8

08007ca8 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007cb0:	4b2d      	ldr	r3, [pc, #180]	; (8007d68 <chVTDoResetI+0xc0>)
 8007cb2:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	4611      	mov	r1, r2
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7ff fe27 	bl	800790e <ch_dlist_isfirst>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	f083 0301 	eor.w	r3, r3, #1
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d014      	beq.n	8007cf6 <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7ff fead 	bl	8007a2e <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6899      	ldr	r1, [r3, #8]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689a      	ldr	r2, [r3, #8]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	440a      	add	r2, r1
 8007ce4:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf2:	609a      	str	r2, [r3, #8]

    return;
 8007cf4:	e035      	b.n	8007d62 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f7ff fe83 	bl	8007a04 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f7ff fdf0 	bl	80078ec <ch_dlist_isempty>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d002      	beq.n	8007d18 <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 8007d12:	f7ff feab 	bl	8007a6c <port_timer_stop_alarm>

    return;
 8007d16:	e024      	b.n	8007d62 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	6899      	ldr	r1, [r3, #8]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	689a      	ldr	r2, [r3, #8]
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	440a      	add	r2, r1
 8007d28:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 8007d2a:	f7ff fed7 	bl	8007adc <chVTGetSystemTimeX>
 8007d2e:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	6939      	ldr	r1, [r7, #16]
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7ff fdcb 	bl	80078d2 <chTimeDiffX>
 8007d3c:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d20a      	bcs.n	8007d60 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	689a      	ldr	r2, [r3, #8]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	1ad3      	subs	r3, r2, r3
 8007d54:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8007d56:	68b9      	ldr	r1, [r7, #8]
 8007d58:	6938      	ldr	r0, [r7, #16]
 8007d5a:	f7ff fec6 	bl	8007aea <vt_set_alarm>
 8007d5e:	e000      	b.n	8007d62 <chVTDoResetI+0xba>
    return;
 8007d60:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007d62:	3718      	adds	r7, #24
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	240009f8 	.word	0x240009f8

08007d6c <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b088      	sub	sp, #32
 8007d70:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007d72:	4b4d      	ldr	r3, [pc, #308]	; (8007ea8 <chVTDoTickI+0x13c>)
 8007d74:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 8007d7c:	f7ff feae 	bl	8007adc <chVTGetSystemTimeX>
 8007d80:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7ff fda2 	bl	80078d2 <chTimeDiffX>
 8007d8e:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d366      	bcc.n	8007e68 <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	68da      	ldr	r2, [r3, #12]
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	4619      	mov	r1, r3
 8007da4:	4610      	mov	r0, r2
 8007da6:	f7ff fd87 	bl	80078b8 <chTimeAddX>
 8007daa:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	4618      	mov	r0, r3
 8007db6:	f7ff fe3a 	bl	8007a2e <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7ff fd92 	bl	80078ec <ch_dlist_isempty>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 8007dce:	f7ff fe4d 	bl	8007a6c <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8007dd2:	f7ff fe73 	bl	8007abc <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	68db      	ldr	r3, [r3, #12]
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	6912      	ldr	r2, [r2, #16]
 8007dde:	4611      	mov	r1, r2
 8007de0:	6938      	ldr	r0, [r7, #16]
 8007de2:	4798      	blx	r3

    chSysLockFromISR();
 8007de4:	f7ff fe5a 	bl	8007a9c <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	695b      	ldr	r3, [r3, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bf14      	ite	ne
 8007df0:	2301      	movne	r3, #1
 8007df2:	2300      	moveq	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d0bd      	beq.n	8007d76 <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 8007dfa:	f7ff fe6f 	bl	8007adc <chVTGetSystemTimeX>
 8007dfe:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 8007e00:	68f9      	ldr	r1, [r7, #12]
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f7ff fd65 	bl	80078d2 <chTimeDiffX>
 8007e08:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d905      	bls.n	8007e20 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8007e14:	2002      	movs	r0, #2
 8007e16:	f7ff fbc5 	bl	80075a4 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61bb      	str	r3, [r7, #24]
 8007e1e:	e004      	b.n	8007e2a <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	695a      	ldr	r2, [r3, #20]
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7ff fd5d 	bl	80078ec <ch_dlist_isempty>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d006      	beq.n	8007e46 <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	6939      	ldr	r1, [r7, #16]
 8007e3e:	6978      	ldr	r0, [r7, #20]
 8007e40:	f7ff fe8c 	bl	8007b5c <vt_insert_first>

        return;
 8007e44:	e02c      	b.n	8007ea0 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 8007e46:	68ba      	ldr	r2, [r7, #8]
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 8007e4e:	69fa      	ldr	r2, [r7, #28]
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d201      	bcs.n	8007e5a <chVTDoTickI+0xee>
        delta = delay;
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	6939      	ldr	r1, [r7, #16]
 8007e5e:	69fa      	ldr	r2, [r7, #28]
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7ff fda0 	bl	80079a6 <ch_dlist_insert>
  while (true) {
 8007e66:	e786      	b.n	8007d76 <chVTDoTickI+0xa>
      break;
 8007e68:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7ff fd3d 	bl	80078ec <ch_dlist_isempty>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d112      	bne.n	8007e9e <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	68da      	ldr	r2, [r3, #12]
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	441a      	add	r2, r3
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	689a      	ldr	r2, [r3, #8]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	1ad2      	subs	r2, r2, r3
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	4619      	mov	r1, r3
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff fe27 	bl	8007aea <vt_set_alarm>
 8007e9c:	e000      	b.n	8007ea0 <chVTDoTickI+0x134>
    return;
 8007e9e:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007ea0:	3720      	adds	r7, #32
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	240009f8 	.word	0x240009f8

08007eac <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	6812      	ldr	r2, [r2, #0]
 8007ebc:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	6852      	ldr	r2, [r2, #4]
 8007ec6:	605a      	str	r2, [r3, #4]
  return p;
 8007ec8:	687b      	ldr	r3, [r7, #4]
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bc80      	pop	{r7}
 8007ed2:	4770      	bx	lr

08007ed4 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	605a      	str	r2, [r3, #4]
  return p;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3714      	adds	r7, #20
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bc80      	pop	{r7}
 8007efc:	4770      	bx	lr

08007efe <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 8007efe:	b480      	push	{r7}
 8007f00:	b083      	sub	sp, #12
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	689a      	ldr	r2, [r3, #8]
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	bf2c      	ite	cs
 8007f1a:	2301      	movcs	r3, #1
 8007f1c:	2300      	movcc	r3, #0
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1f1      	bne.n	8007f08 <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	685a      	ldr	r2, [r3, #4]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	683a      	ldr	r2, [r7, #0]
 8007f38:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	683a      	ldr	r2, [r7, #0]
 8007f3e:	605a      	str	r2, [r3, #4]
  return p;
 8007f40:	683b      	ldr	r3, [r7, #0]
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr

08007f4c <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689a      	ldr	r2, [r3, #8]
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	bf8c      	ite	hi
 8007f68:	2301      	movhi	r3, #1
 8007f6a:	2300      	movls	r3, #0
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1f1      	bne.n	8007f56 <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	685a      	ldr	r2, [r3, #4]
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	683a      	ldr	r2, [r7, #0]
 8007f86:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	605a      	str	r2, [r3, #4]
  return p;
 8007f8e:	683b      	ldr	r3, [r7, #0]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bc80      	pop	{r7}
 8007f98:	4770      	bx	lr

08007f9a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007f9a:	b480      	push	{r7}
 8007f9c:	b083      	sub	sp, #12
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	2330      	movs	r3, #48	; 0x30
 8007fa2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f383 8811 	msr	BASEPRI, r3
}
 8007faa:	bf00      	nop
}
 8007fac:	bf00      	nop
}
 8007fae:	bf00      	nop
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bc80      	pop	{r7}
 8007fb8:	4770      	bx	lr

08007fba <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007fba:	b480      	push	{r7}
 8007fbc:	b083      	sub	sp, #12
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f383 8811 	msr	BASEPRI, r3
}
 8007fca:	bf00      	nop
}
 8007fcc:	bf00      	nop
}
 8007fce:	bf00      	nop
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bc80      	pop	{r7}
 8007fd8:	4770      	bx	lr

08007fda <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8007fda:	b480      	push	{r7}
 8007fdc:	b083      	sub	sp, #12
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	bf14      	ite	ne
 8007fea:	2301      	movne	r3, #1
 8007fec:	2300      	moveq	r3, #0
 8007fee:	b2db      	uxtb	r3, r3
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bc80      	pop	{r7}
 8007ff8:	4770      	bx	lr

08007ffa <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 8007ffa:	b480      	push	{r7}
 8007ffc:	b083      	sub	sp, #12
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	609a      	str	r2, [r3, #8]
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	bc80      	pop	{r7}
 8008014:	4770      	bx	lr

08008016 <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 8008016:	b580      	push	{r7, lr}
 8008018:	b082      	sub	sp, #8
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f7ff fb39 	bl	800769c <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	461a      	mov	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4619      	mov	r1, r3
 800803c:	4610      	mov	r0, r2
 800803e:	f7ff ff5e 	bl	8007efe <ch_pqueue_insert_behind>
 8008042:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8008044:	4618      	mov	r0, r3
 8008046:	3708      	adds	r7, #8
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008058:	4619      	mov	r1, r3
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f7ff fb1e 	bl	800769c <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	461a      	mov	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4619      	mov	r1, r3
 8008072:	4610      	mov	r0, r2
 8008074:	f7ff ff6a 	bl	8007f4c <ch_pqueue_insert_ahead>
 8008078:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 800807a:	4618      	mov	r0, r3
 800807c:	3708      	adds	r7, #8
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
	...

08008084 <__sch_reschedule_ahead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @notapi
 */
static void __sch_reschedule_ahead(void) {
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 800808a:	4b10      	ldr	r3, [pc, #64]	; (80080cc <__sch_reschedule_ahead+0x48>)
 800808c:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	4618      	mov	r0, r3
 8008098:	f7ff ff1c 	bl	8007ed4 <ch_pqueue_remove_highest>
 800809c:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2201      	movs	r2, #1
 80080a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	60da      	str	r2, [r3, #12]
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }

  /* Placing in ready list ahead of peers.*/
  otp = __sch_ready_ahead(otp);
 80080ac:	68b8      	ldr	r0, [r7, #8]
 80080ae:	f7ff ffcd 	bl	800804c <__sch_ready_ahead>
 80080b2:	60b8      	str	r0, [r7, #8]

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80080b4:	68b9      	ldr	r1, [r7, #8]
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f7ff fb28 	bl	800770c <__trace_switch>
 80080bc:	68b9      	ldr	r1, [r7, #8]
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f7f8 f98e 	bl	80003e0 <__port_switch>
}
 80080c4:	bf00      	nop
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	240009e8 	.word	0x240009e8

080080d0 <__sch_wakeup>:

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 80080de:	f7ff ff5c 	bl	8007f9a <chSysLockFromISR>
  switch (tp->state) {
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80080e8:	2b0c      	cmp	r3, #12
 80080ea:	d82f      	bhi.n	800814c <__sch_wakeup+0x7c>
 80080ec:	a201      	add	r2, pc, #4	; (adr r2, 80080f4 <__sch_wakeup+0x24>)
 80080ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f2:	bf00      	nop
 80080f4:	08008129 	.word	0x08008129
 80080f8:	0800814d 	.word	0x0800814d
 80080fc:	0800814d 	.word	0x0800814d
 8008100:	0800812f 	.word	0x0800812f
 8008104:	08008143 	.word	0x08008143
 8008108:	08008139 	.word	0x08008139
 800810c:	0800814d 	.word	0x0800814d
 8008110:	08008143 	.word	0x08008143
 8008114:	0800814d 	.word	0x0800814d
 8008118:	0800814d 	.word	0x0800814d
 800811c:	0800814d 	.word	0x0800814d
 8008120:	0800814d 	.word	0x0800814d
 8008124:	08008143 	.word	0x08008143
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8008128:	f7ff ff47 	bl	8007fba <chSysUnlockFromISR>
    return;
 800812c:	e019      	b.n	8008162 <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008132:	2200      	movs	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
    break;
 8008136:	e00a      	b.n	800814e <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813c:	4618      	mov	r0, r3
 800813e:	f7ff ff5c 	bl	8007ffa <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	4618      	mov	r0, r3
 8008146:	f7ff feb1 	bl	8007eac <ch_queue_dequeue>
    break;
 800814a:	e000      	b.n	800814e <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 800814c:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f04f 32ff 	mov.w	r2, #4294967295
 8008154:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f7ff ff5d 	bl	8008016 <__sch_ready_behind>
  chSysUnlockFromISR();
 800815c:	f7ff ff2d 	bl	8007fba <chSysUnlockFromISR>

  return;
 8008160:	bf00      	nop
}
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f7ff ff50 	bl	8008016 <__sch_ready_behind>
 8008176:	4603      	mov	r3, r0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3708      	adds	r7, #8
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8008180:	b580      	push	{r7, lr}
 8008182:	b086      	sub	sp, #24
 8008184:	af00      	add	r7, sp, #0
 8008186:	4603      	mov	r3, r0
 8008188:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 800818a:	4b10      	ldr	r3, [pc, #64]	; (80081cc <chSchGoSleepS+0x4c>)
 800818c:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	79fa      	ldrb	r2, [r7, #7]
 8008198:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	4618      	mov	r0, r3
 80081a0:	f7ff fe98 	bl	8007ed4 <ch_pqueue_remove_highest>
 80081a4:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	697a      	ldr	r2, [r7, #20]
 80081b2:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80081b4:	68f9      	ldr	r1, [r7, #12]
 80081b6:	6978      	ldr	r0, [r7, #20]
 80081b8:	f7ff faa8 	bl	800770c <__trace_switch>
 80081bc:	68f9      	ldr	r1, [r7, #12]
 80081be:	6978      	ldr	r0, [r7, #20]
 80081c0:	f7f8 f90e 	bl	80003e0 <__port_switch>
}
 80081c4:	bf00      	nop
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	240009e8 	.word	0x240009e8

080081d0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b08a      	sub	sp, #40	; 0x28
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	4603      	mov	r3, r0
 80081d8:	6039      	str	r1, [r7, #0]
 80081da:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 80081dc:	4b14      	ldr	r3, [pc, #80]	; (8008230 <chSchGoSleepTimeoutS+0x60>)
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e8:	d018      	beq.n	800821c <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 80081ea:	f107 000c 	add.w	r0, r7, #12
 80081ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f0:	4a10      	ldr	r2, [pc, #64]	; (8008234 <chSchGoSleepTimeoutS+0x64>)
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	f7ff fd3a 	bl	8007c6c <chVTDoSetI>
    chSchGoSleepS(newstate);
 80081f8:	79fb      	ldrb	r3, [r7, #7]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7ff ffc0 	bl	8008180 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8008200:	f107 030c 	add.w	r3, r7, #12
 8008204:	4618      	mov	r0, r3
 8008206:	f7ff fee8 	bl	8007fda <chVTIsArmedI>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d009      	beq.n	8008224 <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8008210:	f107 030c 	add.w	r3, r7, #12
 8008214:	4618      	mov	r0, r3
 8008216:	f7ff fd47 	bl	8007ca8 <chVTDoResetI>
 800821a:	e003      	b.n	8008224 <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 800821c:	79fb      	ldrb	r3, [r7, #7]
 800821e:	4618      	mov	r0, r3
 8008220:	f7ff ffae 	bl	8008180 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8008224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8008228:	4618      	mov	r0, r3
 800822a:	3728      	adds	r7, #40	; 0x28
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}
 8008230:	240009e8 	.word	0x240009e8
 8008234:	080080d1 	.word	0x080080d1

08008238 <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8008242:	4b17      	ldr	r3, [pc, #92]	; (80082a0 <chSchWakeupS+0x68>)
 8008244:	60bb      	str	r3, [r7, #8]
  thread_t *otp = __instance_get_currthread(oip);
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	60fb      	str	r3, [r7, #12]
              (oip->rlist.current->hdr.pqueue.prio >= oip->rlist.pqueue.next->prio),
              "priority order violation");

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->u.rdymsg = msg;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	629a      	str	r2, [r3, #40]	; 0x28
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	689a      	ldr	r2, [r3, #8]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	429a      	cmp	r2, r3
 800825c:	bf94      	ite	ls
 800825e:	2301      	movls	r3, #1
 8008260:	2300      	movhi	r3, #0
 8008262:	b2db      	uxtb	r3, r3
 8008264:	2b00      	cmp	r3, #0
 8008266:	d003      	beq.n	8008270 <chSchWakeupS+0x38>
    (void) __sch_ready_behind(ntp);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f7ff fed4 	bl	8008016 <__sch_ready_behind>
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
  }
}
 800826e:	e012      	b.n	8008296 <chSchWakeupS+0x5e>
    otp = __sch_ready_ahead(otp);
 8008270:	68f8      	ldr	r0, [r7, #12]
 8008272:	f7ff feeb 	bl	800804c <__sch_ready_ahead>
 8008276:	60f8      	str	r0, [r7, #12]
    ntp->state = CH_STATE_CURRENT;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	60da      	str	r2, [r3, #12]
    chSysSwitch(ntp, otp);
 8008286:	68f9      	ldr	r1, [r7, #12]
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff fa3f 	bl	800770c <__trace_switch>
 800828e:	68f9      	ldr	r1, [r7, #12]
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f7f8 f8a5 	bl	80003e0 <__port_switch>
}
 8008296:	bf00      	nop
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	240009e8 	.word	0x240009e8

080082a4 <chSchRescheduleS>:
 * @note    Only local threads are considered, other cores are signaled
 *          and perform a reschedule locally.
 *
 * @sclass
 */
void chSchRescheduleS(void) {
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80082aa:	4b0b      	ldr	r3, [pc, #44]	; (80082d8 <chSchRescheduleS+0x34>)
 80082ac:	607b      	str	r3, [r7, #4]
  thread_t *tp = __instance_get_currthread(oip);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	68db      	ldr	r3, [r3, #12]
 80082b2:	603b      	str	r3, [r7, #0]

  chDbgCheckClassS();

  /* Note, we are favoring the path where the reschedule is necessary
     because higher priority threads are ready.*/
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689a      	ldr	r2, [r3, #8]
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	429a      	cmp	r2, r3
 80082c0:	bf8c      	ite	hi
 80082c2:	2301      	movhi	r3, #1
 80082c4:	2300      	movls	r3, #0
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d001      	beq.n	80082d0 <chSchRescheduleS+0x2c>
    __sch_reschedule_ahead();
 80082cc:	f7ff feda 	bl	8008084 <__sch_reschedule_ahead>
  }
}
 80082d0:	bf00      	nop
 80082d2:	3708      	adds	r7, #8
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	240009e8 	.word	0x240009e8

080082dc <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80082e2:	4b0c      	ldr	r3, [pc, #48]	; (8008314 <chSchIsPreemptionRequired+0x38>)
 80082e4:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	429a      	cmp	r2, r3
 8008300:	bf8c      	ite	hi
 8008302:	2301      	movhi	r3, #1
 8008304:	2300      	movls	r3, #0
 8008306:	b2db      	uxtb	r3, r3
#endif
}
 8008308:	4618      	mov	r0, r3
 800830a:	3714      	adds	r7, #20
 800830c:	46bd      	mov	sp, r7
 800830e:	bc80      	pop	{r7}
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	240009e8 	.word	0x240009e8

08008318 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 800831e:	4b10      	ldr	r3, [pc, #64]	; (8008360 <chSchDoPreemption+0x48>)
 8008320:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	4618      	mov	r0, r3
 800832c:	f7ff fdd2 	bl	8007ed4 <ch_pqueue_remove_highest>
 8008330:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 8008340:	68b8      	ldr	r0, [r7, #8]
 8008342:	f7ff fe83 	bl	800804c <__sch_ready_ahead>
 8008346:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8008348:	68b9      	ldr	r1, [r7, #8]
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f7ff f9de 	bl	800770c <__trace_switch>
 8008350:	68b9      	ldr	r1, [r7, #8]
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f7f8 f844 	bl	80003e0 <__port_switch>
}
 8008358:	bf00      	nop
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	240009e8 	.word	0x240009e8

08008364 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	601a      	str	r2, [r3, #0]
}
 8008372:	bf00      	nop
 8008374:	370c      	adds	r7, #12
 8008376:	46bd      	mov	sp, r7
 8008378:	bc80      	pop	{r7}
 800837a:	4770      	bx	lr

0800837c <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 800838a:	bf00      	nop
 800838c:	370c      	adds	r7, #12
 800838e:	46bd      	mov	sp, r7
 8008390:	bc80      	pop	{r7}
 8008392:	4770      	bx	lr

08008394 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	605a      	str	r2, [r3, #4]
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bc80      	pop	{r7}
 80083b0:	4770      	bx	lr

080083b2 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 80083b2:	b480      	push	{r7}
 80083b4:	b083      	sub	sp, #12
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	609a      	str	r2, [r3, #8]
}
 80083cc:	bf00      	nop
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bc80      	pop	{r7}
 80083d4:	4770      	bx	lr

080083d6 <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 80083d6:	b480      	push	{r7}
 80083d8:	b083      	sub	sp, #12
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f04f 32ff 	mov.w	r2, #4294967295
 80083f0:	609a      	str	r2, [r3, #8]
}
 80083f2:	bf00      	nop
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bc80      	pop	{r7}
 80083fa:	4770      	bx	lr

080083fc <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 80083fc:	b580      	push	{r7, lr}
 80083fe:	af00      	add	r7, sp, #0
  return stGetCounter();
 8008400:	f7f8 ff63 	bl	80012ca <stGetCounter>
 8008404:	4603      	mov	r3, r0
}
 8008406:	4618      	mov	r0, r3
 8008408:	bd80      	pop	{r7, pc}

0800840a <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 800840a:	b580      	push	{r7, lr}
 800840c:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 800840e:	f7ff fff5 	bl	80083fc <port_timer_get_time>
 8008412:	4603      	mov	r3, r0
}
 8008414:	4618      	mov	r0, r3
 8008416:	bd80      	pop	{r7, pc}

08008418 <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 8008418:	b5b0      	push	{r4, r5, r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4618      	mov	r0, r3
 8008424:	f7ff ffd7 	bl	80083d6 <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 800842e:	f7ff ffec 	bl	800840a <chVTGetSystemTimeX>
 8008432:	4603      	mov	r3, r0
 8008434:	2200      	movs	r2, #0
 8008436:	461c      	mov	r4, r3
 8008438:	4615      	mov	r5, r2
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 8008440:	bf00      	nop
 8008442:	3708      	adds	r7, #8
 8008444:	46bd      	mov	sp, r7
 8008446:	bdb0      	pop	{r4, r5, r7, pc}

08008448 <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	4618      	mov	r0, r3
 8008454:	f7ff ff9e 	bl	8008394 <ch_queue_init>
}
 8008458:	bf00      	nop
 800845a:	3708      	adds	r7, #8
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
}
 8008468:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 800846a:	e7fd      	b.n	8008468 <__idle_thread+0x8>

0800846c <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 800846c:	b580      	push	{r7, lr}
 800846e:	b08a      	sub	sp, #40	; 0x28
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 8008476:	2300      	movs	r3, #0
 8008478:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 800847a:	4a2c      	ldr	r2, [pc, #176]	; (800852c <chInstanceObjectInit+0xc0>)
 800847c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4413      	add	r3, r2
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800848a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	683a      	ldr	r2, [r7, #0]
 8008490:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 ff7e 	bl	8009394 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4618      	mov	r0, r3
 800849c:	f7ff ff89 	bl	80083b2 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	3328      	adds	r3, #40	; 0x28
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7ff ffcf 	bl	8008448 <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	3334      	adds	r3, #52	; 0x34
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7ff ff58 	bl	8008364 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	3310      	adds	r3, #16
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7ff ffad 	bl	8008418 <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	3384      	adds	r3, #132	; 0x84
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7ff ff5a 	bl	800837c <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	3388      	adds	r3, #136	; 0x88
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7ff f8bb 	bl	8007648 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80084d8:	2380      	movs	r3, #128	; 0x80
 80084da:	4a15      	ldr	r2, [pc, #84]	; (8008530 <chInstanceObjectInit+0xc4>)
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f905 	bl	80086ec <__thd_object_init>
 80084e2:	4602      	mov	r2, r0
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	683a      	ldr	r2, [r7, #0]
 80084ee:	6852      	ldr	r2, [r2, #4]
 80084f0:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	68db      	ldr	r3, [r3, #12]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 80084fc:	4b0d      	ldr	r3, [pc, #52]	; (8008534 <chInstanceObjectInit+0xc8>)
 80084fe:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 8008504:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 800850a:	617b      	str	r3, [r7, #20]
 800850c:	2301      	movs	r3, #1
 800850e:	61bb      	str	r3, [r7, #24]
 8008510:	4b09      	ldr	r3, [pc, #36]	; (8008538 <chInstanceObjectInit+0xcc>)
 8008512:	61fb      	str	r3, [r7, #28]
 8008514:	2300      	movs	r3, #0
 8008516:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8008518:	f107 030c 	add.w	r3, r7, #12
 800851c:	4618      	mov	r0, r3
 800851e:	f000 f953 	bl	80087c8 <chThdCreateI>
  }
#endif
}
 8008522:	bf00      	nop
 8008524:	3728      	adds	r7, #40	; 0x28
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	240009dc 	.word	0x240009dc
 8008530:	08012164 	.word	0x08012164
 8008534:	08011c28 	.word	0x08011c28
 8008538:	08008461 	.word	0x08008461

0800853c <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	601a      	str	r2, [r3, #0]
}
 800854a:	bf00      	nop
 800854c:	370c      	adds	r7, #12
 800854e:	46bd      	mov	sp, r7
 8008550:	bc80      	pop	{r7}
 8008552:	4770      	bx	lr

08008554 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	429a      	cmp	r2, r3
 8008564:	bf14      	ite	ne
 8008566:	2301      	movne	r3, #1
 8008568:	2300      	moveq	r3, #0
 800856a:	b2db      	uxtb	r3, r3
}
 800856c:	4618      	mov	r0, r3
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	bc80      	pop	{r7}
 8008574:	4770      	bx	lr

08008576 <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 8008576:	b480      	push	{r7}
 8008578:	b085      	sub	sp, #20
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	601a      	str	r2, [r3, #0]
  return p;
 800858c:	68fb      	ldr	r3, [r7, #12]
}
 800858e:	4618      	mov	r0, r3
 8008590:	3714      	adds	r7, #20
 8008592:	46bd      	mov	sp, r7
 8008594:	bc80      	pop	{r7}
 8008596:	4770      	bx	lr

08008598 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	605a      	str	r2, [r3, #4]
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bc80      	pop	{r7}
 80085b4:	4770      	bx	lr

080085b6 <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 80085b6:	b480      	push	{r7}
 80085b8:	b083      	sub	sp, #12
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	bf14      	ite	ne
 80085c8:	2301      	movne	r3, #1
 80085ca:	2300      	moveq	r3, #0
 80085cc:	b2db      	uxtb	r3, r3
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bc80      	pop	{r7}
 80085d6:	4770      	bx	lr

080085d8 <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	683a      	ldr	r2, [r7, #0]
 80085fc:	605a      	str	r2, [r3, #4]
}
 80085fe:	bf00      	nop
 8008600:	370c      	adds	r7, #12
 8008602:	46bd      	mov	sp, r7
 8008604:	bc80      	pop	{r7}
 8008606:	4770      	bx	lr

08008608 <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 8008608:	b480      	push	{r7}
 800860a:	b085      	sub	sp, #20
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	605a      	str	r2, [r3, #4]
  return p;
 8008626:	68fb      	ldr	r3, [r7, #12]
}
 8008628:	4618      	mov	r0, r3
 800862a:	3714      	adds	r7, #20
 800862c:	46bd      	mov	sp, r7
 800862e:	bc80      	pop	{r7}
 8008630:	4770      	bx	lr

08008632 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8008632:	b480      	push	{r7}
 8008634:	b083      	sub	sp, #12
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	6812      	ldr	r2, [r2, #0]
 8008642:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	6852      	ldr	r2, [r2, #4]
 800864c:	605a      	str	r2, [r3, #4]
  return p;
 800864e:	687b      	ldr	r3, [r7, #4]
}
 8008650:	4618      	mov	r0, r3
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	bc80      	pop	{r7}
 8008658:	4770      	bx	lr

0800865a <chSysLock>:
static inline void chSysLock(void) {
 800865a:	b480      	push	{r7}
 800865c:	b083      	sub	sp, #12
 800865e:	af00      	add	r7, sp, #0
 8008660:	2330      	movs	r3, #48	; 0x30
 8008662:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f383 8811 	msr	BASEPRI, r3
}
 800866a:	bf00      	nop
}
 800866c:	bf00      	nop
}
 800866e:	bf00      	nop
 8008670:	370c      	adds	r7, #12
 8008672:	46bd      	mov	sp, r7
 8008674:	bc80      	pop	{r7}
 8008676:	4770      	bx	lr

08008678 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	2300      	movs	r3, #0
 8008680:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f383 8811 	msr	BASEPRI, r3
}
 8008688:	bf00      	nop
}
 800868a:	bf00      	nop
}
 800868c:	bf00      	nop
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	bc80      	pop	{r7}
 8008694:	4770      	bx	lr
	...

08008698 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8008698:	b480      	push	{r7}
 800869a:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 800869c:	4b02      	ldr	r3, [pc, #8]	; (80086a8 <chThdGetSelfX+0x10>)
 800869e:	68db      	ldr	r3, [r3, #12]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bc80      	pop	{r7}
 80086a6:	4770      	bx	lr
 80086a8:	240009e8 	.word	0x240009e8

080086ac <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b082      	sub	sp, #8
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 80086b4:	6879      	ldr	r1, [r7, #4]
 80086b6:	2008      	movs	r0, #8
 80086b8:	f7ff fd8a 	bl	80081d0 <chSchGoSleepTimeoutS>
}
 80086bc:	bf00      	nop
 80086be:	3708      	adds	r7, #8
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7ff ff99 	bl	8008608 <ch_queue_fifo_remove>
 80086d6:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	683a      	ldr	r2, [r7, #0]
 80086dc:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 80086de:	68f8      	ldr	r0, [r7, #12]
 80086e0:	f7ff fd42 	bl	8008168 <chSchReadyI>
}
 80086e4:	bf00      	nop
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	60b9      	str	r1, [r7, #8]
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	683a      	ldr	r2, [r7, #0]
 80086fe:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	2202      	movs	r2, #2
 8008704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2200      	movs	r2, #0
 800870c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	683a      	ldr	r2, [r7, #0]
 800871a:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2200      	movs	r2, #0
 8008720:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	2200      	movs	r2, #0
 8008726:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2201      	movs	r2, #1
 800872c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	3310      	adds	r3, #16
 8008740:	4619      	mov	r1, r3
 8008742:	4610      	mov	r0, r2
 8008744:	f7ff ff48 	bl	80085d8 <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	332c      	adds	r3, #44	; 0x2c
 800874c:	4618      	mov	r0, r3
 800874e:	f7ff fef5 	bl	800853c <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	3330      	adds	r3, #48	; 0x30
 8008756:	4618      	mov	r0, r3
 8008758:	f7ff ff1e 	bl	8008598 <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 800875c:	68bb      	ldr	r3, [r7, #8]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3710      	adds	r7, #16
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
	...

08008768 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	3b48      	subs	r3, #72	; 0x48
 8008776:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685a      	ldr	r2, [r3, #4]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	60da      	str	r2, [r3, #12]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	691a      	ldr	r2, [r3, #16]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	601a      	str	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	695a      	ldr	r2, [r3, #20]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	605a      	str	r2, [r3, #4]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	4a07      	ldr	r2, [pc, #28]	; (80087c0 <chThdCreateSuspendedI+0x58>)
 80087a4:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	68db      	ldr	r3, [r3, #12]
 80087ae:	68f9      	ldr	r1, [r7, #12]
 80087b0:	4804      	ldr	r0, [pc, #16]	; (80087c4 <chThdCreateSuspendedI+0x5c>)
 80087b2:	f7ff ff9b 	bl	80086ec <__thd_object_init>
 80087b6:	4603      	mov	r3, r0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3710      	adds	r7, #16
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	080003f1 	.word	0x080003f1
 80087c4:	240009e8 	.word	0x240009e8

080087c8 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b082      	sub	sp, #8
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7ff ffc9 	bl	8008768 <chThdCreateSuspendedI>
 80087d6:	4603      	mov	r3, r0
 80087d8:	4618      	mov	r0, r3
 80087da:	f7ff fcc5 	bl	8008168 <chSchReadyI>
 80087de:	4603      	mov	r3, r0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
 80087f4:	603b      	str	r3, [r7, #0]

#if CH_DBG_FILL_THREADS == TRUE
  __thd_stackfill((uint8_t *)wsp, (uint8_t *)wsp + size);
#endif

  chSysLock();
 80087f6:	f7ff ff30 	bl	800865a <chSysLock>

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)wsp + size -
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	3b48      	subs	r3, #72	; 0x48
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	4413      	add	r3, r2
 8008802:	617b      	str	r3, [r7, #20]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	60da      	str	r2, [r3, #12]
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	683a      	ldr	r2, [r7, #0]
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	6a3a      	ldr	r2, [r7, #32]
 8008822:	605a      	str	r2, [r3, #4]
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	4a09      	ldr	r2, [pc, #36]	; (8008850 <chThdCreateStatic+0x68>)
 800882a:	621a      	str	r2, [r3, #32]

  tp = __thd_object_init(currcore, tp, "noname", prio);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a09      	ldr	r2, [pc, #36]	; (8008854 <chThdCreateStatic+0x6c>)
 8008830:	6979      	ldr	r1, [r7, #20]
 8008832:	4809      	ldr	r0, [pc, #36]	; (8008858 <chThdCreateStatic+0x70>)
 8008834:	f7ff ff5a 	bl	80086ec <__thd_object_init>
 8008838:	6178      	str	r0, [r7, #20]

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 800883a:	2100      	movs	r1, #0
 800883c:	6978      	ldr	r0, [r7, #20]
 800883e:	f7ff fcfb 	bl	8008238 <chSchWakeupS>
  chSysUnlock();
 8008842:	f7ff ff19 	bl	8008678 <chSysUnlock>

  return tp;
 8008846:	697b      	ldr	r3, [r7, #20]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3718      	adds	r7, #24
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	080003f1 	.word	0x080003f1
 8008854:	08011c30 	.word	0x08011c30
 8008858:	240009e8 	.word	0x240009e8

0800885c <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]

  chSysLock();
 8008864:	f7ff fef9 	bl	800865a <chSysLock>
  chThdExitS(msg);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f804 	bl	8008876 <chThdExitS>
  /* The thread never returns here.*/
}
 800886e:	bf00      	nop
 8008870:	3708      	adds	r7, #8
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8008876:	b580      	push	{r7, lr}
 8008878:	b084      	sub	sp, #16
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 800887e:	f7ff ff0b 	bl	8008698 <chThdGetSelfX>
 8008882:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 800888a:	e008      	b.n	800889e <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	332c      	adds	r3, #44	; 0x2c
 8008890:	4618      	mov	r0, r3
 8008892:	f7ff fe70 	bl	8008576 <ch_list_unlink>
 8008896:	4603      	mov	r3, r0
 8008898:	4618      	mov	r0, r3
 800889a:	f7ff fc65 	bl	8008168 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	332c      	adds	r3, #44	; 0x2c
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7ff fe56 	bl	8008554 <ch_list_notempty>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1ee      	bne.n	800888c <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	bf0c      	ite	eq
 80088b8:	2301      	moveq	r3, #1
 80088ba:	2300      	movne	r3, #0
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d010      	beq.n	80088e4 <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80088c8:	f003 0303 	and.w	r3, r3, #3
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	bf0c      	ite	eq
 80088d0:	2301      	moveq	r3, #1
 80088d2:	2300      	movne	r3, #0
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d004      	beq.n	80088e4 <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	3310      	adds	r3, #16
 80088de:	4618      	mov	r0, r3
 80088e0:	f7ff fea7 	bl	8008632 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 80088e4:	200f      	movs	r0, #15
 80088e6:	f7ff fc4b 	bl	8008180 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 80088ea:	bf00      	nop
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b082      	sub	sp, #8
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]

  chSysLock();
 80088fa:	f7ff feae 	bl	800865a <chSysLock>
  chThdSleepS(time);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f7ff fed4 	bl	80086ac <chThdSleepS>
  chSysUnlock();
 8008904:	f7ff feb8 	bl	8008678 <chSysUnlock>
}
 8008908:	bf00      	nop
 800890a:	3708      	adds	r7, #8
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}

08008910 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8008910:	b580      	push	{r7, lr}
 8008912:	b084      	sub	sp, #16
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00b      	beq.n	800893a <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f7ff fc17 	bl	8008168 <chSchReadyI>
  }
}
 800893a:	bf00      	nop
 800893c:	3710      	adds	r7, #16
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8008942:	b580      	push	{r7, lr}
 8008944:	b084      	sub	sp, #16
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 800894c:	f7ff fea4 	bl	8008698 <chThdGetSelfX>
 8008950:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	2b00      	cmp	r3, #0
 8008956:	bf0c      	ite	eq
 8008958:	2301      	moveq	r3, #1
 800895a:	2300      	movne	r3, #0
 800895c:	b2db      	uxtb	r3, r3
 800895e:	2b00      	cmp	r3, #0
 8008960:	d002      	beq.n	8008968 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8008962:	f04f 33ff 	mov.w	r3, #4294967295
 8008966:	e009      	b.n	800897c <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	68f9      	ldr	r1, [r7, #12]
 800896c:	4618      	mov	r0, r3
 800896e:	f7ff fe33 	bl	80085d8 <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8008972:	6839      	ldr	r1, [r7, #0]
 8008974:	2004      	movs	r0, #4
 8008976:	f7ff fc2b 	bl	80081d0 <chSchGoSleepTimeoutS>
 800897a:	4603      	mov	r3, r0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3710      	adds	r7, #16
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4618      	mov	r0, r3
 8008992:	f7ff fe10 	bl	80085b6 <ch_queue_notempty>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d003      	beq.n	80089a4 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 800899c:	6839      	ldr	r1, [r7, #0]
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f7ff fe90 	bl	80086c4 <chThdDoDequeueNextI>
  }
}
 80089a4:	bf00      	nop
 80089a6:	3708      	adds	r7, #8
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 80089ac:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80089b0:	b085      	sub	sp, #20
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	60f8      	str	r0, [r7, #12]
 80089b6:	60b9      	str	r1, [r7, #8]
 80089b8:	607a      	str	r2, [r7, #4]

  tmp->n++;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	1c5a      	adds	r2, r3, #1
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	68ba      	ldr	r2, [r7, #8]
 80089ca:	1ad2      	subs	r2, r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	1ad2      	subs	r2, r2, r3
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80089da:	68f9      	ldr	r1, [r7, #12]
 80089dc:	6889      	ldr	r1, [r1, #8]
 80089de:	2000      	movs	r0, #0
 80089e0:	460c      	mov	r4, r1
 80089e2:	4605      	mov	r5, r0
 80089e4:	eb12 0804 	adds.w	r8, r2, r4
 80089e8:	eb43 0905 	adc.w	r9, r3, r5
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	689a      	ldr	r2, [r3, #8]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d903      	bls.n	8008a06 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	689a      	ldr	r2, [r3, #8]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	689a      	ldr	r2, [r3, #8]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d203      	bcs.n	8008a1a <tm_stop+0x6e>
    tmp->best = tmp->last;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	689a      	ldr	r2, [r3, #8]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	601a      	str	r2, [r3, #0]
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008a24:	4770      	bx	lr

08008a26 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8008a26:	b480      	push	{r7}
 8008a28:	b083      	sub	sp, #12
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f04f 32ff 	mov.w	r2, #4294967295
 8008a34:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8008a48:	6879      	ldr	r1, [r7, #4]
 8008a4a:	f04f 0200 	mov.w	r2, #0
 8008a4e:	f04f 0300 	mov.w	r3, #0
 8008a52:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8008a56:	bf00      	nop
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bc80      	pop	{r7}
 8008a5e:	4770      	bx	lr

08008a60 <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8008a60:	b480      	push	{r7}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8008a68:	4b04      	ldr	r3, [pc, #16]	; (8008a7c <chTMStartMeasurementX+0x1c>)
 8008a6a:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	609a      	str	r2, [r3, #8]
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bc80      	pop	{r7}
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	e0001000 	.word	0xe0001000

08008a80 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	4b05      	ldr	r3, [pc, #20]	; (8008aa0 <chTMStopMeasurementX+0x20>)
 8008a8a:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8008a8c:	4a05      	ldr	r2, [pc, #20]	; (8008aa4 <chTMStopMeasurementX+0x24>)
 8008a8e:	6892      	ldr	r2, [r2, #8]
 8008a90:	4619      	mov	r1, r3
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f7ff ff8a 	bl	80089ac <tm_stop>
}
 8008a98:	bf00      	nop
 8008a9a:	3708      	adds	r7, #8
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	e0001000 	.word	0xe0001000
 8008aa4:	240009dc 	.word	0x240009dc

08008aa8 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	605a      	str	r2, [r3, #4]
}
 8008abc:	bf00      	nop
 8008abe:	370c      	adds	r7, #12
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bc80      	pop	{r7}
 8008ac4:	4770      	bx	lr

08008ac6 <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 8008ac6:	b480      	push	{r7}
 8008ac8:	b083      	sub	sp, #12
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	6078      	str	r0, [r7, #4]
 8008ace:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	685a      	ldr	r2, [r3, #4]
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	683a      	ldr	r2, [r7, #0]
 8008aea:	605a      	str	r2, [r3, #4]
}
 8008aec:	bf00      	nop
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bc80      	pop	{r7}
 8008af4:	4770      	bx	lr

08008af6 <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 8008af6:	b480      	push	{r7}
 8008af8:	b085      	sub	sp, #20
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681a      	ldr	r2, [r3, #0]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	605a      	str	r2, [r3, #4]
  return p;
 8008b14:	68fb      	ldr	r3, [r7, #12]
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3714      	adds	r7, #20
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bc80      	pop	{r7}
 8008b1e:	4770      	bx	lr

08008b20 <chSysLock>:
static inline void chSysLock(void) {
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	2330      	movs	r3, #48	; 0x30
 8008b28:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f383 8811 	msr	BASEPRI, r3
}
 8008b30:	bf00      	nop
}
 8008b32:	bf00      	nop
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bc80      	pop	{r7}
 8008b3c:	4770      	bx	lr

08008b3e <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008b3e:	b480      	push	{r7}
 8008b40:	b083      	sub	sp, #12
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	2300      	movs	r3, #0
 8008b46:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f383 8811 	msr	BASEPRI, r3
}
 8008b4e:	bf00      	nop
}
 8008b50:	bf00      	nop
}
 8008b52:	bf00      	nop
 8008b54:	370c      	adds	r7, #12
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bc80      	pop	{r7}
 8008b5a:	4770      	bx	lr

08008b5c <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8008b5c:	b480      	push	{r7}
 8008b5e:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8008b60:	4b02      	ldr	r3, [pc, #8]	; (8008b6c <chThdGetSelfX+0x10>)
 8008b62:	68db      	ldr	r3, [r3, #12]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bc80      	pop	{r7}
 8008b6a:	4770      	bx	lr
 8008b6c:	240009e8 	.word	0x240009e8

08008b70 <chSemObjectInit>:
 * @param[in] n         initial value of the semaphore counter. Must be
 *                      non-negative.
 *
 * @init
 */
void chSemObjectInit(semaphore_t *sp, cnt_t n) {
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]

  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));

  ch_queue_init(&sp->queue);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7ff ff93 	bl	8008aa8 <ch_queue_init>
  sp->cnt = n;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	683a      	ldr	r2, [r7, #0]
 8008b86:	609a      	str	r2, [r3, #8]
}
 8008b88:	bf00      	nop
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <chSemWaitTimeout>:
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @api
 */
msg_t chSemWaitTimeout(semaphore_t *sp, sysinterval_t timeout) {
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  msg_t msg;

  chSysLock();
 8008b9a:	f7ff ffc1 	bl	8008b20 <chSysLock>
  msg = chSemWaitTimeoutS(sp, timeout);
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f808 	bl	8008bb6 <chSemWaitTimeoutS>
 8008ba6:	60f8      	str	r0, [r7, #12]
  chSysUnlock();
 8008ba8:	f7ff ffc9 	bl	8008b3e <chSysUnlock>

  return msg;
 8008bac:	68fb      	ldr	r3, [r7, #12]
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <chSemWaitTimeoutS>:
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @sclass
 */
msg_t chSemWaitTimeoutS(semaphore_t *sp, sysinterval_t timeout) {
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (--sp->cnt < (cnt_t)0) {
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	1e5a      	subs	r2, r3, #1
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	609a      	str	r2, [r3, #8]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	da21      	bge.n	8008c16 <chSemWaitTimeoutS+0x60>
    if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	bf0c      	ite	eq
 8008bd8:	2301      	moveq	r3, #1
 8008bda:	2300      	movne	r3, #0
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d007      	beq.n	8008bf2 <chSemWaitTimeoutS+0x3c>
      sp->cnt++;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	1c5a      	adds	r2, r3, #1
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	609a      	str	r2, [r3, #8]

      return MSG_TIMEOUT;
 8008bec:	f04f 33ff 	mov.w	r3, #4294967295
 8008bf0:	e012      	b.n	8008c18 <chSemWaitTimeoutS+0x62>
    }
    thread_t *currtp = chThdGetSelfX();
 8008bf2:	f7ff ffb3 	bl	8008b5c <chThdGetSelfX>
 8008bf6:	60f8      	str	r0, [r7, #12]
    currtp->u.wtsemp = sp;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	629a      	str	r2, [r3, #40]	; 0x28
    sem_insert(&sp->queue, currtp);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	4611      	mov	r1, r2
 8008c04:	4618      	mov	r0, r3
 8008c06:	f7ff ff5e 	bl	8008ac6 <ch_queue_insert>

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, timeout);
 8008c0a:	6839      	ldr	r1, [r7, #0]
 8008c0c:	2005      	movs	r0, #5
 8008c0e:	f7ff fadf 	bl	80081d0 <chSchGoSleepTimeoutS>
 8008c12:	4603      	mov	r3, r0
 8008c14:	e000      	b.n	8008c18 <chSemWaitTimeoutS+0x62>
  }

  return MSG_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <chSemSignalI>:
 *
 * @param[in] sp    pointer to a @p semaphore_t structure
 *
 * @iclass
 */
void chSemSignalI(semaphore_t *sp) {
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (++sp->cnt <= (cnt_t)0) {
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	1c5a      	adds	r2, r3, #1
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	609a      	str	r2, [r3, #8]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	dc0a      	bgt.n	8008c50 <chSemSignalI+0x30>
    /* Note, it is done this way in order to allow a tail call on
             chSchReadyI().*/
    thread_t *tp = threadref(ch_queue_fifo_remove(&sp->queue));
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7ff ff5a 	bl	8008af6 <ch_queue_fifo_remove>
 8008c42:	60f8      	str	r0, [r7, #12]
    tp->u.rdymsg = MSG_OK;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f7ff fa8c 	bl	8008168 <chSchReadyI>
  }
}
 8008c50:	bf00      	nop
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	687a      	ldr	r2, [r7, #4]
 8008c64:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	605a      	str	r2, [r3, #4]
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bc80      	pop	{r7}
 8008c74:	4770      	bx	lr

08008c76 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b082      	sub	sp, #8
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4618      	mov	r0, r3
 8008c82:	f7ff ffe9 	bl	8008c58 <ch_queue_init>
  mp->owner = NULL;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8008c8c:	bf00      	nop
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	431a      	orrs	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008cb0:	2b0a      	cmp	r3, #10
 8008cb2:	d106      	bne.n	8008cc2 <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cbc:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d10d      	bne.n	8008cde <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008cc8:	2b0b      	cmp	r3, #11
 8008cca:	d10e      	bne.n	8008cea <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cd4:	401a      	ands	r2, r3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d105      	bne.n	8008cea <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f7ff fa3f 	bl	8008168 <chSchReadyI>
  }
}
 8008cea:	bf00      	nop
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}

08008cf2 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8008cf2:	b580      	push	{r7, lr}
 8008cf4:	b084      	sub	sp, #16
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
 8008cfa:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8008d02:	e019      	b.n	8008d38 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	68da      	ldr	r2, [r3, #12]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	431a      	orrs	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d005      	beq.n	8008d22 <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	691a      	ldr	r2, [r3, #16]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d007      	beq.n	8008d32 <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	f7ff ffb1 	bl	8008c94 <chEvtSignalI>
    }
    elp = elp->next;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d1e1      	bne.n	8008d04 <chEvtBroadcastFlagsI+0x12>
  }
}
 8008d40:	bf00      	nop
 8008d42:	bf00      	nop
 8008d44:	3710      	adds	r7, #16
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008d4a:	b480      	push	{r7}
 8008d4c:	b083      	sub	sp, #12
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	687a      	ldr	r2, [r7, #4]
 8008d56:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	605a      	str	r2, [r3, #4]
}
 8008d5e:	bf00      	nop
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bc80      	pop	{r7}
 8008d66:	4770      	bx	lr

08008d68 <chSysLock>:
static inline void chSysLock(void) {
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	2330      	movs	r3, #48	; 0x30
 8008d70:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f383 8811 	msr	BASEPRI, r3
}
 8008d78:	bf00      	nop
}
 8008d7a:	bf00      	nop
}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bc80      	pop	{r7}
 8008d84:	4770      	bx	lr

08008d86 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008d86:	b480      	push	{r7}
 8008d88:	b083      	sub	sp, #12
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f383 8811 	msr	BASEPRI, r3
}
 8008d96:	bf00      	nop
}
 8008d98:	bf00      	nop
}
 8008d9a:	bf00      	nop
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bc80      	pop	{r7}
 8008da2:	4770      	bx	lr

08008da4 <chThdQueueObjectInit>:
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  ch_queue_init(&tqp->queue);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7ff ffcb 	bl	8008d4a <ch_queue_init>
}
 8008db4:	bf00      	nop
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <chMBGetSizeI>:
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 * @return              The size of the mailbox.
 *
 * @iclass
 */
static inline size_t chMBGetSizeI(const mailbox_t *mbp) {
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]

  /*lint -save -e9033 [10.8] Perfectly safe pointers
    arithmetic.*/
  return (size_t)(mbp->top - mbp->buffer);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	685a      	ldr	r2, [r3, #4]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	109b      	asrs	r3, r3, #2
  /*lint -restore*/
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bc80      	pop	{r7}
 8008dd8:	4770      	bx	lr

08008dda <chMBGetUsedCountI>:
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 * @return              The number of queued messages.
 *
 * @iclass
 */
static inline size_t chMBGetUsedCountI(const mailbox_t *mbp) {
 8008dda:	b480      	push	{r7}
 8008ddc:	b083      	sub	sp, #12
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return mbp->cnt;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	691b      	ldr	r3, [r3, #16]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	370c      	adds	r7, #12
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bc80      	pop	{r7}
 8008dee:	4770      	bx	lr

08008df0 <chMBGetFreeCountI>:
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 * @return              The number of empty message slots.
 *
 * @iclass
 */
static inline size_t chMBGetFreeCountI(const mailbox_t *mbp) {
 8008df0:	b590      	push	{r4, r7, lr}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return chMBGetSizeI(mbp) - chMBGetUsedCountI(mbp);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f7ff ffdf 	bl	8008dbc <chMBGetSizeI>
 8008dfe:	4604      	mov	r4, r0
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f7ff ffea 	bl	8008dda <chMBGetUsedCountI>
 8008e06:	4603      	mov	r3, r0
 8008e08:	1ae3      	subs	r3, r4, r3
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd90      	pop	{r4, r7, pc}

08008e12 <chMBObjectInit>:
 * @param[in] buf       pointer to the messages buffer as an array of @p msg_t
 * @param[in] n         number of elements in the buffer array
 *
 * @init
 */
void chMBObjectInit(mailbox_t *mbp, msg_t *buf, size_t n) {
 8008e12:	b580      	push	{r7, lr}
 8008e14:	b084      	sub	sp, #16
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	60f8      	str	r0, [r7, #12]
 8008e1a:	60b9      	str	r1, [r7, #8]
 8008e1c:	607a      	str	r2, [r7, #4]

  chDbgCheck((mbp != NULL) && (buf != NULL) && (n > (size_t)0));

  mbp->buffer = buf;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	68ba      	ldr	r2, [r7, #8]
 8008e22:	601a      	str	r2, [r3, #0]
  mbp->rdptr  = buf;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	60da      	str	r2, [r3, #12]
  mbp->wrptr  = buf;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	68ba      	ldr	r2, [r7, #8]
 8008e2e:	609a      	str	r2, [r3, #8]
  mbp->top    = &buf[n];
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	68ba      	ldr	r2, [r7, #8]
 8008e36:	441a      	add	r2, r3
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	605a      	str	r2, [r3, #4]
  mbp->cnt    = (size_t)0;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	611a      	str	r2, [r3, #16]
  mbp->reset  = false;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2200      	movs	r2, #0
 8008e46:	751a      	strb	r2, [r3, #20]
  chThdQueueObjectInit(&mbp->qw);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	3318      	adds	r3, #24
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7ff ffa9 	bl	8008da4 <chThdQueueObjectInit>
  chThdQueueObjectInit(&mbp->qr);
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	3320      	adds	r3, #32
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7ff ffa4 	bl	8008da4 <chThdQueueObjectInit>
}
 8008e5c:	bf00      	nop
 8008e5e:	3710      	adds	r7, #16
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}

08008e64 <chMBPostTimeout>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBPostTimeout(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
  msg_t rdymsg;

  chSysLock();
 8008e70:	f7ff ff7a 	bl	8008d68 <chSysLock>
  rdymsg = chMBPostTimeoutS(mbp, msg, timeout);
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	68b9      	ldr	r1, [r7, #8]
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f000 f808 	bl	8008e8e <chMBPostTimeoutS>
 8008e7e:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008e80:	f7ff ff81 	bl	8008d86 <chSysUnlock>

  return rdymsg;
 8008e84:	697b      	ldr	r3, [r7, #20]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3718      	adds	r7, #24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <chMBPostTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBPostTimeoutS(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b086      	sub	sp, #24
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	60f8      	str	r0, [r7, #12]
 8008e96:	60b9      	str	r1, [r7, #8]
 8008e98:	607a      	str	r2, [r7, #4]
  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  do {
    /* If the mailbox is in reset state then returns immediately.*/
    if (mbp->reset) {
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	7d1b      	ldrb	r3, [r3, #20]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d002      	beq.n	8008ea8 <chMBPostTimeoutS+0x1a>
      return MSG_RESET;
 8008ea2:	f06f 0301 	mvn.w	r3, #1
 8008ea6:	e030      	b.n	8008f0a <chMBPostTimeoutS+0x7c>
    }

    /* Is there a free message slot in queue? if so then post.*/
    if (chMBGetFreeCountI(mbp) > (size_t)0) {
 8008ea8:	68f8      	ldr	r0, [r7, #12]
 8008eaa:	f7ff ffa1 	bl	8008df0 <chMBGetFreeCountI>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01f      	beq.n	8008ef4 <chMBPostTimeoutS+0x66>
      *mbp->wrptr++ = msg;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	1d19      	adds	r1, r3, #4
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	6091      	str	r1, [r2, #8]
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	601a      	str	r2, [r3, #0]
      if (mbp->wrptr >= mbp->top) {
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	689a      	ldr	r2, [r3, #8]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d303      	bcc.n	8008ed6 <chMBPostTimeoutS+0x48>
        mbp->wrptr = mbp->buffer;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	609a      	str	r2, [r3, #8]
      }
      mbp->cnt++;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	691b      	ldr	r3, [r3, #16]
 8008eda:	1c5a      	adds	r2, r3, #1
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	611a      	str	r2, [r3, #16]

      /* If there is a reader waiting then makes it ready.*/
      chThdDequeueNextI(&mbp->qr, MSG_OK);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3320      	adds	r3, #32
 8008ee4:	2100      	movs	r1, #0
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7ff fd4c 	bl	8008984 <chThdDequeueNextI>
      chSchRescheduleS();
 8008eec:	f7ff f9da 	bl	80082a4 <chSchRescheduleS>

      return MSG_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	e00a      	b.n	8008f0a <chMBPostTimeoutS+0x7c>
    }

    /* No space in the queue, waiting for a slot to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	3318      	adds	r3, #24
 8008ef8:	6879      	ldr	r1, [r7, #4]
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7ff fd21 	bl	8008942 <chThdEnqueueTimeoutS>
 8008f00:	6178      	str	r0, [r7, #20]
  } while (rdymsg == MSG_OK);
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d0c8      	beq.n	8008e9a <chMBPostTimeoutS+0xc>

  return rdymsg;
 8008f08:	697b      	ldr	r3, [r7, #20]
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3718      	adds	r7, #24
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}

08008f12 <chMBPostI>:
 * @retval MSG_TIMEOUT  if the mailbox is full and the message cannot be
 *                      posted.
 *
 * @iclass
 */
msg_t chMBPostI(mailbox_t *mbp, msg_t msg) {
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b082      	sub	sp, #8
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
 8008f1a:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  /* If the mailbox is in reset state then returns immediately.*/
  if (mbp->reset) {
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	7d1b      	ldrb	r3, [r3, #20]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d002      	beq.n	8008f2a <chMBPostI+0x18>
    return MSG_RESET;
 8008f24:	f06f 0301 	mvn.w	r3, #1
 8008f28:	e025      	b.n	8008f76 <chMBPostI+0x64>
  }

  /* Is there a free message slot in queue? if so then post.*/
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f7ff ff60 	bl	8008df0 <chMBGetFreeCountI>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d01d      	beq.n	8008f72 <chMBPostI+0x60>
    *mbp->wrptr++ = msg;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	1d19      	adds	r1, r3, #4
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	6091      	str	r1, [r2, #8]
 8008f40:	683a      	ldr	r2, [r7, #0]
 8008f42:	601a      	str	r2, [r3, #0]
    if (mbp->wrptr >= mbp->top) {
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	689a      	ldr	r2, [r3, #8]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d303      	bcc.n	8008f58 <chMBPostI+0x46>
      mbp->wrptr = mbp->buffer;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	609a      	str	r2, [r3, #8]
    }
    mbp->cnt++;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	691b      	ldr	r3, [r3, #16]
 8008f5c:	1c5a      	adds	r2, r3, #1
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	611a      	str	r2, [r3, #16]

    /* If there is a reader waiting then makes it ready.*/
    chThdDequeueNextI(&mbp->qr, MSG_OK);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	3320      	adds	r3, #32
 8008f66:	2100      	movs	r1, #0
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f7ff fd0b 	bl	8008984 <chThdDequeueNextI>

    return MSG_OK;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	e001      	b.n	8008f76 <chMBPostI+0x64>
  }

  /* No space, immediate timeout.*/
  return MSG_TIMEOUT;
 8008f72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3708      	adds	r7, #8
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <chMBFetchTimeout>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBFetchTimeout(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b086      	sub	sp, #24
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	60f8      	str	r0, [r7, #12]
 8008f86:	60b9      	str	r1, [r7, #8]
 8008f88:	607a      	str	r2, [r7, #4]
  msg_t rdymsg;

  chSysLock();
 8008f8a:	f7ff feed 	bl	8008d68 <chSysLock>
  rdymsg = chMBFetchTimeoutS(mbp, msgp, timeout);
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	68b9      	ldr	r1, [r7, #8]
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 f808 	bl	8008fa8 <chMBFetchTimeoutS>
 8008f98:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008f9a:	f7ff fef4 	bl	8008d86 <chSysUnlock>

  return rdymsg;
 8008f9e:	697b      	ldr	r3, [r7, #20]
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3718      	adds	r7, #24
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <chMBFetchTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBFetchTimeoutS(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b086      	sub	sp, #24
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	607a      	str	r2, [r7, #4]
  chDbgCheckClassS();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  do {
    /* If the mailbox is in reset state then returns immediately.*/
    if (mbp->reset) {
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	7d1b      	ldrb	r3, [r3, #20]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d002      	beq.n	8008fc2 <chMBFetchTimeoutS+0x1a>
      return MSG_RESET;
 8008fbc:	f06f 0301 	mvn.w	r3, #1
 8008fc0:	e031      	b.n	8009026 <chMBFetchTimeoutS+0x7e>
    }

    /* Is there a message in queue? if so then fetch.*/
    if (chMBGetUsedCountI(mbp) > (size_t)0) {
 8008fc2:	68f8      	ldr	r0, [r7, #12]
 8008fc4:	f7ff ff09 	bl	8008dda <chMBGetUsedCountI>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d020      	beq.n	8009010 <chMBFetchTimeoutS+0x68>
      *msgp = *mbp->rdptr++;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	1d19      	adds	r1, r3, #4
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	60d1      	str	r1, [r2, #12]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	601a      	str	r2, [r3, #0]
      if (mbp->rdptr >= mbp->top) {
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d303      	bcc.n	8008ff2 <chMBFetchTimeoutS+0x4a>
        mbp->rdptr = mbp->buffer;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	60da      	str	r2, [r3, #12]
      }
      mbp->cnt--;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	691b      	ldr	r3, [r3, #16]
 8008ff6:	1e5a      	subs	r2, r3, #1
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	611a      	str	r2, [r3, #16]

      /* If there is a writer waiting then makes it ready.*/
      chThdDequeueNextI(&mbp->qw, MSG_OK);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	3318      	adds	r3, #24
 8009000:	2100      	movs	r1, #0
 8009002:	4618      	mov	r0, r3
 8009004:	f7ff fcbe 	bl	8008984 <chThdDequeueNextI>
      chSchRescheduleS();
 8009008:	f7ff f94c 	bl	80082a4 <chSchRescheduleS>

      return MSG_OK;
 800900c:	2300      	movs	r3, #0
 800900e:	e00a      	b.n	8009026 <chMBFetchTimeoutS+0x7e>
    }

    /* No message in the queue, waiting for a message to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	3320      	adds	r3, #32
 8009014:	6879      	ldr	r1, [r7, #4]
 8009016:	4618      	mov	r0, r3
 8009018:	f7ff fc93 	bl	8008942 <chThdEnqueueTimeoutS>
 800901c:	6178      	str	r0, [r7, #20]
  } while (rdymsg == MSG_OK);
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d0c7      	beq.n	8008fb4 <chMBFetchTimeoutS+0xc>

  return rdymsg;
 8009024:	697b      	ldr	r3, [r7, #20]
}
 8009026:	4618      	mov	r0, r3
 8009028:	3718      	adds	r7, #24
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}

0800902e <chSysLock>:
static inline void chSysLock(void) {
 800902e:	b480      	push	{r7}
 8009030:	b083      	sub	sp, #12
 8009032:	af00      	add	r7, sp, #0
 8009034:	2330      	movs	r3, #48	; 0x30
 8009036:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f383 8811 	msr	BASEPRI, r3
}
 800903e:	bf00      	nop
}
 8009040:	bf00      	nop
}
 8009042:	bf00      	nop
 8009044:	370c      	adds	r7, #12
 8009046:	46bd      	mov	sp, r7
 8009048:	bc80      	pop	{r7}
 800904a:	4770      	bx	lr

0800904c <chSysUnlock>:
static inline void chSysUnlock(void) {
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	2300      	movs	r3, #0
 8009054:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f383 8811 	msr	BASEPRI, r3
}
 800905c:	bf00      	nop
}
 800905e:	bf00      	nop
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	bc80      	pop	{r7}
 8009068:	4770      	bx	lr
	...

0800906c <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 800906c:	b480      	push	{r7}
 800906e:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8009070:	4b04      	ldr	r3, [pc, #16]	; (8009084 <__core_init+0x18>)
 8009072:	4a05      	ldr	r2, [pc, #20]	; (8009088 <__core_init+0x1c>)
 8009074:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8009076:	4b03      	ldr	r3, [pc, #12]	; (8009084 <__core_init+0x18>)
 8009078:	4a04      	ldr	r2, [pc, #16]	; (800908c <__core_init+0x20>)
 800907a:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 800907c:	bf00      	nop
 800907e:	46bd      	mov	sp, r7
 8009080:	bc80      	pop	{r7}
 8009082:	4770      	bx	lr
 8009084:	240013a8 	.word	0x240013a8
 8009088:	240025b8 	.word	0x240025b8
 800908c:	24080000 	.word	0x24080000

08009090 <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 800909c:	4b12      	ldr	r3, [pc, #72]	; (80090e8 <chCoreAllocFromBaseI+0x58>)
 800909e:	681a      	ldr	r2, [r3, #0]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	4413      	add	r3, r2
 80090a4:	461a      	mov	r2, r3
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	4413      	add	r3, r2
 80090aa:	1e5a      	subs	r2, r3, #1
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	425b      	negs	r3, r3
 80090b0:	4013      	ands	r3, r2
 80090b2:	617b      	str	r3, [r7, #20]
  next = p + size;
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	4413      	add	r3, r2
 80090ba:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 80090bc:	4b0a      	ldr	r3, [pc, #40]	; (80090e8 <chCoreAllocFromBaseI+0x58>)
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	693a      	ldr	r2, [r7, #16]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d804      	bhi.n	80090d0 <chCoreAllocFromBaseI+0x40>
 80090c6:	4b08      	ldr	r3, [pc, #32]	; (80090e8 <chCoreAllocFromBaseI+0x58>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	693a      	ldr	r2, [r7, #16]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d201      	bcs.n	80090d4 <chCoreAllocFromBaseI+0x44>
    return NULL;
 80090d0:	2300      	movs	r3, #0
 80090d2:	e003      	b.n	80090dc <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 80090d4:	4a04      	ldr	r2, [pc, #16]	; (80090e8 <chCoreAllocFromBaseI+0x58>)
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	6013      	str	r3, [r2, #0]

  return p;
 80090da:	697b      	ldr	r3, [r7, #20]
}
 80090dc:	4618      	mov	r0, r3
 80090de:	371c      	adds	r7, #28
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bc80      	pop	{r7}
 80090e4:	4770      	bx	lr
 80090e6:	bf00      	nop
 80090e8:	240013a8 	.word	0x240013a8

080090ec <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 80090ec:	b480      	push	{r7}
 80090ee:	b087      	sub	sp, #28
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80090f8:	4b11      	ldr	r3, [pc, #68]	; (8009140 <chCoreAllocFromTopI+0x54>)
 80090fa:	685a      	ldr	r2, [r3, #4]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	425b      	negs	r3, r3
 8009100:	4413      	add	r3, r2
 8009102:	461a      	mov	r2, r3
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	425b      	negs	r3, r3
 8009108:	4013      	ands	r3, r2
 800910a:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	425b      	negs	r3, r3
 8009110:	697a      	ldr	r2, [r7, #20]
 8009112:	4413      	add	r3, r2
 8009114:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8009116:	4b0a      	ldr	r3, [pc, #40]	; (8009140 <chCoreAllocFromTopI+0x54>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	429a      	cmp	r2, r3
 800911e:	d304      	bcc.n	800912a <chCoreAllocFromTopI+0x3e>
 8009120:	4b07      	ldr	r3, [pc, #28]	; (8009140 <chCoreAllocFromTopI+0x54>)
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	693a      	ldr	r2, [r7, #16]
 8009126:	429a      	cmp	r2, r3
 8009128:	d901      	bls.n	800912e <chCoreAllocFromTopI+0x42>
    return NULL;
 800912a:	2300      	movs	r3, #0
 800912c:	e003      	b.n	8009136 <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 800912e:	4a04      	ldr	r2, [pc, #16]	; (8009140 <chCoreAllocFromTopI+0x54>)
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	6053      	str	r3, [r2, #4]

  return p;
 8009134:	697b      	ldr	r3, [r7, #20]
}
 8009136:	4618      	mov	r0, r3
 8009138:	371c      	adds	r7, #28
 800913a:	46bd      	mov	sp, r7
 800913c:	bc80      	pop	{r7}
 800913e:	4770      	bx	lr
 8009140:	240013a8 	.word	0x240013a8

08009144 <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 8009144:	b580      	push	{r7, lr}
 8009146:	b086      	sub	sp, #24
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8009150:	f7ff ff6d 	bl	800902e <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f7ff ff99 	bl	8009090 <chCoreAllocFromBaseI>
 800915e:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8009160:	f7ff ff74 	bl	800904c <chSysUnlock>

  return p;
 8009164:	697b      	ldr	r3, [r7, #20]
}
 8009166:	4618      	mov	r0, r3
 8009168:	3718      	adds	r7, #24
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}

0800916e <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 800916e:	b580      	push	{r7, lr}
 8009170:	b086      	sub	sp, #24
 8009172:	af00      	add	r7, sp, #0
 8009174:	60f8      	str	r0, [r7, #12]
 8009176:	60b9      	str	r1, [r7, #8]
 8009178:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 800917a:	f7ff ff58 	bl	800902e <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	68b9      	ldr	r1, [r7, #8]
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f7ff ffb2 	bl	80090ec <chCoreAllocFromTopI>
 8009188:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 800918a:	f7ff ff5f 	bl	800904c <chSysUnlock>

  return p;
 800918e:	697b      	ldr	r3, [r7, #20]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3718      	adds	r7, #24
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8009198:	b580      	push	{r7, lr}
 800919a:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 800919c:	4b06      	ldr	r3, [pc, #24]	; (80091b8 <__heap_init+0x20>)
 800919e:	4a07      	ldr	r2, [pc, #28]	; (80091bc <__heap_init+0x24>)
 80091a0:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 80091a2:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <__heap_init+0x20>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 80091a8:	4b03      	ldr	r3, [pc, #12]	; (80091b8 <__heap_init+0x20>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80091ae:	4804      	ldr	r0, [pc, #16]	; (80091c0 <__heap_init+0x28>)
 80091b0:	f7ff fd61 	bl	8008c76 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 80091b4:	bf00      	nop
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	240013b0 	.word	0x240013b0
 80091bc:	0800916f 	.word	0x0800916f
 80091c0:	240013bc 	.word	0x240013bc

080091c4 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80091c4:	b480      	push	{r7}
 80091c6:	b085      	sub	sp, #20
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	607a      	str	r2, [r7, #4]
 80091d0:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	605a      	str	r2, [r3, #4]
  mp->align = align;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	683a      	ldr	r2, [r7, #0]
 80091e8:	60da      	str	r2, [r3, #12]
}
 80091ea:	bf00      	nop
 80091ec:	3714      	adds	r7, #20
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bc80      	pop	{r7}
 80091f2:	4770      	bx	lr

080091f4 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 80091fe:	2200      	movs	r2, #0
 8009200:	6839      	ldr	r1, [r7, #0]
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff ff72 	bl	80090ec <chCoreAllocFromTopI>
 8009208:	4603      	mov	r3, r0
}
 800920a:	4618      	mov	r0, r3
 800920c:	3708      	adds	r7, #8
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}

08009212 <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	60f8      	str	r0, [r7, #12]
 800921a:	60b9      	str	r1, [r7, #8]
 800921c:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2204      	movs	r2, #4
 8009222:	68b9      	ldr	r1, [r7, #8]
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f7ff ffcd 	bl	80091c4 <chPoolObjectInitAligned>
}
 800922a:	bf00      	nop
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	601a      	str	r2, [r3, #0]
}
 8009240:	bf00      	nop
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	bc80      	pop	{r7}
 8009248:	4770      	bx	lr
	...

0800924c <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 800924c:	b580      	push	{r7, lr}
 800924e:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8009250:	4810      	ldr	r0, [pc, #64]	; (8009294 <__factory_init+0x48>)
 8009252:	f7ff fd10 	bl	8008c76 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 8009256:	4810      	ldr	r0, [pc, #64]	; (8009298 <__factory_init+0x4c>)
 8009258:	f7ff ffeb 	bl	8009232 <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 800925c:	4a0f      	ldr	r2, [pc, #60]	; (800929c <__factory_init+0x50>)
 800925e:	2114      	movs	r1, #20
 8009260:	480f      	ldr	r0, [pc, #60]	; (80092a0 <__factory_init+0x54>)
 8009262:	f7ff ffd6 	bl	8009212 <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 8009266:	480f      	ldr	r0, [pc, #60]	; (80092a4 <__factory_init+0x58>)
 8009268:	f7ff ffe3 	bl	8009232 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 800926c:	480e      	ldr	r0, [pc, #56]	; (80092a8 <__factory_init+0x5c>)
 800926e:	f7ff ffe0 	bl	8009232 <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 8009272:	4a0a      	ldr	r2, [pc, #40]	; (800929c <__factory_init+0x50>)
 8009274:	211c      	movs	r1, #28
 8009276:	480d      	ldr	r0, [pc, #52]	; (80092ac <__factory_init+0x60>)
 8009278:	f7ff ffcb 	bl	8009212 <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 800927c:	480c      	ldr	r0, [pc, #48]	; (80092b0 <__factory_init+0x64>)
 800927e:	f7ff ffd8 	bl	8009232 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 8009282:	480c      	ldr	r0, [pc, #48]	; (80092b4 <__factory_init+0x68>)
 8009284:	f7ff ffd5 	bl	8009232 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8009288:	480b      	ldr	r0, [pc, #44]	; (80092b8 <__factory_init+0x6c>)
 800928a:	f7ff ffd2 	bl	8009232 <dyn_list_init>
#endif
}
 800928e:	bf00      	nop
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	240013cc 	.word	0x240013cc
 8009298:	240013dc 	.word	0x240013dc
 800929c:	080091f5 	.word	0x080091f5
 80092a0:	240013e0 	.word	0x240013e0
 80092a4:	240013f0 	.word	0x240013f0
 80092a8:	240013f4 	.word	0x240013f4
 80092ac:	240013f8 	.word	0x240013f8
 80092b0:	24001408 	.word	0x24001408
 80092b4:	2400140c 	.word	0x2400140c
 80092b8:	24001410 	.word	0x24001410

080092bc <__NVIC_SetPriorityGrouping>:
{
 80092bc:	b480      	push	{r7}
 80092be:	b085      	sub	sp, #20
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f003 0307 	and.w	r3, r3, #7
 80092ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80092cc:	4b0b      	ldr	r3, [pc, #44]	; (80092fc <__NVIC_SetPriorityGrouping+0x40>)
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80092d8:	4013      	ands	r3, r2
 80092da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80092e4:	4b06      	ldr	r3, [pc, #24]	; (8009300 <__NVIC_SetPriorityGrouping+0x44>)
 80092e6:	4313      	orrs	r3, r2
 80092e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80092ea:	4a04      	ldr	r2, [pc, #16]	; (80092fc <__NVIC_SetPriorityGrouping+0x40>)
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	60d3      	str	r3, [r2, #12]
}
 80092f0:	bf00      	nop
 80092f2:	3714      	adds	r7, #20
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bc80      	pop	{r7}
 80092f8:	4770      	bx	lr
 80092fa:	bf00      	nop
 80092fc:	e000ed00 	.word	0xe000ed00
 8009300:	05fa0000 	.word	0x05fa0000

08009304 <__NVIC_SetPriority>:
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	4603      	mov	r3, r0
 800930c:	6039      	str	r1, [r7, #0]
 800930e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009310:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009314:	2b00      	cmp	r3, #0
 8009316:	db0a      	blt.n	800932e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	b2da      	uxtb	r2, r3
 800931c:	490c      	ldr	r1, [pc, #48]	; (8009350 <__NVIC_SetPriority+0x4c>)
 800931e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009322:	0112      	lsls	r2, r2, #4
 8009324:	b2d2      	uxtb	r2, r2
 8009326:	440b      	add	r3, r1
 8009328:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800932c:	e00a      	b.n	8009344 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	b2da      	uxtb	r2, r3
 8009332:	4908      	ldr	r1, [pc, #32]	; (8009354 <__NVIC_SetPriority+0x50>)
 8009334:	88fb      	ldrh	r3, [r7, #6]
 8009336:	f003 030f 	and.w	r3, r3, #15
 800933a:	3b04      	subs	r3, #4
 800933c:	0112      	lsls	r2, r2, #4
 800933e:	b2d2      	uxtb	r2, r2
 8009340:	440b      	add	r3, r1
 8009342:	761a      	strb	r2, [r3, #24]
}
 8009344:	bf00      	nop
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	bc80      	pop	{r7}
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	e000e100 	.word	0xe000e100
 8009354:	e000ed00 	.word	0xe000ed00

08009358 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800935e:	f3ef 8309 	mrs	r3, PSP
 8009362:	603b      	str	r3, [r7, #0]
  return(result);
 8009364:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 8009366:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	3320      	adds	r3, #32
 800936c:	60fb      	str	r3, [r7, #12]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f383 8809 	msr	PSP, r3
}
 8009378:	bf00      	nop
 800937a:	2300      	movs	r3, #0
 800937c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	f383 8811 	msr	BASEPRI, r3
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop
}
 8009388:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 800938a:	bf00      	nop
 800938c:	3714      	adds	r7, #20
 800938e:	46bd      	mov	sp, r7
 8009390:	bc80      	pop	{r7}
 8009392:	4770      	bx	lr

08009394 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	2330      	movs	r3, #48	; 0x30
 800939e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f383 8811 	msr	BASEPRI, r3
}
 80093a6:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80093a8:	b662      	cpsie	i
}
 80093aa:	bf00      	nop
}
 80093ac:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 80093ae:	2003      	movs	r0, #3
 80093b0:	f7ff ff84 	bl	80092bc <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80093b4:	4b0e      	ldr	r3, [pc, #56]	; (80093f0 <port_init+0x5c>)
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	4a0d      	ldr	r2, [pc, #52]	; (80093f0 <port_init+0x5c>)
 80093ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80093be:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 80093c0:	4b0c      	ldr	r3, [pc, #48]	; (80093f4 <port_init+0x60>)
 80093c2:	4a0d      	ldr	r2, [pc, #52]	; (80093f8 <port_init+0x64>)
 80093c4:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80093c8:	4b0a      	ldr	r3, [pc, #40]	; (80093f4 <port_init+0x60>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a09      	ldr	r2, [pc, #36]	; (80093f4 <port_init+0x60>)
 80093ce:	f043 0301 	orr.w	r3, r3, #1
 80093d2:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 80093d4:	2102      	movs	r1, #2
 80093d6:	f06f 0004 	mvn.w	r0, #4
 80093da:	f7ff ff93 	bl	8009304 <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 80093de:	2103      	movs	r1, #3
 80093e0:	f06f 0001 	mvn.w	r0, #1
 80093e4:	f7ff ff8e 	bl	8009304 <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 80093e8:	bf00      	nop
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	e000edf0 	.word	0xe000edf0
 80093f4:	e0001000 	.word	0xe0001000
 80093f8:	c5acce55 	.word	0xc5acce55

080093fc <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b086      	sub	sp, #24
 8009400:	af00      	add	r7, sp, #0
 8009402:	2330      	movs	r3, #48	; 0x30
 8009404:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f383 8811 	msr	BASEPRI, r3
}
 800940c:	bf00      	nop
}
 800940e:	bf00      	nop
}
 8009410:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8009412:	4b19      	ldr	r3, [pc, #100]	; (8009478 <__port_irq_epilogue+0x7c>)
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800941a:	2b00      	cmp	r3, #0
 800941c:	d020      	beq.n	8009460 <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800941e:	f3ef 8309 	mrs	r3, PSP
 8009422:	607b      	str	r3, [r7, #4]
  return(result);
 8009424:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 8009426:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	3b20      	subs	r3, #32
 800942c:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009438:	61da      	str	r2, [r3, #28]
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	f383 8809 	msr	PSP, r3
}
 8009444:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8009446:	f7fe ff49 	bl	80082dc <chSchIsPreemptionRequired>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d003      	beq.n	8009458 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8009450:	4a0a      	ldr	r2, [pc, #40]	; (800947c <__port_irq_epilogue+0x80>)
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 8009456:	e00b      	b.n	8009470 <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8009458:	4a09      	ldr	r2, [pc, #36]	; (8009480 <__port_irq_epilogue+0x84>)
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	619a      	str	r2, [r3, #24]
    return;
 800945e:	e007      	b.n	8009470 <__port_irq_epilogue+0x74>
 8009460:	2300      	movs	r3, #0
 8009462:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	f383 8811 	msr	BASEPRI, r3
}
 800946a:	bf00      	nop
}
 800946c:	bf00      	nop
}
 800946e:	bf00      	nop
  }
  port_unlock_from_isr();
}
 8009470:	3718      	adds	r7, #24
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	e000ed00 	.word	0xe000ed00
 800947c:	08000403 	.word	0x08000403
 8009480:	08000406 	.word	0x08000406

08009484 <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 8009484:	b480      	push	{r7}
 8009486:	b085      	sub	sp, #20
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	607a      	str	r2, [r7, #4]
 8009490:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2216      	movs	r2, #22
 8009496:	601a      	str	r2, [r3, #0]
  return -1;
 8009498:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 800949c:	4618      	mov	r0, r3
 800949e:	3714      	adds	r7, #20
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bc80      	pop	{r7}
 80094a4:	4770      	bx	lr

080094a6 <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 80094a6:	b480      	push	{r7}
 80094a8:	b085      	sub	sp, #20
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	60f8      	str	r0, [r7, #12]
 80094ae:	60b9      	str	r1, [r7, #8]
 80094b0:	607a      	str	r2, [r7, #4]
 80094b2:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 80094b4:	2300      	movs	r3, #0
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3714      	adds	r7, #20
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bc80      	pop	{r7}
 80094be:	4770      	bx	lr

080094c0 <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
 80094cc:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 80094ce:	683b      	ldr	r3, [r7, #0]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3714      	adds	r7, #20
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bc80      	pop	{r7}
 80094d8:	4770      	bx	lr

080094da <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 80094da:	b480      	push	{r7}
 80094dc:	b083      	sub	sp, #12
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
 80094e2:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	370c      	adds	r7, #12
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bc80      	pop	{r7}
 80094ee:	4770      	bx	lr

080094f0 <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	2200      	movs	r2, #0
 80094fe:	2101      	movs	r1, #1
 8009500:	4618      	mov	r0, r3
 8009502:	f7ff fe1f 	bl	8009144 <chCoreAllocFromBase>
 8009506:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d105      	bne.n	800951a <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	220c      	movs	r2, #12
 8009512:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 8009514:	f04f 33ff 	mov.w	r3, #4294967295
 8009518:	e000      	b.n	800951c <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 800951a:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 800951c:	4618      	mov	r0, r3
 800951e:	3710      	adds	r7, #16
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 8009524:	b580      	push	{r7, lr}
 8009526:	b084      	sub	sp, #16
 8009528:	af00      	add	r7, sp, #0
 800952a:	60f8      	str	r0, [r7, #12]
 800952c:	60b9      	str	r1, [r7, #8]
 800952e:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 8009530:	2258      	movs	r2, #88	; 0x58
 8009532:	2100      	movs	r1, #0
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f002 fae5 	bl	800bb04 <memset>
  st->st_mode = S_IFCHR;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009540:	605a      	str	r2, [r3, #4]
  return 0;
 8009542:	2300      	movs	r3, #0
}
 8009544:	4618      	mov	r0, r3
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 8009556:	2301      	movs	r3, #1
}
 8009558:	4618      	mov	r0, r3
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	bc80      	pop	{r7}
 8009560:	4770      	bx	lr
	...

08009564 <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 800956c:	4802      	ldr	r0, [pc, #8]	; (8009578 <_exit+0x14>)
 800956e:	f7fd ffc9 	bl	8007504 <chSysHalt>
  abort();
 8009572:	f002 fa7b 	bl	800ba6c <abort>
 8009576:	bf00      	nop
 8009578:	08011c38 	.word	0x08011c38

0800957c <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 8009586:	4802      	ldr	r0, [pc, #8]	; (8009590 <_kill+0x14>)
 8009588:	f7fd ffbc 	bl	8007504 <chSysHalt>
  abort();
 800958c:	f002 fa6e 	bl	800ba6c <abort>
 8009590:	08011c40 	.word	0x08011c40

08009594 <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 8009594:	b480      	push	{r7}
 8009596:	af00      	add	r7, sp, #0

  return 1;
 8009598:	2301      	movs	r3, #1
  abort();
}
 800959a:	4618      	mov	r0, r3
 800959c:	46bd      	mov	sp, r7
 800959e:	bc80      	pop	{r7}
 80095a0:	4770      	bx	lr
	...

080095a4 <main>:
};

#define LOCAL_VEL_MODE_COUNT   (sizeof(vel_mode_str) / sizeof(vel_mode_str[0]))
#define LOCAL_VEL_CURVE_COUNT  (sizeof(vel_curve_str) / sizeof(vel_curve_str[0]))

int main(void) {
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b094      	sub	sp, #80	; 0x50
 80095a8:	af00      	add	r7, sp, #0

  halInit();
 80095aa:	f7f7 fe37 	bl	800121c <halInit>
  chSysInit();
 80095ae:	f7fd ff79 	bl	80074a4 <chSysInit>

  drivers_init_all();
 80095b2:	f000 f935 	bl	8009820 <drivers_init_all>
  drv_display_init();
 80095b6:	f000 fb07 	bl	8009bc8 <drv_display_init>
  drv_encoders_start();
 80095ba:	f000 fbb7 	bl	8009d2c <drv_encoders_start>
  hall_init();
 80095be:	f002 f8af 	bl	800b720 <hall_init>
  usb_device_start();
 80095c2:	f001 fb1d 	bl	800ac00 <usb_device_start>
  midi_init();
 80095c6:	f000 fef1 	bl	800a3ac <midi_init>

  char line[32];

  const uint8_t base_note = 60U;
 80095ca:	233c      	movs	r3, #60	; 0x3c
 80095cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  const uint8_t sensor_index = 3U;   /* touche  observer */
 80095d0:	2303      	movs	r3, #3
 80095d2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

  bool note_active[16];
  memset(note_active, 0, sizeof(note_active));
 80095d6:	463b      	mov	r3, r7
 80095d8:	2210      	movs	r2, #16
 80095da:	2100      	movs	r1, #0
 80095dc:	4618      	mov	r0, r3
 80095de:	f002 fa91 	bl	800bb04 <memset>

  uint8_t last_velocity = 0;
 80095e2:	2300      	movs	r3, #0
 80095e4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  while (true) {

    /* ----------- Lecture encodeurs ----------- */

    int d0 = drv_encoder_get_delta_accel(ENC3) ;
 80095e8:	2002      	movs	r0, #2
 80095ea:	f000 fc59 	bl	8009ea0 <drv_encoder_get_delta_accel>
 80095ee:	4603      	mov	r3, r0
 80095f0:	63bb      	str	r3, [r7, #56]	; 0x38
    int d1 = drv_encoder_get_delta_accel(ENC4) ;
 80095f2:	2003      	movs	r0, #3
 80095f4:	f000 fc54 	bl	8009ea0 <drv_encoder_get_delta_accel>
 80095f8:	4603      	mov	r3, r0
 80095fa:	637b      	str	r3, [r7, #52]	; 0x34


    if (d0 != 0) {
 80095fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d016      	beq.n	8009630 <main+0x8c>
      int mode = (int)hall_get_velocity_mode();
 8009602:	f002 fa1b 	bl	800ba3c <hall_get_velocity_mode>
 8009606:	4603      	mov	r3, r0
 8009608:	64bb      	str	r3, [r7, #72]	; 0x48
      mode += d0;
 800960a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800960c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800960e:	4413      	add	r3, r2
 8009610:	64bb      	str	r3, [r7, #72]	; 0x48

      if (mode < 0) mode = 0;
 8009612:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009614:	2b00      	cmp	r3, #0
 8009616:	da01      	bge.n	800961c <main+0x78>
 8009618:	2300      	movs	r3, #0
 800961a:	64bb      	str	r3, [r7, #72]	; 0x48
      if (mode >= (int)LOCAL_VEL_MODE_COUNT) mode = (int)LOCAL_VEL_MODE_COUNT - 1;
 800961c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800961e:	2b02      	cmp	r3, #2
 8009620:	dd01      	ble.n	8009626 <main+0x82>
 8009622:	2302      	movs	r3, #2
 8009624:	64bb      	str	r3, [r7, #72]	; 0x48

      hall_set_velocity_mode((uint8_t)mode);
 8009626:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009628:	b2db      	uxtb	r3, r3
 800962a:	4618      	mov	r0, r3
 800962c:	f002 f9e2 	bl	800b9f4 <hall_set_velocity_mode>
    }

    if (d1 != 0) {
 8009630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009632:	2b00      	cmp	r3, #0
 8009634:	d016      	beq.n	8009664 <main+0xc0>
      int curve = (int)hall_get_velocity_curve();
 8009636:	f002 fa0d 	bl	800ba54 <hall_get_velocity_curve>
 800963a:	4603      	mov	r3, r0
 800963c:	647b      	str	r3, [r7, #68]	; 0x44
      curve += d1;
 800963e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009642:	4413      	add	r3, r2
 8009644:	647b      	str	r3, [r7, #68]	; 0x44

      if (curve < 0) curve = 0;
 8009646:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009648:	2b00      	cmp	r3, #0
 800964a:	da01      	bge.n	8009650 <main+0xac>
 800964c:	2300      	movs	r3, #0
 800964e:	647b      	str	r3, [r7, #68]	; 0x44
      if (curve >= (int)LOCAL_VEL_CURVE_COUNT) curve = (int)LOCAL_VEL_CURVE_COUNT - 1;
 8009650:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009652:	2b04      	cmp	r3, #4
 8009654:	dd01      	ble.n	800965a <main+0xb6>
 8009656:	2304      	movs	r3, #4
 8009658:	647b      	str	r3, [r7, #68]	; 0x44

      hall_set_velocity_curve((uint8_t)curve);
 800965a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800965c:	b2db      	uxtb	r3, r3
 800965e:	4618      	mov	r0, r3
 8009660:	f002 f9da 	bl	800ba18 <hall_set_velocity_curve>
    }

    /* ----------- MIDI + tat touches ----------- */

    for (uint8_t i = 0U; i < 16U; i++) {
 8009664:	2300      	movs	r3, #0
 8009666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800966a:	e059      	b.n	8009720 <main+0x17c>

      bool note_on  = hall_get_note_on(i);
 800966c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009670:	4618      	mov	r0, r3
 8009672:	f002 f96d 	bl	800b950 <hall_get_note_on>
 8009676:	4603      	mov	r3, r0
 8009678:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      bool note_off = hall_get_note_off(i);
 800967c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009680:	4618      	mov	r0, r3
 8009682:	f002 f983 	bl	800b98c <hall_get_note_off>
 8009686:	4603      	mov	r3, r0
 8009688:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

      uint8_t note_number = (uint8_t)(base_note + i);
 800968c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8009690:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009694:	4413      	add	r3, r2
 8009696:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

      if (note_on) {
 800969a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d027      	beq.n	80096f2 <main+0x14e>
        uint8_t vel = hall_get_velocity(i);
 80096a2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80096a6:	4618      	mov	r0, r3
 80096a8:	f002 f98e 	bl	800b9c8 <hall_get_velocity>
 80096ac:	4603      	mov	r3, r0
 80096ae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        if (vel == 0) vel = 1;
 80096b2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d102      	bne.n	80096c0 <main+0x11c>
 80096ba:	2301      	movs	r3, #1
 80096bc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

        note_active[i] = true;
 80096c0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80096c4:	3350      	adds	r3, #80	; 0x50
 80096c6:	443b      	add	r3, r7
 80096c8:	2201      	movs	r2, #1
 80096ca:	f803 2c50 	strb.w	r2, [r3, #-80]
        if (i == sensor_index) {
 80096ce:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 80096d2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d103      	bne.n	80096e2 <main+0x13e>
          last_velocity = vel;
 80096da:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80096de:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
        }

        midi_note_on(MIDI_DEST_BOTH, 0U, note_number, vel);
 80096e2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80096e6:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 80096ea:	2100      	movs	r1, #0
 80096ec:	2003      	movs	r0, #3
 80096ee:	f001 fa20 	bl	800ab32 <midi_note_on>
      }

      if (note_off) {
 80096f2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00d      	beq.n	8009716 <main+0x172>
        note_active[i] = false;
 80096fa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80096fe:	3350      	adds	r3, #80	; 0x50
 8009700:	443b      	add	r3, r7
 8009702:	2200      	movs	r2, #0
 8009704:	f803 2c50 	strb.w	r2, [r3, #-80]
        midi_note_off(MIDI_DEST_BOTH, 0U, note_number, 0U);
 8009708:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 800970c:	2300      	movs	r3, #0
 800970e:	2100      	movs	r1, #0
 8009710:	2003      	movs	r0, #3
 8009712:	f001 fa47 	bl	800aba4 <midi_note_off>
    for (uint8_t i = 0U; i < 16U; i++) {
 8009716:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800971a:	3301      	adds	r3, #1
 800971c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009720:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009724:	2b0f      	cmp	r3, #15
 8009726:	d9a1      	bls.n	800966c <main+0xc8>
      }
    }

    /* ----------- OLED ----------- */

    drv_display_clear();
 8009728:	f000 f9f2 	bl	8009b10 <drv_display_clear>

    snprintf(line, sizeof(line), "STATE = %s", note_active[sensor_index] ? "ON " : "OFF");
 800972c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8009730:	3350      	adds	r3, #80	; 0x50
 8009732:	443b      	add	r3, r7
 8009734:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d001      	beq.n	8009740 <main+0x19c>
 800973c:	4b30      	ldr	r3, [pc, #192]	; (8009800 <main+0x25c>)
 800973e:	e000      	b.n	8009742 <main+0x19e>
 8009740:	4b30      	ldr	r3, [pc, #192]	; (8009804 <main+0x260>)
 8009742:	f107 0010 	add.w	r0, r7, #16
 8009746:	4a30      	ldr	r2, [pc, #192]	; (8009808 <main+0x264>)
 8009748:	2120      	movs	r1, #32
 800974a:	f002 f997 	bl	800ba7c <snprintf>
    drv_display_draw_text(0, 0, line);
 800974e:	f107 0310 	add.w	r3, r7, #16
 8009752:	461a      	mov	r2, r3
 8009754:	2100      	movs	r1, #0
 8009756:	2000      	movs	r0, #0
 8009758:	f000 f9a6 	bl	8009aa8 <drv_display_draw_text>

    snprintf(line, sizeof(line), "VEL   = %3u", last_velocity);
 800975c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009760:	f107 0010 	add.w	r0, r7, #16
 8009764:	4a29      	ldr	r2, [pc, #164]	; (800980c <main+0x268>)
 8009766:	2120      	movs	r1, #32
 8009768:	f002 f988 	bl	800ba7c <snprintf>
    drv_display_draw_text(0, 12, line);
 800976c:	f107 0310 	add.w	r3, r7, #16
 8009770:	461a      	mov	r2, r3
 8009772:	210c      	movs	r1, #12
 8009774:	2000      	movs	r0, #0
 8009776:	f000 f997 	bl	8009aa8 <drv_display_draw_text>

    uint8_t mode  = hall_get_velocity_mode();
 800977a:	f002 f95f 	bl	800ba3c <hall_get_velocity_mode>
 800977e:	4603      	mov	r3, r0
 8009780:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
    uint8_t curve = hall_get_velocity_curve();
 8009784:	f002 f966 	bl	800ba54 <hall_get_velocity_curve>
 8009788:	4603      	mov	r3, r0
 800978a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

    /* Scurit anti-crash */
    if (mode >= LOCAL_VEL_MODE_COUNT)  mode = 0;
 800978e:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8009792:	2b02      	cmp	r3, #2
 8009794:	d902      	bls.n	800979c <main+0x1f8>
 8009796:	2300      	movs	r3, #0
 8009798:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
    if (curve >= LOCAL_VEL_CURVE_COUNT) curve = 0;
 800979c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80097a0:	2b04      	cmp	r3, #4
 80097a2:	d902      	bls.n	80097aa <main+0x206>
 80097a4:	2300      	movs	r3, #0
 80097a6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

    snprintf(line, sizeof(line), "MODE  = %s", vel_mode_str[mode]);
 80097aa:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80097ae:	4a18      	ldr	r2, [pc, #96]	; (8009810 <main+0x26c>)
 80097b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097b4:	f107 0010 	add.w	r0, r7, #16
 80097b8:	4a16      	ldr	r2, [pc, #88]	; (8009814 <main+0x270>)
 80097ba:	2120      	movs	r1, #32
 80097bc:	f002 f95e 	bl	800ba7c <snprintf>
    drv_display_draw_text(0, 24, line);
 80097c0:	f107 0310 	add.w	r3, r7, #16
 80097c4:	461a      	mov	r2, r3
 80097c6:	2118      	movs	r1, #24
 80097c8:	2000      	movs	r0, #0
 80097ca:	f000 f96d 	bl	8009aa8 <drv_display_draw_text>

    snprintf(line, sizeof(line), "CURVE = %s", vel_curve_str[curve]);
 80097ce:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80097d2:	4a11      	ldr	r2, [pc, #68]	; (8009818 <main+0x274>)
 80097d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097d8:	f107 0010 	add.w	r0, r7, #16
 80097dc:	4a0f      	ldr	r2, [pc, #60]	; (800981c <main+0x278>)
 80097de:	2120      	movs	r1, #32
 80097e0:	f002 f94c 	bl	800ba7c <snprintf>
    drv_display_draw_text(0, 36, line);
 80097e4:	f107 0310 	add.w	r3, r7, #16
 80097e8:	461a      	mov	r2, r3
 80097ea:	2124      	movs	r1, #36	; 0x24
 80097ec:	2000      	movs	r0, #0
 80097ee:	f000 f95b 	bl	8009aa8 <drv_display_draw_text>

    drv_display_update();
 80097f2:	f000 f9a3 	bl	8009b3c <drv_display_update>

    chThdSleepMilliseconds(10);
 80097f6:	2064      	movs	r0, #100	; 0x64
 80097f8:	f7ff f87b 	bl	80088f2 <chThdSleep>
  while (true) {
 80097fc:	e6f4      	b.n	80095e8 <main+0x44>
 80097fe:	bf00      	nop
 8009800:	08011c8c 	.word	0x08011c8c
 8009804:	08011c90 	.word	0x08011c90
 8009808:	08011c94 	.word	0x08011c94
 800980c:	08011ca0 	.word	0x08011ca0
 8009810:	24000000 	.word	0x24000000
 8009814:	08011cac 	.word	0x08011cac
 8009818:	2400000c 	.word	0x2400000c
 800981c:	08011cb8 	.word	0x08011cb8

08009820 <drivers_init_all>:

#include "drivers.h"
#include "drv_encoders.h"
mutex_t spi5_mutex;

void drivers_init_all(void) {
 8009820:	b580      	push	{r7, lr}
 8009822:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8009824:	4804      	ldr	r0, [pc, #16]	; (8009838 <drivers_init_all+0x18>)
 8009826:	f7ff fa26 	bl	8008c76 <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 800982a:	f000 f9cd 	bl	8009bc8 <drv_display_init>
    drv_encoders_start();
 800982e:	f000 fa7d 	bl	8009d2c <drv_encoders_start>

}
 8009832:	bf00      	nop
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	24001414 	.word	0x24001414

0800983c <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 800983c:	b480      	push	{r7}
 800983e:	af00      	add	r7, sp, #0
 8009840:	4b03      	ldr	r3, [pc, #12]	; (8009850 <cs_low+0x14>)
 8009842:	2240      	movs	r2, #64	; 0x40
 8009844:	835a      	strh	r2, [r3, #26]
 8009846:	bf00      	nop
 8009848:	46bd      	mov	sp, r7
 800984a:	bc80      	pop	{r7}
 800984c:	4770      	bx	lr
 800984e:	bf00      	nop
 8009850:	58022000 	.word	0x58022000

08009854 <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 8009854:	b480      	push	{r7}
 8009856:	af00      	add	r7, sp, #0
 8009858:	4b03      	ldr	r3, [pc, #12]	; (8009868 <cs_high+0x14>)
 800985a:	2240      	movs	r2, #64	; 0x40
 800985c:	831a      	strh	r2, [r3, #24]
 800985e:	bf00      	nop
 8009860:	46bd      	mov	sp, r7
 8009862:	bc80      	pop	{r7}
 8009864:	4770      	bx	lr
 8009866:	bf00      	nop
 8009868:	58022000 	.word	0x58022000

0800986c <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 800986c:	b480      	push	{r7}
 800986e:	af00      	add	r7, sp, #0
 8009870:	4b03      	ldr	r3, [pc, #12]	; (8009880 <dc_cmd+0x14>)
 8009872:	2220      	movs	r2, #32
 8009874:	835a      	strh	r2, [r3, #26]
 8009876:	bf00      	nop
 8009878:	46bd      	mov	sp, r7
 800987a:	bc80      	pop	{r7}
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	58022000 	.word	0x58022000

08009884 <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8009884:	b480      	push	{r7}
 8009886:	af00      	add	r7, sp, #0
 8009888:	4b03      	ldr	r3, [pc, #12]	; (8009898 <dc_data+0x14>)
 800988a:	2220      	movs	r2, #32
 800988c:	831a      	strh	r2, [r3, #24]
 800988e:	bf00      	nop
 8009890:	46bd      	mov	sp, r7
 8009892:	bc80      	pop	{r7}
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	58022000 	.word	0x58022000

0800989c <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 800989c:	b580      	push	{r7, lr}
 800989e:	b082      	sub	sp, #8
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	4603      	mov	r3, r0
 80098a4:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 80098a6:	f7ff ffe1 	bl	800986c <dc_cmd>
    cs_low();
 80098aa:	f7ff ffc7 	bl	800983c <cs_low>
    spiPolledExchange(&SPID2, cmd);
 80098ae:	79fb      	ldrb	r3, [r7, #7]
 80098b0:	4619      	mov	r1, r3
 80098b2:	4804      	ldr	r0, [pc, #16]	; (80098c4 <send_cmd+0x28>)
 80098b4:	f7fd f818 	bl	80068e8 <spi_lld_polled_exchange>
    cs_high();
 80098b8:	f7ff ffcc 	bl	8009854 <cs_high>
}
 80098bc:	bf00      	nop
 80098be:	3708      	adds	r7, #8
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	24000894 	.word	0x24000894

080098c8 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
    dc_data();
 80098d2:	f7ff ffd7 	bl	8009884 <dc_data>
    for (size_t i = 0; i < len; i++) {
 80098d6:	2300      	movs	r3, #0
 80098d8:	60fb      	str	r3, [r7, #12]
 80098da:	e00e      	b.n	80098fa <send_data+0x32>
        cs_low();
 80098dc:	f7ff ffae 	bl	800983c <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	4413      	add	r3, r2
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	4619      	mov	r1, r3
 80098ea:	4808      	ldr	r0, [pc, #32]	; (800990c <send_data+0x44>)
 80098ec:	f7fc fffc 	bl	80068e8 <spi_lld_polled_exchange>
        cs_high();
 80098f0:	f7ff ffb0 	bl	8009854 <cs_high>
    for (size_t i = 0; i < len; i++) {
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	3301      	adds	r3, #1
 80098f8:	60fb      	str	r3, [r7, #12]
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d3ec      	bcc.n	80098dc <send_data+0x14>
    }
}
 8009902:	bf00      	nop
 8009904:	bf00      	nop
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}
 800990c:	24000894 	.word	0x24000894

08009910 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 8009910:	b480      	push	{r7}
 8009912:	b087      	sub	sp, #28
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	4613      	mov	r3, r2
 800991c:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2b00      	cmp	r3, #0
 8009922:	db4f      	blt.n	80099c4 <set_pixel+0xb4>
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2b7f      	cmp	r3, #127	; 0x7f
 8009928:	dc4c      	bgt.n	80099c4 <set_pixel+0xb4>
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	2b00      	cmp	r3, #0
 800992e:	db49      	blt.n	80099c4 <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	2b3f      	cmp	r3, #63	; 0x3f
 8009934:	dc46      	bgt.n	80099c4 <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	10db      	asrs	r3, r3, #3
 800993a:	01db      	lsls	r3, r3, #7
 800993c:	68fa      	ldr	r2, [r7, #12]
 800993e:	4413      	add	r3, r2
 8009940:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	f003 0307 	and.w	r3, r3, #7
 8009948:	2201      	movs	r2, #1
 800994a:	fa02 f303 	lsl.w	r3, r2, r3
 800994e:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 8009950:	4a1f      	ldr	r2, [pc, #124]	; (80099d0 <set_pixel+0xc0>)
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	4413      	add	r3, r2
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	74bb      	strb	r3, [r7, #18]

    if (on)
 800995a:	79fb      	ldrb	r3, [r7, #7]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00c      	beq.n	800997a <set_pixel+0x6a>
        buffer[index] |= mask;
 8009960:	4a1b      	ldr	r2, [pc, #108]	; (80099d0 <set_pixel+0xc0>)
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	4413      	add	r3, r2
 8009966:	781a      	ldrb	r2, [r3, #0]
 8009968:	7cfb      	ldrb	r3, [r7, #19]
 800996a:	4313      	orrs	r3, r2
 800996c:	b2d9      	uxtb	r1, r3
 800996e:	4a18      	ldr	r2, [pc, #96]	; (80099d0 <set_pixel+0xc0>)
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	4413      	add	r3, r2
 8009974:	460a      	mov	r2, r1
 8009976:	701a      	strb	r2, [r3, #0]
 8009978:	e00d      	b.n	8009996 <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 800997a:	4a15      	ldr	r2, [pc, #84]	; (80099d0 <set_pixel+0xc0>)
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	4413      	add	r3, r2
 8009980:	781a      	ldrb	r2, [r3, #0]
 8009982:	7cfb      	ldrb	r3, [r7, #19]
 8009984:	43db      	mvns	r3, r3
 8009986:	b2db      	uxtb	r3, r3
 8009988:	4013      	ands	r3, r2
 800998a:	b2d9      	uxtb	r1, r3
 800998c:	4a10      	ldr	r2, [pc, #64]	; (80099d0 <set_pixel+0xc0>)
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	4413      	add	r3, r2
 8009992:	460a      	mov	r2, r1
 8009994:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 8009996:	4a0e      	ldr	r2, [pc, #56]	; (80099d0 <set_pixel+0xc0>)
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	4413      	add	r3, r2
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	7cba      	ldrb	r2, [r7, #18]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d010      	beq.n	80099c6 <set_pixel+0xb6>
        display_dirty = true;
 80099a4:	4b0b      	ldr	r3, [pc, #44]	; (80099d4 <set_pixel+0xc4>)
 80099a6:	2201      	movs	r2, #1
 80099a8:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	10db      	asrs	r3, r3, #3
 80099ae:	2201      	movs	r2, #1
 80099b0:	fa02 f303 	lsl.w	r3, r2, r3
 80099b4:	b2da      	uxtb	r2, r3
 80099b6:	4b08      	ldr	r3, [pc, #32]	; (80099d8 <set_pixel+0xc8>)
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	b2da      	uxtb	r2, r3
 80099be:	4b06      	ldr	r3, [pc, #24]	; (80099d8 <set_pixel+0xc8>)
 80099c0:	701a      	strb	r2, [r3, #0]
 80099c2:	e000      	b.n	80099c6 <set_pixel+0xb6>
        return;
 80099c4:	bf00      	nop
    }
}
 80099c6:	371c      	adds	r7, #28
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bc80      	pop	{r7}
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	24001424 	.word	0x24001424
 80099d4:	24001828 	.word	0x24001828
 80099d8:	24001829 	.word	0x24001829

080099dc <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	791a      	ldrb	r2, [r3, #4]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	7a1b      	ldrb	r3, [r3, #8]
 80099ec:	4413      	add	r3, r2
 80099ee:	b2db      	uxtb	r3, r3
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bc80      	pop	{r7}
 80099f8:	4770      	bx	lr
	...

080099fc <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	4603      	mov	r3, r0
 8009a04:	71fb      	strb	r3, [r7, #7]
 8009a06:	460b      	mov	r3, r1
 8009a08:	71bb      	strb	r3, [r7, #6]
 8009a0a:	4613      	mov	r3, r2
 8009a0c:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 8009a0e:	4b25      	ldr	r3, [pc, #148]	; (8009aa4 <drv_display_draw_char+0xa8>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d041      	beq.n	8009a9a <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 8009a16:	4b23      	ldr	r3, [pc, #140]	; (8009aa4 <drv_display_draw_char+0xa8>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	799b      	ldrb	r3, [r3, #6]
 8009a1c:	797a      	ldrb	r2, [r7, #5]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d305      	bcc.n	8009a2e <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 8009a22:	4b20      	ldr	r3, [pc, #128]	; (8009aa4 <drv_display_draw_char+0xa8>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 8009a28:	797a      	ldrb	r2, [r7, #5]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d901      	bls.n	8009a32 <drv_display_draw_char+0x36>
        c = '?';
 8009a2e:	233f      	movs	r3, #63	; 0x3f
 8009a30:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 8009a32:	2300      	movs	r3, #0
 8009a34:	73fb      	strb	r3, [r7, #15]
 8009a36:	e029      	b.n	8009a8c <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 8009a38:	4b1a      	ldr	r3, [pc, #104]	; (8009aa4 <drv_display_draw_char+0xa8>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	68db      	ldr	r3, [r3, #12]
 8009a3e:	7bf9      	ldrb	r1, [r7, #15]
 8009a40:	797a      	ldrb	r2, [r7, #5]
 8009a42:	4610      	mov	r0, r2
 8009a44:	4798      	blx	r3
 8009a46:	4603      	mov	r3, r0
 8009a48:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	73bb      	strb	r3, [r7, #14]
 8009a4e:	e014      	b.n	8009a7a <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8009a50:	7b7a      	ldrb	r2, [r7, #13]
 8009a52:	7bbb      	ldrb	r3, [r7, #14]
 8009a54:	fa22 f303 	lsr.w	r3, r2, r3
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d009      	beq.n	8009a74 <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8009a60:	79fa      	ldrb	r2, [r7, #7]
 8009a62:	7bfb      	ldrb	r3, [r7, #15]
 8009a64:	18d0      	adds	r0, r2, r3
 8009a66:	79ba      	ldrb	r2, [r7, #6]
 8009a68:	7bbb      	ldrb	r3, [r7, #14]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	4619      	mov	r1, r3
 8009a70:	f7ff ff4e 	bl	8009910 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8009a74:	7bbb      	ldrb	r3, [r7, #14]
 8009a76:	3301      	adds	r3, #1
 8009a78:	73bb      	strb	r3, [r7, #14]
 8009a7a:	4b0a      	ldr	r3, [pc, #40]	; (8009aa4 <drv_display_draw_char+0xa8>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	795b      	ldrb	r3, [r3, #5]
 8009a80:	7bba      	ldrb	r2, [r7, #14]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d3e4      	bcc.n	8009a50 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	73fb      	strb	r3, [r7, #15]
 8009a8c:	4b05      	ldr	r3, [pc, #20]	; (8009aa4 <drv_display_draw_char+0xa8>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	791b      	ldrb	r3, [r3, #4]
 8009a92:	7bfa      	ldrb	r2, [r7, #15]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d3cf      	bcc.n	8009a38 <drv_display_draw_char+0x3c>
 8009a98:	e000      	b.n	8009a9c <drv_display_draw_char+0xa0>
        return;
 8009a9a:	bf00      	nop
        }
    }
}
 8009a9c:	3710      	adds	r7, #16
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	24001824 	.word	0x24001824

08009aa8 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	4603      	mov	r3, r0
 8009ab0:	603a      	str	r2, [r7, #0]
 8009ab2:	71fb      	strb	r3, [r7, #7]
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 8009ab8:	4b14      	ldr	r3, [pc, #80]	; (8009b0c <drv_display_draw_text+0x64>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d020      	beq.n	8009b02 <drv_display_draw_text+0x5a>
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d01d      	beq.n	8009b02 <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 8009ac6:	4b11      	ldr	r3, [pc, #68]	; (8009b0c <drv_display_draw_text+0x64>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4618      	mov	r0, r3
 8009acc:	f7ff ff86 	bl	80099dc <font_advance>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 8009ad4:	e00c      	b.n	8009af0 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	1c5a      	adds	r2, r3, #1
 8009ada:	603a      	str	r2, [r7, #0]
 8009adc:	781a      	ldrb	r2, [r3, #0]
 8009ade:	79b9      	ldrb	r1, [r7, #6]
 8009ae0:	79fb      	ldrb	r3, [r7, #7]
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f7ff ff8a 	bl	80099fc <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 8009ae8:	79fa      	ldrb	r2, [r7, #7]
 8009aea:	7bfb      	ldrb	r3, [r7, #15]
 8009aec:	4413      	add	r3, r2
 8009aee:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d005      	beq.n	8009b04 <drv_display_draw_text+0x5c>
 8009af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	daea      	bge.n	8009ad6 <drv_display_draw_text+0x2e>
 8009b00:	e000      	b.n	8009b04 <drv_display_draw_text+0x5c>
        return;
 8009b02:	bf00      	nop
    }
}
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	24001824 	.word	0x24001824

08009b10 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 8009b10:	b580      	push	{r7, lr}
 8009b12:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 8009b14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009b18:	2100      	movs	r1, #0
 8009b1a:	4805      	ldr	r0, [pc, #20]	; (8009b30 <drv_display_clear+0x20>)
 8009b1c:	f001 fff2 	bl	800bb04 <memset>
    display_dirty = true;
 8009b20:	4b04      	ldr	r3, [pc, #16]	; (8009b34 <drv_display_clear+0x24>)
 8009b22:	2201      	movs	r2, #1
 8009b24:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 8009b26:	4b04      	ldr	r3, [pc, #16]	; (8009b38 <drv_display_clear+0x28>)
 8009b28:	22ff      	movs	r2, #255	; 0xff
 8009b2a:	701a      	strb	r2, [r3, #0]
}
 8009b2c:	bf00      	nop
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	24001424 	.word	0x24001424
 8009b34:	24001828 	.word	0x24001828
 8009b38:	24001829 	.word	0x24001829

08009b3c <drv_display_update>:

void drv_display_update(void) {
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
    if (!display_dirty)
 8009b42:	4b1e      	ldr	r3, [pc, #120]	; (8009bbc <drv_display_update+0x80>)
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	f083 0301 	eor.w	r3, r3, #1
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d12f      	bne.n	8009bb2 <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 8009b52:	2300      	movs	r3, #0
 8009b54:	71fb      	strb	r3, [r7, #7]
 8009b56:	e022      	b.n	8009b9e <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 8009b58:	4b19      	ldr	r3, [pc, #100]	; (8009bc0 <drv_display_update+0x84>)
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	79fb      	ldrb	r3, [r7, #7]
 8009b60:	fa22 f303 	lsr.w	r3, r2, r3
 8009b64:	f003 0301 	and.w	r3, r3, #1
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d014      	beq.n	8009b96 <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 8009b6c:	79fb      	ldrb	r3, [r7, #7]
 8009b6e:	3b50      	subs	r3, #80	; 0x50
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7ff fe92 	bl	800989c <send_cmd>
        send_cmd(0x00);
 8009b78:	2000      	movs	r0, #0
 8009b7a:	f7ff fe8f 	bl	800989c <send_cmd>
        send_cmd(0x10);
 8009b7e:	2010      	movs	r0, #16
 8009b80:	f7ff fe8c 	bl	800989c <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 8009b84:	79fb      	ldrb	r3, [r7, #7]
 8009b86:	01db      	lsls	r3, r3, #7
 8009b88:	4a0e      	ldr	r2, [pc, #56]	; (8009bc4 <drv_display_update+0x88>)
 8009b8a:	4413      	add	r3, r2
 8009b8c:	2180      	movs	r1, #128	; 0x80
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7ff fe9a 	bl	80098c8 <send_data>
 8009b94:	e000      	b.n	8009b98 <drv_display_update+0x5c>
            continue;
 8009b96:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8009b98:	79fb      	ldrb	r3, [r7, #7]
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	71fb      	strb	r3, [r7, #7]
 8009b9e:	79fb      	ldrb	r3, [r7, #7]
 8009ba0:	2b07      	cmp	r3, #7
 8009ba2:	d9d9      	bls.n	8009b58 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 8009ba4:	4b05      	ldr	r3, [pc, #20]	; (8009bbc <drv_display_update+0x80>)
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 8009baa:	4b05      	ldr	r3, [pc, #20]	; (8009bc0 <drv_display_update+0x84>)
 8009bac:	2200      	movs	r2, #0
 8009bae:	701a      	strb	r2, [r3, #0]
 8009bb0:	e000      	b.n	8009bb4 <drv_display_update+0x78>
        return;
 8009bb2:	bf00      	nop
}
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	24001828 	.word	0x24001828
 8009bc0:	24001829 	.word	0x24001829
 8009bc4:	24001424 	.word	0x24001424

08009bc8 <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009bcc:	2201      	movs	r2, #1
 8009bce:	2140      	movs	r1, #64	; 0x40
 8009bd0:	4836      	ldr	r0, [pc, #216]	; (8009cac <drv_display_init+0xe4>)
 8009bd2:	f7fa fcb9 	bl	8004548 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	2120      	movs	r1, #32
 8009bda:	4834      	ldr	r0, [pc, #208]	; (8009cac <drv_display_init+0xe4>)
 8009bdc:	f7fa fcb4 	bl	8004548 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8009be0:	2201      	movs	r2, #1
 8009be2:	2110      	movs	r1, #16
 8009be4:	4831      	ldr	r0, [pc, #196]	; (8009cac <drv_display_init+0xe4>)
 8009be6:	f7fa fcaf 	bl	8004548 <_pal_lld_setgroupmode>

    cs_high();
 8009bea:	f7ff fe33 	bl	8009854 <cs_high>
    dc_data();
 8009bee:	f7ff fe49 	bl	8009884 <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 8009bf2:	4b2e      	ldr	r3, [pc, #184]	; (8009cac <drv_display_init+0xe4>)
 8009bf4:	2210      	movs	r2, #16
 8009bf6:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 8009bf8:	f240 229a 	movw	r2, #666	; 0x29a
 8009bfc:	2102      	movs	r1, #2
 8009bfe:	482b      	ldr	r0, [pc, #172]	; (8009cac <drv_display_init+0xe4>)
 8009c00:	f7fa fca2 	bl	8004548 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 8009c04:	f240 229a 	movw	r2, #666	; 0x29a
 8009c08:	2108      	movs	r1, #8
 8009c0a:	4828      	ldr	r0, [pc, #160]	; (8009cac <drv_display_init+0xe4>)
 8009c0c:	f7fa fc9c 	bl	8004548 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 8009c10:	4927      	ldr	r1, [pc, #156]	; (8009cb0 <drv_display_init+0xe8>)
 8009c12:	4828      	ldr	r0, [pc, #160]	; (8009cb4 <drv_display_init+0xec>)
 8009c14:	f7f8 f953 	bl	8001ebe <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8009c18:	4b24      	ldr	r3, [pc, #144]	; (8009cac <drv_display_init+0xe4>)
 8009c1a:	2210      	movs	r2, #16
 8009c1c:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 8009c1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c22:	f7fe fe66 	bl	80088f2 <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8009c26:	4b21      	ldr	r3, [pc, #132]	; (8009cac <drv_display_init+0xe4>)
 8009c28:	2210      	movs	r2, #16
 8009c2a:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 8009c2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c30:	f7fe fe5f 	bl	80088f2 <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 8009c34:	20ae      	movs	r0, #174	; 0xae
 8009c36:	f7ff fe31 	bl	800989c <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 8009c3a:	20d5      	movs	r0, #213	; 0xd5
 8009c3c:	f7ff fe2e 	bl	800989c <send_cmd>
 8009c40:	2080      	movs	r0, #128	; 0x80
 8009c42:	f7ff fe2b 	bl	800989c <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 8009c46:	20a8      	movs	r0, #168	; 0xa8
 8009c48:	f7ff fe28 	bl	800989c <send_cmd>
 8009c4c:	203f      	movs	r0, #63	; 0x3f
 8009c4e:	f7ff fe25 	bl	800989c <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 8009c52:	20d3      	movs	r0, #211	; 0xd3
 8009c54:	f7ff fe22 	bl	800989c <send_cmd>
 8009c58:	2000      	movs	r0, #0
 8009c5a:	f7ff fe1f 	bl	800989c <send_cmd>
    send_cmd(0x40);
 8009c5e:	2040      	movs	r0, #64	; 0x40
 8009c60:	f7ff fe1c 	bl	800989c <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 8009c64:	208d      	movs	r0, #141	; 0x8d
 8009c66:	f7ff fe19 	bl	800989c <send_cmd>
 8009c6a:	2014      	movs	r0, #20
 8009c6c:	f7ff fe16 	bl	800989c <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 8009c70:	2020      	movs	r0, #32
 8009c72:	f7ff fe13 	bl	800989c <send_cmd>
 8009c76:	2000      	movs	r0, #0
 8009c78:	f7ff fe10 	bl	800989c <send_cmd>
    send_cmd(0xA1);
 8009c7c:	20a1      	movs	r0, #161	; 0xa1
 8009c7e:	f7ff fe0d 	bl	800989c <send_cmd>
    send_cmd(0xC8);
 8009c82:	20c8      	movs	r0, #200	; 0xc8
 8009c84:	f7ff fe0a 	bl	800989c <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 8009c88:	20da      	movs	r0, #218	; 0xda
 8009c8a:	f7ff fe07 	bl	800989c <send_cmd>
 8009c8e:	2012      	movs	r0, #18
 8009c90:	f7ff fe04 	bl	800989c <send_cmd>
    send_cmd(0xAF);
 8009c94:	20af      	movs	r0, #175	; 0xaf
 8009c96:	f7ff fe01 	bl	800989c <send_cmd>

    drv_display_clear();
 8009c9a:	f7ff ff39 	bl	8009b10 <drv_display_clear>
    drv_display_update();
 8009c9e:	f7ff ff4d 	bl	8009b3c <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8009ca2:	4b05      	ldr	r3, [pc, #20]	; (8009cb8 <drv_display_init+0xf0>)
 8009ca4:	4a05      	ldr	r2, [pc, #20]	; (8009cbc <drv_display_init+0xf4>)
 8009ca6:	601a      	str	r2, [r3, #0]
}
 8009ca8:	bf00      	nop
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	58022000 	.word	0x58022000
 8009cb0:	08012190 	.word	0x08012190
 8009cb4:	24000894 	.word	0x24000894
 8009cb8:	24001824 	.word	0x24001824
 8009cbc:	08012328 	.word	0x08012328

08009cc0 <enc_read_state>:
   0, +1, -1,  0
};

/* ================== LOW LEVEL ================== */

static uint8_t enc_read_state(uint8_t i) {
 8009cc0:	b480      	push	{r7}
 8009cc2:	b085      	sub	sp, #20
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	71fb      	strb	r3, [r7, #7]
  const enc_hw_t *h = &enc_hw[i];
 8009cca:	79fb      	ldrb	r3, [r7, #7]
 8009ccc:	011b      	lsls	r3, r3, #4
 8009cce:	4a16      	ldr	r2, [pc, #88]	; (8009d28 <enc_read_state+0x68>)
 8009cd0:	4413      	add	r3, r2
 8009cd2:	60fb      	str	r3, [r7, #12]
  uint8_t a = palReadPad(h->portA, h->pinA) ? 1 : 0;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	691b      	ldr	r3, [r3, #16]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	8892      	ldrh	r2, [r2, #4]
 8009cde:	40d3      	lsrs	r3, r2
 8009ce0:	f003 0301 	and.w	r3, r3, #1
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	bf14      	ite	ne
 8009ce8:	2301      	movne	r3, #1
 8009cea:	2300      	moveq	r3, #0
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	72fb      	strb	r3, [r7, #11]
  uint8_t b = palReadPad(h->portB, h->pinB) ? 1 : 0;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	691b      	ldr	r3, [r3, #16]
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	8992      	ldrh	r2, [r2, #12]
 8009cfa:	40d3      	lsrs	r3, r2
 8009cfc:	f003 0301 	and.w	r3, r3, #1
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	bf14      	ite	ne
 8009d04:	2301      	movne	r3, #1
 8009d06:	2300      	moveq	r3, #0
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)((a << 1) | b);
 8009d0c:	7afb      	ldrb	r3, [r7, #11]
 8009d0e:	005b      	lsls	r3, r3, #1
 8009d10:	b25a      	sxtb	r2, r3
 8009d12:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	b25b      	sxtb	r3, r3
 8009d1a:	b2db      	uxtb	r3, r3
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bc80      	pop	{r7}
 8009d24:	4770      	bx	lr
 8009d26:	bf00      	nop
 8009d28:	080121ac 	.word	0x080121ac

08009d2c <drv_encoders_start>:

/* ================== API ================== */

void drv_encoders_start(void) {
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0

  if (enc_started) return;
 8009d32:	4b25      	ldr	r3, [pc, #148]	; (8009dc8 <drv_encoders_start+0x9c>)
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d142      	bne.n	8009dc0 <drv_encoders_start+0x94>

  for (int i = 0; i < ENCODER_COUNT; i++) {
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	607b      	str	r3, [r7, #4]
 8009d3e:	e038      	b.n	8009db2 <drv_encoders_start+0x86>

    palSetPadMode(enc_hw[i].portA, enc_hw[i].pinA, PAL_MODE_INPUT_PULLUP);
 8009d40:	4a22      	ldr	r2, [pc, #136]	; (8009dcc <drv_encoders_start+0xa0>)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	011b      	lsls	r3, r3, #4
 8009d46:	4413      	add	r3, r2
 8009d48:	6818      	ldr	r0, [r3, #0]
 8009d4a:	4a20      	ldr	r2, [pc, #128]	; (8009dcc <drv_encoders_start+0xa0>)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	011b      	lsls	r3, r3, #4
 8009d50:	4413      	add	r3, r2
 8009d52:	3304      	adds	r3, #4
 8009d54:	881b      	ldrh	r3, [r3, #0]
 8009d56:	461a      	mov	r2, r3
 8009d58:	2301      	movs	r3, #1
 8009d5a:	4093      	lsls	r3, r2
 8009d5c:	2220      	movs	r2, #32
 8009d5e:	4619      	mov	r1, r3
 8009d60:	f7fa fbf2 	bl	8004548 <_pal_lld_setgroupmode>
    palSetPadMode(enc_hw[i].portB, enc_hw[i].pinB, PAL_MODE_INPUT_PULLUP);
 8009d64:	4a19      	ldr	r2, [pc, #100]	; (8009dcc <drv_encoders_start+0xa0>)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	011b      	lsls	r3, r3, #4
 8009d6a:	4413      	add	r3, r2
 8009d6c:	3308      	adds	r3, #8
 8009d6e:	6818      	ldr	r0, [r3, #0]
 8009d70:	4a16      	ldr	r2, [pc, #88]	; (8009dcc <drv_encoders_start+0xa0>)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	011b      	lsls	r3, r3, #4
 8009d76:	4413      	add	r3, r2
 8009d78:	330c      	adds	r3, #12
 8009d7a:	881b      	ldrh	r3, [r3, #0]
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	2301      	movs	r3, #1
 8009d80:	4093      	lsls	r3, r2
 8009d82:	2220      	movs	r2, #32
 8009d84:	4619      	mov	r1, r3
 8009d86:	f7fa fbdf 	bl	8004548 <_pal_lld_setgroupmode>

    enc_value[i] = 0;
 8009d8a:	4a11      	ldr	r2, [pc, #68]	; (8009dd0 <drv_encoders_start+0xa4>)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2100      	movs	r1, #0
 8009d90:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    enc_prev_state[i] = enc_read_state(i);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7ff ff91 	bl	8009cc0 <enc_read_state>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	4619      	mov	r1, r3
 8009da2:	4a0c      	ldr	r2, [pc, #48]	; (8009dd4 <drv_encoders_start+0xa8>)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4413      	add	r3, r2
 8009da8:	460a      	mov	r2, r1
 8009daa:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < ENCODER_COUNT; i++) {
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	3301      	adds	r3, #1
 8009db0:	607b      	str	r3, [r7, #4]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2b03      	cmp	r3, #3
 8009db6:	ddc3      	ble.n	8009d40 <drv_encoders_start+0x14>
  }

  enc_started = true;
 8009db8:	4b03      	ldr	r3, [pc, #12]	; (8009dc8 <drv_encoders_start+0x9c>)
 8009dba:	2201      	movs	r2, #1
 8009dbc:	701a      	strb	r2, [r3, #0]
 8009dbe:	e000      	b.n	8009dc2 <drv_encoders_start+0x96>
  if (enc_started) return;
 8009dc0:	bf00      	nop
}
 8009dc2:	3708      	adds	r7, #8
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	24001838 	.word	0x24001838
 8009dcc:	080121ac 	.word	0x080121ac
 8009dd0:	2400182c 	.word	0x2400182c
 8009dd4:	24001834 	.word	0x24001834

08009dd8 <enc_poll>:

/* Poll interne */
static void enc_poll(uint8_t i) {
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b084      	sub	sp, #16
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	4603      	mov	r3, r0
 8009de0:	71fb      	strb	r3, [r7, #7]
  uint8_t prev = enc_prev_state[i];
 8009de2:	79fb      	ldrb	r3, [r7, #7]
 8009de4:	4a15      	ldr	r2, [pc, #84]	; (8009e3c <enc_poll+0x64>)
 8009de6:	5cd3      	ldrb	r3, [r2, r3]
 8009de8:	73fb      	strb	r3, [r7, #15]
  uint8_t now  = enc_read_state(i);
 8009dea:	79fb      	ldrb	r3, [r7, #7]
 8009dec:	4618      	mov	r0, r3
 8009dee:	f7ff ff67 	bl	8009cc0 <enc_read_state>
 8009df2:	4603      	mov	r3, r0
 8009df4:	73bb      	strb	r3, [r7, #14]

  uint8_t idx = (uint8_t)((prev << 2) | now);
 8009df6:	7bfb      	ldrb	r3, [r7, #15]
 8009df8:	009b      	lsls	r3, r3, #2
 8009dfa:	b25a      	sxtb	r2, r3
 8009dfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	b25b      	sxtb	r3, r3
 8009e04:	737b      	strb	r3, [r7, #13]
  int8_t delta = quad_table[idx];
 8009e06:	7b7b      	ldrb	r3, [r7, #13]
 8009e08:	4a0d      	ldr	r2, [pc, #52]	; (8009e40 <enc_poll+0x68>)
 8009e0a:	5cd3      	ldrb	r3, [r2, r3]
 8009e0c:	733b      	strb	r3, [r7, #12]

  enc_value[i] += delta;
 8009e0e:	79fb      	ldrb	r3, [r7, #7]
 8009e10:	4a0c      	ldr	r2, [pc, #48]	; (8009e44 <enc_poll+0x6c>)
 8009e12:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009e16:	b29a      	uxth	r2, r3
 8009e18:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	4413      	add	r3, r2
 8009e20:	b29a      	uxth	r2, r3
 8009e22:	79fb      	ldrb	r3, [r7, #7]
 8009e24:	b211      	sxth	r1, r2
 8009e26:	4a07      	ldr	r2, [pc, #28]	; (8009e44 <enc_poll+0x6c>)
 8009e28:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  enc_prev_state[i] = now;
 8009e2c:	79fb      	ldrb	r3, [r7, #7]
 8009e2e:	4903      	ldr	r1, [pc, #12]	; (8009e3c <enc_poll+0x64>)
 8009e30:	7bba      	ldrb	r2, [r7, #14]
 8009e32:	54ca      	strb	r2, [r1, r3]
}
 8009e34:	bf00      	nop
 8009e36:	3710      	adds	r7, #16
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}
 8009e3c:	24001834 	.word	0x24001834
 8009e40:	080121ec 	.word	0x080121ec
 8009e44:	2400182c 	.word	0x2400182c

08009e48 <drv_encoder_get_delta>:
  if (id >= ENCODER_COUNT) return 0;
  enc_poll(id);
  return enc_value[id];
}

int16_t drv_encoder_get_delta(encoder_id_t id) {
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b084      	sub	sp, #16
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	4603      	mov	r3, r0
 8009e50:	71fb      	strb	r3, [r7, #7]
  static int16_t last[ENCODER_COUNT] = {0};

  if (id >= ENCODER_COUNT) return 0;
 8009e52:	79fb      	ldrb	r3, [r7, #7]
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	d901      	bls.n	8009e5c <drv_encoder_get_delta+0x14>
 8009e58:	2300      	movs	r3, #0
 8009e5a:	e018      	b.n	8009e8e <drv_encoder_get_delta+0x46>

  enc_poll(id);
 8009e5c:	79fb      	ldrb	r3, [r7, #7]
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7ff ffba 	bl	8009dd8 <enc_poll>

  int16_t now = enc_value[id];
 8009e64:	79fb      	ldrb	r3, [r7, #7]
 8009e66:	4a0c      	ldr	r2, [pc, #48]	; (8009e98 <drv_encoder_get_delta+0x50>)
 8009e68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e6c:	81fb      	strh	r3, [r7, #14]
  int16_t d = now - last[id];
 8009e6e:	89fa      	ldrh	r2, [r7, #14]
 8009e70:	79fb      	ldrb	r3, [r7, #7]
 8009e72:	490a      	ldr	r1, [pc, #40]	; (8009e9c <drv_encoder_get_delta+0x54>)
 8009e74:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	1ad3      	subs	r3, r2, r3
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	81bb      	strh	r3, [r7, #12]
  last[id] = now;
 8009e80:	79fb      	ldrb	r3, [r7, #7]
 8009e82:	4906      	ldr	r1, [pc, #24]	; (8009e9c <drv_encoder_get_delta+0x54>)
 8009e84:	89fa      	ldrh	r2, [r7, #14]
 8009e86:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  return d;
 8009e8a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3710      	adds	r7, #16
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}
 8009e96:	bf00      	nop
 8009e98:	2400182c 	.word	0x2400182c
 8009e9c:	2400183c 	.word	0x2400183c

08009ea0 <drv_encoder_get_delta_accel>:

int16_t drv_encoder_get_delta_accel(encoder_id_t id) {
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	71fb      	strb	r3, [r7, #7]
  int16_t d = drv_encoder_get_delta(id);
 8009eaa:	79fb      	ldrb	r3, [r7, #7]
 8009eac:	4618      	mov	r0, r3
 8009eae:	f7ff ffcb 	bl	8009e48 <drv_encoder_get_delta>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	81fb      	strh	r3, [r7, #14]

  if (d > 5)       return d * 4;
 8009eb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009eba:	2b05      	cmp	r3, #5
 8009ebc:	dd04      	ble.n	8009ec8 <drv_encoder_get_delta_accel+0x28>
 8009ebe:	89fb      	ldrh	r3, [r7, #14]
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	b21b      	sxth	r3, r3
 8009ec6:	e01e      	b.n	8009f06 <drv_encoder_get_delta_accel+0x66>
  else if (d > 2)  return d * 2;
 8009ec8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	dd04      	ble.n	8009eda <drv_encoder_get_delta_accel+0x3a>
 8009ed0:	89fb      	ldrh	r3, [r7, #14]
 8009ed2:	005b      	lsls	r3, r3, #1
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	b21b      	sxth	r3, r3
 8009ed8:	e015      	b.n	8009f06 <drv_encoder_get_delta_accel+0x66>
  else if (d < -5) return d * 4;
 8009eda:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009ede:	f113 0f05 	cmn.w	r3, #5
 8009ee2:	da04      	bge.n	8009eee <drv_encoder_get_delta_accel+0x4e>
 8009ee4:	89fb      	ldrh	r3, [r7, #14]
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	b29b      	uxth	r3, r3
 8009eea:	b21b      	sxth	r3, r3
 8009eec:	e00b      	b.n	8009f06 <drv_encoder_get_delta_accel+0x66>
  else if (d < -2) return d * 2;
 8009eee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009ef2:	f113 0f02 	cmn.w	r3, #2
 8009ef6:	da04      	bge.n	8009f02 <drv_encoder_get_delta_accel+0x62>
 8009ef8:	89fb      	ldrh	r3, [r7, #14]
 8009efa:	005b      	lsls	r3, r3, #1
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	b21b      	sxth	r3, r3
 8009f00:	e001      	b.n	8009f06 <drv_encoder_get_delta_accel+0x66>
  else             return d;
 8009f02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3710      	adds	r7, #16
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}

08009f0e <chSysLock>:
static inline void chSysLock(void) {
 8009f0e:	b480      	push	{r7}
 8009f10:	b083      	sub	sp, #12
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	2330      	movs	r3, #48	; 0x30
 8009f16:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f383 8811 	msr	BASEPRI, r3
}
 8009f1e:	bf00      	nop
}
 8009f20:	bf00      	nop
}
 8009f22:	bf00      	nop
 8009f24:	370c      	adds	r7, #12
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bc80      	pop	{r7}
 8009f2a:	4770      	bx	lr

08009f2c <chSysUnlock>:
static inline void chSysUnlock(void) {
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	2300      	movs	r3, #0
 8009f34:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f383 8811 	msr	BASEPRI, r3
}
 8009f3c:	bf00      	nop
}
 8009f3e:	bf00      	nop
}
 8009f40:	bf00      	nop
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bc80      	pop	{r7}
 8009f48:	4770      	bx	lr

08009f4a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8009f4a:	b480      	push	{r7}
 8009f4c:	b083      	sub	sp, #12
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	2330      	movs	r3, #48	; 0x30
 8009f52:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f383 8811 	msr	BASEPRI, r3
}
 8009f5a:	bf00      	nop
}
 8009f5c:	bf00      	nop
}
 8009f5e:	bf00      	nop
}
 8009f60:	bf00      	nop
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bc80      	pop	{r7}
 8009f68:	4770      	bx	lr

08009f6a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8009f6a:	b480      	push	{r7}
 8009f6c:	b083      	sub	sp, #12
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	2300      	movs	r3, #0
 8009f72:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f383 8811 	msr	BASEPRI, r3
}
 8009f7a:	bf00      	nop
}
 8009f7c:	bf00      	nop
}
 8009f7e:	bf00      	nop
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bc80      	pop	{r7}
 8009f88:	4770      	bx	lr
	...

08009f8c <chRegSetThreadName>:
 *
 * @param[in] name      thread name as a zero terminated string
 *
 * @api
 */
static inline void chRegSetThreadName(const char *name) {
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8009f94:	4b04      	ldr	r3, [pc, #16]	; (8009fa8 <chRegSetThreadName+0x1c>)
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	61da      	str	r2, [r3, #28]
#else
  (void)name;
#endif
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bc80      	pop	{r7}
 8009fa4:	4770      	bx	lr
 8009fa6:	bf00      	nop
 8009fa8:	240009e8 	.word	0x240009e8

08009fac <chBSemObjectInit>:
 *                      - @a true, the initial state is taken.
 *                      .
 *
 * @init
 */
static inline void chBSemObjectInit(binary_semaphore_t *bsp, bool taken) {
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	70fb      	strb	r3, [r7, #3]

  chSemObjectInit(&bsp->sem, taken ? (cnt_t)0 : (cnt_t)1);
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	78fb      	ldrb	r3, [r7, #3]
 8009fbc:	f083 0301 	eor.w	r3, r3, #1
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	4610      	mov	r0, r2
 8009fc6:	f7fe fdd3 	bl	8008b70 <chSemObjectInit>
}
 8009fca:	bf00      	nop
 8009fcc:	3708      	adds	r7, #8
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <chBSemWaitTimeout>:
 *                      within the specified timeout.
 *
 * @api
 */
static inline msg_t chBSemWaitTimeout(binary_semaphore_t *bsp,
                                      sysinterval_t timeout) {
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b082      	sub	sp, #8
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	6039      	str	r1, [r7, #0]

  return chSemWaitTimeout(&bsp->sem, timeout);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6839      	ldr	r1, [r7, #0]
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f7fe fdd5 	bl	8008b90 <chSemWaitTimeout>
 8009fe6:	4603      	mov	r3, r0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3708      	adds	r7, #8
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <osalSysLock>:
static inline void osalSysLock(void) {
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	af00      	add	r7, sp, #0
  chSysLock();
 8009ff4:	f7ff ff8b 	bl	8009f0e <chSysLock>
}
 8009ff8:	bf00      	nop
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	af00      	add	r7, sp, #0
  chSysUnlock();
 800a000:	f7ff ff94 	bl	8009f2c <chSysUnlock>
}
 800a004:	bf00      	nop
 800a006:	bd80      	pop	{r7, pc}

0800a008 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800a008:	b580      	push	{r7, lr}
 800a00a:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800a00c:	f7ff ff9d 	bl	8009f4a <chSysLockFromISR>
}
 800a010:	bf00      	nop
 800a012:	bd80      	pop	{r7, pc}

0800a014 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800a014:	b580      	push	{r7, lr}
 800a016:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800a018:	f7ff ffa7 	bl	8009f6a <chSysUnlockFromISR>
}
 800a01c:	bf00      	nop
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <midi_usb_ready>:
 */
extern volatile bool usb_midi_tx_ready;

static bool midi_initialized = false;

static inline bool midi_usb_ready(void) {
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
  bool ready;
  osalSysLock();
 800a026:	f7ff ffe3 	bl	8009ff0 <osalSysLock>
  ready = usb_midi_tx_ready;
 800a02a:	4b05      	ldr	r3, [pc, #20]	; (800a040 <midi_usb_ready+0x20>)
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	71fb      	strb	r3, [r7, #7]
  osalSysUnlock();
 800a030:	f7ff ffe4 	bl	8009ffc <osalSysUnlock>
  return ready;
 800a034:	79fb      	ldrb	r3, [r7, #7]
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	240021d8 	.word	0x240021d8

0800a044 <midi_usb_flush_tx_cache>:
  uintptr_t start = (uintptr_t)addr & ~(cache_line - 1U);
  uintptr_t end = (uintptr_t)addr + len;
  SCB_CleanDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
}
#else
static inline void midi_usb_flush_tx_cache(const void *addr, size_t len) {
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  (void)addr; (void)len;
}
 800a04e:	bf00      	nop
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	bc80      	pop	{r7}
 800a056:	4770      	bx	lr

0800a058 <midi_internal_receive>:
#endif

/* Callback faible pour injection dans le moteur MIDI interne. */
__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
  (void)msg; (void)len;
}
 800a062:	bf00      	nop
 800a064:	370c      	adds	r7, #12
 800a066:	46bd      	mov	sp, r7
 800a068:	bc80      	pop	{r7}
 800a06a:	4770      	bx	lr

0800a06c <midi_usb_queue_increment>:
static msg_t     midi_usb_rx_queue[MIDI_USB_RX_QUEUE_LEN];
static uint16_t midi_usb_rx_queue_fill = 0;
static uint16_t midi_usb_rx_queue_high_water = 0;
volatile uint32_t midi_usb_rx_drops = 0;

static inline void midi_usb_queue_increment(void) {
 800a06c:	b580      	push	{r7, lr}
 800a06e:	af00      	add	r7, sp, #0
  osalSysLock();
 800a070:	f7ff ffbe 	bl	8009ff0 <osalSysLock>
  if (midi_usb_queue_fill < MIDI_USB_QUEUE_LEN) {
 800a074:	4b0b      	ldr	r3, [pc, #44]	; (800a0a4 <midi_usb_queue_increment+0x38>)
 800a076:	881b      	ldrh	r3, [r3, #0]
 800a078:	2bff      	cmp	r3, #255	; 0xff
 800a07a:	d80f      	bhi.n	800a09c <midi_usb_queue_increment+0x30>
    midi_usb_queue_fill++;
 800a07c:	4b09      	ldr	r3, [pc, #36]	; (800a0a4 <midi_usb_queue_increment+0x38>)
 800a07e:	881b      	ldrh	r3, [r3, #0]
 800a080:	3301      	adds	r3, #1
 800a082:	b29a      	uxth	r2, r3
 800a084:	4b07      	ldr	r3, [pc, #28]	; (800a0a4 <midi_usb_queue_increment+0x38>)
 800a086:	801a      	strh	r2, [r3, #0]
    if (midi_usb_queue_fill > midi_usb_queue_high_water) {
 800a088:	4b06      	ldr	r3, [pc, #24]	; (800a0a4 <midi_usb_queue_increment+0x38>)
 800a08a:	881a      	ldrh	r2, [r3, #0]
 800a08c:	4b06      	ldr	r3, [pc, #24]	; (800a0a8 <midi_usb_queue_increment+0x3c>)
 800a08e:	881b      	ldrh	r3, [r3, #0]
 800a090:	429a      	cmp	r2, r3
 800a092:	d903      	bls.n	800a09c <midi_usb_queue_increment+0x30>
      midi_usb_queue_high_water = midi_usb_queue_fill;
 800a094:	4b03      	ldr	r3, [pc, #12]	; (800a0a4 <midi_usb_queue_increment+0x38>)
 800a096:	881a      	ldrh	r2, [r3, #0]
 800a098:	4b03      	ldr	r3, [pc, #12]	; (800a0a8 <midi_usb_queue_increment+0x3c>)
 800a09a:	801a      	strh	r2, [r3, #0]
    }
  }
  osalSysUnlock();
 800a09c:	f7ff ffae 	bl	8009ffc <osalSysUnlock>
}
 800a0a0:	bf00      	nop
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	24001c70 	.word	0x24001c70
 800a0a8:	24001c72 	.word	0x24001c72

0800a0ac <midi_usb_queue_decrement>:

static inline void midi_usb_queue_decrement(void) {
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	af00      	add	r7, sp, #0
  osalSysLock();
 800a0b0:	f7ff ff9e 	bl	8009ff0 <osalSysLock>
  if (midi_usb_queue_fill > 0U) {
 800a0b4:	4b06      	ldr	r3, [pc, #24]	; (800a0d0 <midi_usb_queue_decrement+0x24>)
 800a0b6:	881b      	ldrh	r3, [r3, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d005      	beq.n	800a0c8 <midi_usb_queue_decrement+0x1c>
    midi_usb_queue_fill--;
 800a0bc:	4b04      	ldr	r3, [pc, #16]	; (800a0d0 <midi_usb_queue_decrement+0x24>)
 800a0be:	881b      	ldrh	r3, [r3, #0]
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	4b02      	ldr	r3, [pc, #8]	; (800a0d0 <midi_usb_queue_decrement+0x24>)
 800a0c6:	801a      	strh	r2, [r3, #0]
  }
  osalSysUnlock();
 800a0c8:	f7ff ff98 	bl	8009ffc <osalSysUnlock>
}
 800a0cc:	bf00      	nop
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	24001c70 	.word	0x24001c70

0800a0d4 <midi_usb_rx_queue_increment_i>:

static inline void midi_usb_rx_queue_increment_i(void) {
 800a0d4:	b480      	push	{r7}
 800a0d6:	af00      	add	r7, sp, #0
  /* Les compteurs RX sont manipuls sous verrou systme (ISR ou lock explicite). */
  if (midi_usb_rx_queue_fill < MIDI_USB_RX_QUEUE_LEN) {
 800a0d8:	4b0b      	ldr	r3, [pc, #44]	; (800a108 <midi_usb_rx_queue_increment_i+0x34>)
 800a0da:	881b      	ldrh	r3, [r3, #0]
 800a0dc:	2b7f      	cmp	r3, #127	; 0x7f
 800a0de:	d80f      	bhi.n	800a100 <midi_usb_rx_queue_increment_i+0x2c>
    midi_usb_rx_queue_fill++;
 800a0e0:	4b09      	ldr	r3, [pc, #36]	; (800a108 <midi_usb_rx_queue_increment_i+0x34>)
 800a0e2:	881b      	ldrh	r3, [r3, #0]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	b29a      	uxth	r2, r3
 800a0e8:	4b07      	ldr	r3, [pc, #28]	; (800a108 <midi_usb_rx_queue_increment_i+0x34>)
 800a0ea:	801a      	strh	r2, [r3, #0]
    if (midi_usb_rx_queue_fill > midi_usb_rx_queue_high_water) {
 800a0ec:	4b06      	ldr	r3, [pc, #24]	; (800a108 <midi_usb_rx_queue_increment_i+0x34>)
 800a0ee:	881a      	ldrh	r2, [r3, #0]
 800a0f0:	4b06      	ldr	r3, [pc, #24]	; (800a10c <midi_usb_rx_queue_increment_i+0x38>)
 800a0f2:	881b      	ldrh	r3, [r3, #0]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d903      	bls.n	800a100 <midi_usb_rx_queue_increment_i+0x2c>
      midi_usb_rx_queue_high_water = midi_usb_rx_queue_fill;
 800a0f8:	4b03      	ldr	r3, [pc, #12]	; (800a108 <midi_usb_rx_queue_increment_i+0x34>)
 800a0fa:	881a      	ldrh	r2, [r3, #0]
 800a0fc:	4b03      	ldr	r3, [pc, #12]	; (800a10c <midi_usb_rx_queue_increment_i+0x38>)
 800a0fe:	801a      	strh	r2, [r3, #0]
    }
  }
}
 800a100:	bf00      	nop
 800a102:	46bd      	mov	sp, r7
 800a104:	bc80      	pop	{r7}
 800a106:	4770      	bx	lr
 800a108:	24001e9c 	.word	0x24001e9c
 800a10c:	24001e9e 	.word	0x24001e9e

0800a110 <midi_usb_rx_queue_decrement>:

static inline void midi_usb_rx_queue_decrement(void) {
 800a110:	b480      	push	{r7}
 800a112:	af00      	add	r7, sp, #0
  /* Les compteurs RX sont manipuls sous verrou systme (ISR ou lock explicite). */
  if (midi_usb_rx_queue_fill > 0U) {
 800a114:	4b06      	ldr	r3, [pc, #24]	; (800a130 <midi_usb_rx_queue_decrement+0x20>)
 800a116:	881b      	ldrh	r3, [r3, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d005      	beq.n	800a128 <midi_usb_rx_queue_decrement+0x18>
    midi_usb_rx_queue_fill--;
 800a11c:	4b04      	ldr	r3, [pc, #16]	; (800a130 <midi_usb_rx_queue_decrement+0x20>)
 800a11e:	881b      	ldrh	r3, [r3, #0]
 800a120:	3b01      	subs	r3, #1
 800a122:	b29a      	uxth	r2, r3
 800a124:	4b02      	ldr	r3, [pc, #8]	; (800a130 <midi_usb_rx_queue_decrement+0x20>)
 800a126:	801a      	strh	r2, [r3, #0]
  }
}
 800a128:	bf00      	nop
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bc80      	pop	{r7}
 800a12e:	4770      	bx	lr
 800a130:	24001e9c 	.word	0x24001e9c

0800a134 <midi_usb_start_tx>:

static inline void midi_usb_start_tx(const uint8_t *buffer, size_t len) {
 800a134:	b580      	push	{r7, lr}
 800a136:	b082      	sub	sp, #8
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]
  midi_usb_flush_tx_cache(buffer, len);
 800a13e:	6839      	ldr	r1, [r7, #0]
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f7ff ff7f 	bl	800a044 <midi_usb_flush_tx_cache>
  osalSysLock();
 800a146:	f7ff ff53 	bl	8009ff0 <osalSysLock>
  usbStartTransmitI(&USBD1, MIDI_EP_IN, buffer, len);
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	2102      	movs	r1, #2
 800a150:	4804      	ldr	r0, [pc, #16]	; (800a164 <midi_usb_start_tx+0x30>)
 800a152:	f7f8 fa45 	bl	80025e0 <usbStartTransmitI>
  osalSysUnlock();
 800a156:	f7ff ff51 	bl	8009ffc <osalSysUnlock>
}
 800a15a:	bf00      	nop
 800a15c:	3708      	adds	r7, #8
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}
 800a162:	bf00      	nop
 800a164:	240007e0 	.word	0x240007e0

0800a168 <midi_usb_rx_submit_from_isr>:

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 800a168:	b580      	push	{r7, lr}
 800a16a:	b086      	sub	sp, #24
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d058      	beq.n	800a22a <midi_usb_rx_submit_from_isr+0xc2>
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	2b03      	cmp	r3, #3
 800a17c:	d955      	bls.n	800a22a <midi_usb_rx_submit_from_isr+0xc2>
    return;
  }

  const size_t packets = len / 4U;
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	089b      	lsrs	r3, r3, #2
 800a182:	613b      	str	r3, [r7, #16]

  osalSysLockFromISR();
 800a184:	f7ff ff40 	bl	800a008 <osalSysLockFromISR>
  if (midi_usb_rx_mb.buffer == NULL) {
 800a188:	4b2a      	ldr	r3, [pc, #168]	; (800a234 <midi_usb_rx_submit_from_isr+0xcc>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d102      	bne.n	800a196 <midi_usb_rx_submit_from_isr+0x2e>
    osalSysUnlockFromISR();
 800a190:	f7ff ff40 	bl	800a014 <osalSysUnlockFromISR>
    return;
 800a194:	e04a      	b.n	800a22c <midi_usb_rx_submit_from_isr+0xc4>
  }

  for (size_t i = 0; i < packets; i++) {
 800a196:	2300      	movs	r3, #0
 800a198:	617b      	str	r3, [r7, #20]
 800a19a:	e03f      	b.n	800a21c <midi_usb_rx_submit_from_isr+0xb4>
    if (midi_usb_rx_queue_fill >= MIDI_USB_RX_QUEUE_LEN) {
 800a19c:	4b26      	ldr	r3, [pc, #152]	; (800a238 <midi_usb_rx_submit_from_isr+0xd0>)
 800a19e:	881b      	ldrh	r3, [r3, #0]
 800a1a0:	2b7f      	cmp	r3, #127	; 0x7f
 800a1a2:	d90a      	bls.n	800a1ba <midi_usb_rx_submit_from_isr+0x52>
      midi_usb_rx_drops++;
 800a1a4:	4b25      	ldr	r3, [pc, #148]	; (800a23c <midi_usb_rx_submit_from_isr+0xd4>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	4a24      	ldr	r2, [pc, #144]	; (800a23c <midi_usb_rx_submit_from_isr+0xd4>)
 800a1ac:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 800a1ae:	4b24      	ldr	r3, [pc, #144]	; (800a240 <midi_usb_rx_submit_from_isr+0xd8>)
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	4a22      	ldr	r2, [pc, #136]	; (800a240 <midi_usb_rx_submit_from_isr+0xd8>)
 800a1b6:	6053      	str	r3, [r2, #4]
 800a1b8:	e02a      	b.n	800a210 <midi_usb_rx_submit_from_isr+0xa8>
    } else {
      msg_t m = ((msg_t)packet[0] << 24) |
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	061a      	lsls	r2, r3, #24
                ((msg_t)packet[1] << 16) |
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	041b      	lsls	r3, r3, #16
      msg_t m = ((msg_t)packet[0] << 24) |
 800a1c8:	431a      	orrs	r2, r3
                ((msg_t)packet[2] << 8)  |
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	021b      	lsls	r3, r3, #8
                ((msg_t)packet[1] << 16) |
 800a1d2:	4313      	orrs	r3, r2
                ((msg_t)packet[3]);
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	3203      	adds	r2, #3
 800a1d8:	7812      	ldrb	r2, [r2, #0]
      msg_t m = ((msg_t)packet[0] << 24) |
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	60fb      	str	r3, [r7, #12]

      if (chMBPostI(&midi_usb_rx_mb, m) == MSG_OK) {
 800a1de:	68f9      	ldr	r1, [r7, #12]
 800a1e0:	4814      	ldr	r0, [pc, #80]	; (800a234 <midi_usb_rx_submit_from_isr+0xcc>)
 800a1e2:	f7fe fe96 	bl	8008f12 <chMBPostI>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d107      	bne.n	800a1fc <midi_usb_rx_submit_from_isr+0x94>
        midi_usb_rx_queue_increment_i();
 800a1ec:	f7ff ff72 	bl	800a0d4 <midi_usb_rx_queue_increment_i>
        midi_rx_stats.usb_rx_enqueued++;
 800a1f0:	4b13      	ldr	r3, [pc, #76]	; (800a240 <midi_usb_rx_submit_from_isr+0xd8>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	4a12      	ldr	r2, [pc, #72]	; (800a240 <midi_usb_rx_submit_from_isr+0xd8>)
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	e009      	b.n	800a210 <midi_usb_rx_submit_from_isr+0xa8>
      } else {
        midi_usb_rx_drops++;
 800a1fc:	4b0f      	ldr	r3, [pc, #60]	; (800a23c <midi_usb_rx_submit_from_isr+0xd4>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	3301      	adds	r3, #1
 800a202:	4a0e      	ldr	r2, [pc, #56]	; (800a23c <midi_usb_rx_submit_from_isr+0xd4>)
 800a204:	6013      	str	r3, [r2, #0]
        midi_rx_stats.usb_rx_drops++;
 800a206:	4b0e      	ldr	r3, [pc, #56]	; (800a240 <midi_usb_rx_submit_from_isr+0xd8>)
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	3301      	adds	r3, #1
 800a20c:	4a0c      	ldr	r2, [pc, #48]	; (800a240 <midi_usb_rx_submit_from_isr+0xd8>)
 800a20e:	6053      	str	r3, [r2, #4]
      }
    }
    packet += 4U;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	3304      	adds	r3, #4
 800a214:	607b      	str	r3, [r7, #4]
  for (size_t i = 0; i < packets; i++) {
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	3301      	adds	r3, #1
 800a21a:	617b      	str	r3, [r7, #20]
 800a21c:	697a      	ldr	r2, [r7, #20]
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	429a      	cmp	r2, r3
 800a222:	d3bb      	bcc.n	800a19c <midi_usb_rx_submit_from_isr+0x34>
  }
  osalSysUnlockFromISR();
 800a224:	f7ff fef6 	bl	800a014 <osalSysUnlockFromISR>
 800a228:	e000      	b.n	800a22c <midi_usb_rx_submit_from_isr+0xc4>
    return;
 800a22a:	bf00      	nop
}
 800a22c:	3718      	adds	r7, #24
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	24001c74 	.word	0x24001c74
 800a238:	24001e9c 	.word	0x24001e9c
 800a23c:	24001ea0 	.word	0x24001ea0
 800a240:	24001ed8 	.word	0x24001ed8

0800a244 <thdMidiUsbTx>:
 * - Si le smaphore nest pas obtenu dans @ref MIDI_USB_TX_WAIT_MS ms,
 *   le lot courant est **abandonn** (drop contrl) pour viter tout blocage.
 *
 * @param arg Argument inutilis.
 */
static THD_FUNCTION(thdMidiUsbTx, arg) {
 800a244:	b580      	push	{r7, lr}
 800a246:	b09a      	sub	sp, #104	; 0x68
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  (void)arg;
#if CH_CFG_USE_REGISTRY
  chRegSetThreadName("MIDI_USB_TX");
 800a24c:	4852      	ldr	r0, [pc, #328]	; (800a398 <thdMidiUsbTx+0x154>)
 800a24e:	f7ff fe9d 	bl	8009f8c <chRegSetThreadName>
#endif
  uint8_t buf[64];
  size_t n = 0;
 800a252:	2300      	movs	r3, #0
 800a254:	667b      	str	r3, [r7, #100]	; 0x64

  while (true) {
    midi_process_usb_rx();
 800a256:	f000 fa1f 	bl	800a698 <midi_process_usb_rx>

    msg_t msg;
    msg_t res = chMBFetchTimeout(&midi_usb_mb, &msg, TIME_MS2I(1));
 800a25a:	f107 030c 	add.w	r3, r7, #12
 800a25e:	220a      	movs	r2, #10
 800a260:	4619      	mov	r1, r3
 800a262:	484e      	ldr	r0, [pc, #312]	; (800a39c <thdMidiUsbTx+0x158>)
 800a264:	f7fe fe8b 	bl	8008f7e <chMBFetchTimeout>
 800a268:	6638      	str	r0, [r7, #96]	; 0x60

    if (res == MSG_OK) {
 800a26a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d15b      	bne.n	800a328 <thdMidiUsbTx+0xe4>
      midi_usb_queue_decrement();
 800a270:	f7ff ff1c 	bl	800a0ac <midi_usb_queue_decrement>
      buf[n++] = (uint8_t)((msg >> 24) & 0xFF);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	1619      	asrs	r1, r3, #24
 800a278:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a27a:	1c5a      	adds	r2, r3, #1
 800a27c:	667a      	str	r2, [r7, #100]	; 0x64
 800a27e:	b2ca      	uxtb	r2, r1
 800a280:	3368      	adds	r3, #104	; 0x68
 800a282:	443b      	add	r3, r7
 800a284:	f803 2c58 	strb.w	r2, [r3, #-88]
      buf[n++] = (uint8_t)((msg >> 16) & 0xFF);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	1419      	asrs	r1, r3, #16
 800a28c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a28e:	1c5a      	adds	r2, r3, #1
 800a290:	667a      	str	r2, [r7, #100]	; 0x64
 800a292:	b2ca      	uxtb	r2, r1
 800a294:	3368      	adds	r3, #104	; 0x68
 800a296:	443b      	add	r3, r7
 800a298:	f803 2c58 	strb.w	r2, [r3, #-88]
      buf[n++] = (uint8_t)((msg >> 8)  & 0xFF);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	1219      	asrs	r1, r3, #8
 800a2a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2a2:	1c5a      	adds	r2, r3, #1
 800a2a4:	667a      	str	r2, [r7, #100]	; 0x64
 800a2a6:	b2ca      	uxtb	r2, r1
 800a2a8:	3368      	adds	r3, #104	; 0x68
 800a2aa:	443b      	add	r3, r7
 800a2ac:	f803 2c58 	strb.w	r2, [r3, #-88]
      buf[n++] = (uint8_t)( msg        & 0xFF);
 800a2b0:	68f9      	ldr	r1, [r7, #12]
 800a2b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2b4:	1c5a      	adds	r2, r3, #1
 800a2b6:	667a      	str	r2, [r7, #100]	; 0x64
 800a2b8:	b2ca      	uxtb	r2, r1
 800a2ba:	3368      	adds	r3, #104	; 0x68
 800a2bc:	443b      	add	r3, r7
 800a2be:	f803 2c58 	strb.w	r2, [r3, #-88]

      if (n == sizeof(buf)) {
 800a2c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2c4:	2b40      	cmp	r3, #64	; 0x40
 800a2c6:	d1c6      	bne.n	800a256 <thdMidiUsbTx+0x12>
        const bool ready = midi_usb_ready();
 800a2c8:	f7ff feaa 	bl	800a020 <midi_usb_ready>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if (ready) {
 800a2d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d01c      	beq.n	800a314 <thdMidiUsbTx+0xd0>
          const systime_t tw = TIME_MS2I(MIDI_USB_TX_WAIT_MS);
 800a2da:	2314      	movs	r3, #20
 800a2dc:	653b      	str	r3, [r7, #80]	; 0x50
          if (chBSemWaitTimeout(&tx_sem, tw) == MSG_OK) {
 800a2de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a2e0:	482f      	ldr	r0, [pc, #188]	; (800a3a0 <thdMidiUsbTx+0x15c>)
 800a2e2:	f7ff fe76 	bl	8009fd2 <chBSemWaitTimeout>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d10b      	bne.n	800a304 <thdMidiUsbTx+0xc0>
            midi_usb_start_tx(buf, n);
 800a2ec:	f107 0310 	add.w	r3, r7, #16
 800a2f0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f7ff ff1e 	bl	800a134 <midi_usb_start_tx>
            midi_tx_stats.tx_sent_batched++;
 800a2f8:	4b2a      	ldr	r3, [pc, #168]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	4a29      	ldr	r2, [pc, #164]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a300:	6053      	str	r3, [r2, #4]
 800a302:	e00e      	b.n	800a322 <thdMidiUsbTx+0xde>
          } else {
            /* Endpoint non rarm  temps : abandon contrl du lot. */
            midi_tx_stats.usb_not_ready_drops += n / 4;
 800a304:	4b27      	ldr	r3, [pc, #156]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a306:	699a      	ldr	r2, [r3, #24]
 800a308:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a30a:	089b      	lsrs	r3, r3, #2
 800a30c:	4413      	add	r3, r2
 800a30e:	4a25      	ldr	r2, [pc, #148]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a310:	6193      	str	r3, [r2, #24]
 800a312:	e006      	b.n	800a322 <thdMidiUsbTx+0xde>
          }
        } else {
          midi_tx_stats.usb_not_ready_drops += n / 4;
 800a314:	4b23      	ldr	r3, [pc, #140]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a316:	699a      	ldr	r2, [r3, #24]
 800a318:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a31a:	089b      	lsrs	r3, r3, #2
 800a31c:	4413      	add	r3, r2
 800a31e:	4a21      	ldr	r2, [pc, #132]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a320:	6193      	str	r3, [r2, #24]
        }
        n = 0;
 800a322:	2300      	movs	r3, #0
 800a324:	667b      	str	r3, [r7, #100]	; 0x64
 800a326:	e796      	b.n	800a256 <thdMidiUsbTx+0x12>
      }
    } else if (n > 0U) {
 800a328:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d093      	beq.n	800a256 <thdMidiUsbTx+0x12>
      /* Flush du lot partiel dclench sur le prochain SOF ou aprs timeout. */
      chBSemWaitTimeout(&sof_sem, TIME_MS2I(1));
 800a32e:	210a      	movs	r1, #10
 800a330:	481d      	ldr	r0, [pc, #116]	; (800a3a8 <thdMidiUsbTx+0x164>)
 800a332:	f7ff fe4e 	bl	8009fd2 <chBSemWaitTimeout>
      const bool ready = midi_usb_ready();
 800a336:	f7ff fe73 	bl	800a020 <midi_usb_ready>
 800a33a:	4603      	mov	r3, r0
 800a33c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      if (ready) {
 800a340:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a344:	2b00      	cmp	r3, #0
 800a346:	d01c      	beq.n	800a382 <thdMidiUsbTx+0x13e>
        const systime_t tw = TIME_MS2I(MIDI_USB_TX_WAIT_MS);
 800a348:	2314      	movs	r3, #20
 800a34a:	65bb      	str	r3, [r7, #88]	; 0x58
        if (chBSemWaitTimeout(&tx_sem, tw) == MSG_OK) {
 800a34c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a34e:	4814      	ldr	r0, [pc, #80]	; (800a3a0 <thdMidiUsbTx+0x15c>)
 800a350:	f7ff fe3f 	bl	8009fd2 <chBSemWaitTimeout>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d10b      	bne.n	800a372 <thdMidiUsbTx+0x12e>
          midi_usb_start_tx(buf, n);
 800a35a:	f107 0310 	add.w	r3, r7, #16
 800a35e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800a360:	4618      	mov	r0, r3
 800a362:	f7ff fee7 	bl	800a134 <midi_usb_start_tx>
          midi_tx_stats.tx_sent_batched++;
 800a366:	4b0f      	ldr	r3, [pc, #60]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	3301      	adds	r3, #1
 800a36c:	4a0d      	ldr	r2, [pc, #52]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a36e:	6053      	str	r3, [r2, #4]
 800a370:	e00e      	b.n	800a390 <thdMidiUsbTx+0x14c>
        } else {
          midi_tx_stats.usb_not_ready_drops += n / 4;
 800a372:	4b0c      	ldr	r3, [pc, #48]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a374:	699a      	ldr	r2, [r3, #24]
 800a376:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a378:	089b      	lsrs	r3, r3, #2
 800a37a:	4413      	add	r3, r2
 800a37c:	4a09      	ldr	r2, [pc, #36]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a37e:	6193      	str	r3, [r2, #24]
 800a380:	e006      	b.n	800a390 <thdMidiUsbTx+0x14c>
        }
      } else {
        midi_tx_stats.usb_not_ready_drops += n / 4;
 800a382:	4b08      	ldr	r3, [pc, #32]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a384:	699a      	ldr	r2, [r3, #24]
 800a386:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a388:	089b      	lsrs	r3, r3, #2
 800a38a:	4413      	add	r3, r2
 800a38c:	4a05      	ldr	r2, [pc, #20]	; (800a3a4 <thdMidiUsbTx+0x160>)
 800a38e:	6193      	str	r3, [r2, #24]
      }
      n = 0;
 800a390:	2300      	movs	r3, #0
 800a392:	667b      	str	r3, [r7, #100]	; 0x64
  while (true) {
 800a394:	e75f      	b.n	800a256 <thdMidiUsbTx+0x12>
 800a396:	bf00      	nop
 800a398:	08011cc4 	.word	0x08011cc4
 800a39c:	24001848 	.word	0x24001848
 800a3a0:	24001ea4 	.word	0x24001ea4
 800a3a4:	24001ebc 	.word	0x24001ebc
 800a3a8:	24001eb0 	.word	0x24001eb0

0800a3ac <midi_init>:
 * - Configure lUART DIN  31250 bauds,
 * - Initialise la mailbox et son buffer circulaire,
 * - Initialise le smaphore dEP libre,
 * - Dmarre le thread de transmission USB-MIDI.
 */
void midi_init(void) {
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af02      	add	r7, sp, #8
  osalSysLock();
 800a3b2:	f7ff fe1d 	bl	8009ff0 <osalSysLock>
  if (midi_initialized) {
 800a3b6:	4b1e      	ldr	r3, [pc, #120]	; (800a430 <midi_init+0x84>)
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d002      	beq.n	800a3c4 <midi_init+0x18>
    osalSysUnlock();
 800a3be:	f7ff fe1d 	bl	8009ffc <osalSysUnlock>
    return;
 800a3c2:	e033      	b.n	800a42c <midi_init+0x80>
  }
  midi_initialized = true;
 800a3c4:	4b1a      	ldr	r3, [pc, #104]	; (800a430 <midi_init+0x84>)
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	701a      	strb	r2, [r3, #0]
  osalSysUnlock();
 800a3ca:	f7ff fe17 	bl	8009ffc <osalSysUnlock>

  static const SerialConfig uart_cfg = { 31250, 0, 0, 0 };
  sdStart(MIDI_UART, &uart_cfg);
 800a3ce:	4919      	ldr	r1, [pc, #100]	; (800a434 <midi_init+0x88>)
 800a3d0:	4819      	ldr	r0, [pc, #100]	; (800a438 <midi_init+0x8c>)
 800a3d2:	f7f7 fce7 	bl	8001da4 <sdStart>
  midi_usb_queue_fill = 0;
 800a3d6:	4b19      	ldr	r3, [pc, #100]	; (800a43c <midi_init+0x90>)
 800a3d8:	2200      	movs	r2, #0
 800a3da:	801a      	strh	r2, [r3, #0]
  midi_usb_queue_high_water = 0;
 800a3dc:	4b18      	ldr	r3, [pc, #96]	; (800a440 <midi_init+0x94>)
 800a3de:	2200      	movs	r2, #0
 800a3e0:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_queue_fill = 0;
 800a3e2:	4b18      	ldr	r3, [pc, #96]	; (800a444 <midi_init+0x98>)
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_queue_high_water = 0;
 800a3e8:	4b17      	ldr	r3, [pc, #92]	; (800a448 <midi_init+0x9c>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_drops = 0;
 800a3ee:	4b17      	ldr	r3, [pc, #92]	; (800a44c <midi_init+0xa0>)
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	601a      	str	r2, [r3, #0]
  chMBObjectInit(&midi_usb_mb, midi_usb_queue, MIDI_USB_QUEUE_LEN);
 800a3f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a3f8:	4915      	ldr	r1, [pc, #84]	; (800a450 <midi_init+0xa4>)
 800a3fa:	4816      	ldr	r0, [pc, #88]	; (800a454 <midi_init+0xa8>)
 800a3fc:	f7fe fd09 	bl	8008e12 <chMBObjectInit>
  chMBObjectInit(&midi_usb_rx_mb, midi_usb_rx_queue, MIDI_USB_RX_QUEUE_LEN);
 800a400:	2280      	movs	r2, #128	; 0x80
 800a402:	4915      	ldr	r1, [pc, #84]	; (800a458 <midi_init+0xac>)
 800a404:	4815      	ldr	r0, [pc, #84]	; (800a45c <midi_init+0xb0>)
 800a406:	f7fe fd04 	bl	8008e12 <chMBObjectInit>
  chBSemObjectInit(&tx_sem, true);
 800a40a:	2101      	movs	r1, #1
 800a40c:	4814      	ldr	r0, [pc, #80]	; (800a460 <midi_init+0xb4>)
 800a40e:	f7ff fdcd 	bl	8009fac <chBSemObjectInit>
  chBSemObjectInit(&sof_sem, true);
 800a412:	2101      	movs	r1, #1
 800a414:	4813      	ldr	r0, [pc, #76]	; (800a464 <midi_init+0xb8>)
 800a416:	f7ff fdc9 	bl	8009fac <chBSemObjectInit>
  chThdCreateStatic(waMidiUsbTx, sizeof(waMidiUsbTx),
 800a41a:	2300      	movs	r3, #0
 800a41c:	9300      	str	r3, [sp, #0]
 800a41e:	4b12      	ldr	r3, [pc, #72]	; (800a468 <midi_init+0xbc>)
 800a420:	2281      	movs	r2, #129	; 0x81
 800a422:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 800a426:	4811      	ldr	r0, [pc, #68]	; (800a46c <midi_init+0xc0>)
 800a428:	f7fe f9de 	bl	80087e8 <chThdCreateStatic>
                    MIDI_USB_TX_PRIO, thdMidiUsbTx, NULL);
}
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	24001844 	.word	0x24001844
 800a434:	080121fc 	.word	0x080121fc
 800a438:	2400093c 	.word	0x2400093c
 800a43c:	24001c70 	.word	0x24001c70
 800a440:	24001c72 	.word	0x24001c72
 800a444:	24001e9c 	.word	0x24001e9c
 800a448:	24001e9e 	.word	0x24001e9e
 800a44c:	24001ea0 	.word	0x24001ea0
 800a450:	24001870 	.word	0x24001870
 800a454:	24001848 	.word	0x24001848
 800a458:	24001c9c 	.word	0x24001c9c
 800a45c:	24001c74 	.word	0x24001c74
 800a460:	24001ea4 	.word	0x24001ea4
 800a464:	24001eb0 	.word	0x24001eb0
 800a468:	0800a245 	.word	0x0800a245
 800a46c:	24001ee8 	.word	0x24001ee8

0800a470 <send_uart>:
/**
 * @brief Envoie un message brut sur la sortie DIN (UART).
 * @param msg Pointeur sur les octets du message MIDI.
 * @param len Longueur en octets du message.
 */
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 800a470:	b580      	push	{r7, lr}
 800a472:	b082      	sub	sp, #8
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
 800a47a:	f04f 33ff 	mov.w	r3, #4294967295
 800a47e:	683a      	ldr	r2, [r7, #0]
 800a480:	6879      	ldr	r1, [r7, #4]
 800a482:	4803      	ldr	r0, [pc, #12]	; (800a490 <send_uart+0x20>)
 800a484:	f7f7 f9ed 	bl	8001862 <oqWriteTimeout>
 800a488:	bf00      	nop
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	2400096c 	.word	0x2400096c

0800a494 <post_mb_or_drop>:
 * @param m Paquet USB-MIDI encod dans un `msg_t` (octet 0 dans bits 31..24).
 * @param force_drop_oldest Si vrai, retire le plus ancien lment de la mailbox
 *                          pour insrer le nouveau (politique drop-oldest).
 *                          Sinon, le paquet courant est perdu si la file est pleine.
 */
static void post_mb_or_drop(msg_t m, bool force_drop_oldest) {
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	460b      	mov	r3, r1
 800a49e:	70fb      	strb	r3, [r7, #3]
  if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK) {
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	6879      	ldr	r1, [r7, #4]
 800a4a4:	4818      	ldr	r0, [pc, #96]	; (800a508 <post_mb_or_drop+0x74>)
 800a4a6:	f7fe fcdd 	bl	8008e64 <chMBPostTimeout>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d025      	beq.n	800a4fc <post_mb_or_drop+0x68>
    if (force_drop_oldest || MIDI_MB_DROP_OLDEST) {
 800a4b0:	78fb      	ldrb	r3, [r7, #3]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d01c      	beq.n	800a4f0 <post_mb_or_drop+0x5c>
      msg_t throwaway;
      if (chMBFetchTimeout(&midi_usb_mb, &throwaway, TIME_IMMEDIATE) == MSG_OK) {
 800a4b6:	f107 030c 	add.w	r3, r7, #12
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	4619      	mov	r1, r3
 800a4be:	4812      	ldr	r0, [pc, #72]	; (800a508 <post_mb_or_drop+0x74>)
 800a4c0:	f7fe fd5d 	bl	8008f7e <chMBFetchTimeout>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <post_mb_or_drop+0x3a>
        midi_usb_queue_decrement();
 800a4ca:	f7ff fdef 	bl	800a0ac <midi_usb_queue_decrement>
      }
      if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK)
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	6879      	ldr	r1, [r7, #4]
 800a4d2:	480d      	ldr	r0, [pc, #52]	; (800a508 <post_mb_or_drop+0x74>)
 800a4d4:	f7fe fcc6 	bl	8008e64 <chMBPostTimeout>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d005      	beq.n	800a4ea <post_mb_or_drop+0x56>
        midi_tx_stats.tx_mb_drops++;
 800a4de:	4b0b      	ldr	r3, [pc, #44]	; (800a50c <post_mb_or_drop+0x78>)
 800a4e0:	695b      	ldr	r3, [r3, #20]
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	4a09      	ldr	r2, [pc, #36]	; (800a50c <post_mb_or_drop+0x78>)
 800a4e6:	6153      	str	r3, [r2, #20]
      midi_tx_stats.tx_mb_drops++;
    }
  } else {
    midi_usb_queue_increment();
  }
}
 800a4e8:	e00a      	b.n	800a500 <post_mb_or_drop+0x6c>
        midi_usb_queue_increment();
 800a4ea:	f7ff fdbf 	bl	800a06c <midi_usb_queue_increment>
}
 800a4ee:	e007      	b.n	800a500 <post_mb_or_drop+0x6c>
      midi_tx_stats.tx_mb_drops++;
 800a4f0:	4b06      	ldr	r3, [pc, #24]	; (800a50c <post_mb_or_drop+0x78>)
 800a4f2:	695b      	ldr	r3, [r3, #20]
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	4a05      	ldr	r2, [pc, #20]	; (800a50c <post_mb_or_drop+0x78>)
 800a4f8:	6153      	str	r3, [r2, #20]
}
 800a4fa:	e001      	b.n	800a500 <post_mb_or_drop+0x6c>
    midi_usb_queue_increment();
 800a4fc:	f7ff fdb6 	bl	800a06c <midi_usb_queue_increment>
}
 800a500:	bf00      	nop
 800a502:	3710      	adds	r7, #16
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}
 800a508:	24001848 	.word	0x24001848
 800a50c:	24001ebc 	.word	0x24001ebc

0800a510 <usb_midi_decode_packet>:

/* ====================================================================== */
/*                        RCEPTION USB (DCODAGE)                        */
/* ====================================================================== */

static bool usb_midi_decode_packet(const uint8_t pkt[4], midi_msg_t *out) {
 800a510:	b480      	push	{r7}
 800a512:	b085      	sub	sp, #20
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  if (out == NULL) {
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d101      	bne.n	800a524 <usb_midi_decode_packet+0x14>
    return false;
 800a520:	2300      	movs	r3, #0
 800a522:	e094      	b.n	800a64e <usb_midi_decode_packet+0x13e>
  }

  const uint8_t cin = (uint8_t)(pkt[0] & 0x0F);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	f003 030f 	and.w	r3, r3, #15
 800a52c:	73fb      	strb	r3, [r7, #15]

  switch (cin) {
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
 800a530:	3b02      	subs	r3, #2
 800a532:	2b0d      	cmp	r3, #13
 800a534:	f200 8089 	bhi.w	800a64a <usb_midi_decode_packet+0x13a>
 800a538:	a201      	add	r2, pc, #4	; (adr r2, 800a540 <usb_midi_decode_packet+0x30>)
 800a53a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a53e:	bf00      	nop
 800a540:	0800a5bf 	.word	0x0800a5bf
 800a544:	0800a5dd 	.word	0x0800a5dd
 800a548:	0800a64b 	.word	0x0800a64b
 800a54c:	0800a64b 	.word	0x0800a64b
 800a550:	0800a64b 	.word	0x0800a64b
 800a554:	0800a64b 	.word	0x0800a64b
 800a558:	0800a579 	.word	0x0800a579
 800a55c:	0800a579 	.word	0x0800a579
 800a560:	0800a579 	.word	0x0800a579
 800a564:	0800a579 	.word	0x0800a579
 800a568:	0800a5a1 	.word	0x0800a5a1
 800a56c:	0800a5a1 	.word	0x0800a5a1
 800a570:	0800a579 	.word	0x0800a579
 800a574:	0800a605 	.word	0x0800a605
    case 0x08: /* Note Off */
    case 0x09: /* Note On */
    case 0x0A: /* Poly Aftertouch */
    case 0x0B: /* Control Change */
    case 0x0E: /* Pitch Bend */
      out->len = 3U;
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	2203      	movs	r2, #3
 800a57c:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	3301      	adds	r3, #1
 800a582:	781a      	ldrb	r2, [r3, #0]
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	3302      	adds	r3, #2
 800a58c:	781a      	ldrb	r2, [r3, #0]
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	705a      	strb	r2, [r3, #1]
      out->data[2] = pkt[3];
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	3303      	adds	r3, #3
 800a596:	781a      	ldrb	r2, [r3, #0]
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	709a      	strb	r2, [r3, #2]
      return true;
 800a59c:	2301      	movs	r3, #1
 800a59e:	e056      	b.n	800a64e <usb_midi_decode_packet+0x13e>

    case 0x0C: /* Program Change */
    case 0x0D: /* Channel Pressure */
      out->len = 2U;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	2202      	movs	r2, #2
 800a5a4:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	781a      	ldrb	r2, [r3, #0]
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	3302      	adds	r3, #2
 800a5b4:	781a      	ldrb	r2, [r3, #0]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	705a      	strb	r2, [r3, #1]
      return true;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e047      	b.n	800a64e <usb_midi_decode_packet+0x13e>

    case 0x02: /* System Common 2 bytes (MTC Quarter Frame / Song Select) */
      out->len = 2U;
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	2202      	movs	r2, #2
 800a5c2:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	781a      	ldrb	r2, [r3, #0]
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	3302      	adds	r3, #2
 800a5d2:	781a      	ldrb	r2, [r3, #0]
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	705a      	strb	r2, [r3, #1]
      return true;
 800a5d8:	2301      	movs	r3, #1
 800a5da:	e038      	b.n	800a64e <usb_midi_decode_packet+0x13e>

    case 0x03: /* System Common 3 bytes (Song Position Pointer) */
      out->len = 3U;
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	2203      	movs	r2, #3
 800a5e0:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	3301      	adds	r3, #1
 800a5e6:	781a      	ldrb	r2, [r3, #0]
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	3302      	adds	r3, #2
 800a5f0:	781a      	ldrb	r2, [r3, #0]
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	705a      	strb	r2, [r3, #1]
      out->data[2] = pkt[3];
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	3303      	adds	r3, #3
 800a5fa:	781a      	ldrb	r2, [r3, #0]
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	709a      	strb	r2, [r3, #2]
      return true;
 800a600:	2301      	movs	r3, #1
 800a602:	e024      	b.n	800a64e <usb_midi_decode_packet+0x13e>

    case 0x0F: /* Single-byte real-time */
      switch (pkt[1]) {
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	3301      	adds	r3, #1
 800a608:	781b      	ldrb	r3, [r3, #0]
 800a60a:	3bf8      	subs	r3, #248	; 0xf8
 800a60c:	2b07      	cmp	r3, #7
 800a60e:	bf8c      	ite	hi
 800a610:	2201      	movhi	r2, #1
 800a612:	2200      	movls	r2, #0
 800a614:	b2d2      	uxtb	r2, r2
 800a616:	2a00      	cmp	r2, #0
 800a618:	d115      	bne.n	800a646 <usb_midi_decode_packet+0x136>
 800a61a:	22dd      	movs	r2, #221	; 0xdd
 800a61c:	fa22 f303 	lsr.w	r3, r2, r3
 800a620:	f003 0301 	and.w	r3, r3, #1
 800a624:	2b00      	cmp	r3, #0
 800a626:	bf14      	ite	ne
 800a628:	2301      	movne	r3, #1
 800a62a:	2300      	moveq	r3, #0
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d009      	beq.n	800a646 <usb_midi_decode_packet+0x136>
        case 0xFA: /* Start */
        case 0xFB: /* Continue */
        case 0xFC: /* Stop */
        case 0xFE: /* Active Sensing */
        case 0xFF: /* System Reset */
          out->len = 1U;
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	2201      	movs	r2, #1
 800a636:	70da      	strb	r2, [r3, #3]
          out->data[0] = pkt[1];
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	3301      	adds	r3, #1
 800a63c:	781a      	ldrb	r2, [r3, #0]
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	701a      	strb	r2, [r3, #0]
          return true;
 800a642:	2301      	movs	r3, #1
 800a644:	e003      	b.n	800a64e <usb_midi_decode_packet+0x13e>
        default:
          return false;
 800a646:	2300      	movs	r3, #0
 800a648:	e001      	b.n	800a64e <usb_midi_decode_packet+0x13e>
      }
      break;

    default:
      break;
 800a64a:	bf00      	nop
  }

  return false;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3714      	adds	r7, #20
 800a652:	46bd      	mov	sp, r7
 800a654:	bc80      	pop	{r7}
 800a656:	4770      	bx	lr

0800a658 <midi_dispatch_rx_message>:

static void midi_dispatch_rx_message(const midi_msg_t *msg) {
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  midi_internal_receive(msg->data, msg->len);
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	78db      	ldrb	r3, [r3, #3]
 800a666:	4619      	mov	r1, r3
 800a668:	4610      	mov	r0, r2
 800a66a:	f7ff fcf5 	bl	800a058 <midi_internal_receive>

  if ((midi_rx_dest == MIDI_DEST_UART) || (midi_rx_dest == MIDI_DEST_BOTH)) {
 800a66e:	4b09      	ldr	r3, [pc, #36]	; (800a694 <midi_dispatch_rx_message+0x3c>)
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	2b01      	cmp	r3, #1
 800a674:	d003      	beq.n	800a67e <midi_dispatch_rx_message+0x26>
 800a676:	4b07      	ldr	r3, [pc, #28]	; (800a694 <midi_dispatch_rx_message+0x3c>)
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	2b03      	cmp	r3, #3
 800a67c:	d106      	bne.n	800a68c <midi_dispatch_rx_message+0x34>
    send_uart(msg->data, msg->len);
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	78db      	ldrb	r3, [r3, #3]
 800a684:	4619      	mov	r1, r3
 800a686:	4610      	mov	r0, r2
 800a688:	f7ff fef2 	bl	800a470 <send_uart>
  }
}
 800a68c:	bf00      	nop
 800a68e:	3708      	adds	r7, #8
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	24000020 	.word	0x24000020

0800a698 <midi_process_usb_rx>:

static void midi_process_usb_rx(void) {
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af00      	add	r7, sp, #0
  const uint32_t max_burst = 16U;
 800a69e:	2310      	movs	r3, #16
 800a6a0:	613b      	str	r3, [r7, #16]
  uint32_t processed = 0U;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	617b      	str	r3, [r7, #20]
  msg_t raw;

  while ((processed < max_burst) &&
 800a6a6:	e030      	b.n	800a70a <midi_process_usb_rx+0x72>
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
    osalSysLock();
 800a6a8:	f7ff fca2 	bl	8009ff0 <osalSysLock>
    midi_usb_rx_queue_decrement();
 800a6ac:	f7ff fd30 	bl	800a110 <midi_usb_rx_queue_decrement>
    osalSysUnlock();
 800a6b0:	f7ff fca4 	bl	8009ffc <osalSysUnlock>

    uint8_t pkt[4];
    pkt[0] = (uint8_t)((raw >> 24) & 0xFF);
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	161b      	asrs	r3, r3, #24
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	723b      	strb	r3, [r7, #8]
    pkt[1] = (uint8_t)((raw >> 16) & 0xFF);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	141b      	asrs	r3, r3, #16
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	727b      	strb	r3, [r7, #9]
    pkt[2] = (uint8_t)((raw >> 8)  & 0xFF);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	121b      	asrs	r3, r3, #8
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	72bb      	strb	r3, [r7, #10]
    pkt[3] = (uint8_t)( raw        & 0xFF);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	72fb      	strb	r3, [r7, #11]

    midi_msg_t msg;
    if (usb_midi_decode_packet(pkt, &msg)) {
 800a6d2:	1d3a      	adds	r2, r7, #4
 800a6d4:	f107 0308 	add.w	r3, r7, #8
 800a6d8:	4611      	mov	r1, r2
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f7ff ff18 	bl	800a510 <usb_midi_decode_packet>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d009      	beq.n	800a6fa <midi_process_usb_rx+0x62>
      midi_dispatch_rx_message(&msg);
 800a6e6:	1d3b      	adds	r3, r7, #4
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7ff ffb5 	bl	800a658 <midi_dispatch_rx_message>
      midi_rx_stats.usb_rx_decoded++;
 800a6ee:	4b10      	ldr	r3, [pc, #64]	; (800a730 <midi_process_usb_rx+0x98>)
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	4a0e      	ldr	r2, [pc, #56]	; (800a730 <midi_process_usb_rx+0x98>)
 800a6f6:	6093      	str	r3, [r2, #8]
 800a6f8:	e004      	b.n	800a704 <midi_process_usb_rx+0x6c>
    } else {
      midi_rx_stats.usb_rx_ignored++;
 800a6fa:	4b0d      	ldr	r3, [pc, #52]	; (800a730 <midi_process_usb_rx+0x98>)
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	3301      	adds	r3, #1
 800a700:	4a0b      	ldr	r2, [pc, #44]	; (800a730 <midi_process_usb_rx+0x98>)
 800a702:	60d3      	str	r3, [r2, #12]
    }

    processed++;
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	3301      	adds	r3, #1
 800a708:	617b      	str	r3, [r7, #20]
  while ((processed < max_burst) &&
 800a70a:	697a      	ldr	r2, [r7, #20]
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d209      	bcs.n	800a726 <midi_process_usb_rx+0x8e>
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
 800a712:	f107 030c 	add.w	r3, r7, #12
 800a716:	2200      	movs	r2, #0
 800a718:	4619      	mov	r1, r3
 800a71a:	4806      	ldr	r0, [pc, #24]	; (800a734 <midi_process_usb_rx+0x9c>)
 800a71c:	f7fe fc2f 	bl	8008f7e <chMBFetchTimeout>
 800a720:	4603      	mov	r3, r0
  while ((processed < max_burst) &&
 800a722:	2b00      	cmp	r3, #0
 800a724:	d0c0      	beq.n	800a6a8 <midi_process_usb_rx+0x10>
  }
}
 800a726:	bf00      	nop
 800a728:	3718      	adds	r7, #24
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}
 800a72e:	bf00      	nop
 800a730:	24001ed8 	.word	0x24001ed8
 800a734:	24001c74 	.word	0x24001c74

0800a738 <send_usb>:
 * - Pour les **Notes** : tentative immdiate (sans attente active), sinon agrgation.
 *
 * @param msg Pointeur vers le message MIDI (status + data).
 * @param len Taille du message en octets (1  3 selon le type).
 */
static void send_usb(const uint8_t *msg, size_t len) {
 800a738:	b580      	push	{r7, lr}
 800a73a:	b088      	sub	sp, #32
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	6039      	str	r1, [r7, #0]
  uint8_t packet[4]={0,0,0,0};
 800a742:	2300      	movs	r3, #0
 800a744:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	77bb      	strb	r3, [r7, #30]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE<<4);
 800a74c:	2300      	movs	r3, #0
 800a74e:	777b      	strb	r3, [r7, #29]

  bool is_note=false;
 800a750:	2300      	movs	r3, #0
 800a752:	77fb      	strb	r3, [r7, #31]

  /* Channel Voice */
  if ((st & 0xF0)==0x80 && len>=3){ packet[0]=cable|0x08; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 800a754:	7fbb      	ldrb	r3, [r7, #30]
 800a756:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a75a:	2b80      	cmp	r3, #128	; 0x80
 800a75c:	d115      	bne.n	800a78a <send_usb+0x52>
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	2b02      	cmp	r3, #2
 800a762:	d912      	bls.n	800a78a <send_usb+0x52>
 800a764:	7f7b      	ldrb	r3, [r7, #29]
 800a766:	f043 0308 	orr.w	r3, r3, #8
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	723b      	strb	r3, [r7, #8]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	727b      	strb	r3, [r7, #9]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	3301      	adds	r3, #1
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	72bb      	strb	r3, [r7, #10]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	3302      	adds	r3, #2
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	72fb      	strb	r3, [r7, #11]
 800a784:	2301      	movs	r3, #1
 800a786:	77fb      	strb	r3, [r7, #31]
 800a788:	e178      	b.n	800aa7c <send_usb+0x344>
  else if ((st & 0xF0)==0x90 && len>=3){ packet[0]=cable|0x09; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 800a78a:	7fbb      	ldrb	r3, [r7, #30]
 800a78c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a790:	2b90      	cmp	r3, #144	; 0x90
 800a792:	d115      	bne.n	800a7c0 <send_usb+0x88>
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	2b02      	cmp	r3, #2
 800a798:	d912      	bls.n	800a7c0 <send_usb+0x88>
 800a79a:	7f7b      	ldrb	r3, [r7, #29]
 800a79c:	f043 0309 	orr.w	r3, r3, #9
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	723b      	strb	r3, [r7, #8]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	727b      	strb	r3, [r7, #9]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	72bb      	strb	r3, [r7, #10]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	3302      	adds	r3, #2
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	72fb      	strb	r3, [r7, #11]
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	77fb      	strb	r3, [r7, #31]
 800a7be:	e15d      	b.n	800aa7c <send_usb+0x344>
  else if ((st & 0xF0)==0xA0 && len>=3){ packet[0]=cable|0x0A; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a7c0:	7fbb      	ldrb	r3, [r7, #30]
 800a7c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7c6:	2ba0      	cmp	r3, #160	; 0xa0
 800a7c8:	d113      	bne.n	800a7f2 <send_usb+0xba>
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	2b02      	cmp	r3, #2
 800a7ce:	d910      	bls.n	800a7f2 <send_usb+0xba>
 800a7d0:	7f7b      	ldrb	r3, [r7, #29]
 800a7d2:	f043 030a 	orr.w	r3, r3, #10
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	723b      	strb	r3, [r7, #8]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	727b      	strb	r3, [r7, #9]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	72bb      	strb	r3, [r7, #10]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	3302      	adds	r3, #2
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	72fb      	strb	r3, [r7, #11]
 800a7f0:	e144      	b.n	800aa7c <send_usb+0x344>
  else if ((st & 0xF0)==0xB0 && len>=3){ packet[0]=cable|0x0B; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a7f2:	7fbb      	ldrb	r3, [r7, #30]
 800a7f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7f8:	2bb0      	cmp	r3, #176	; 0xb0
 800a7fa:	d113      	bne.n	800a824 <send_usb+0xec>
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	2b02      	cmp	r3, #2
 800a800:	d910      	bls.n	800a824 <send_usb+0xec>
 800a802:	7f7b      	ldrb	r3, [r7, #29]
 800a804:	f043 030b 	orr.w	r3, r3, #11
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	723b      	strb	r3, [r7, #8]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	727b      	strb	r3, [r7, #9]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	3301      	adds	r3, #1
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	72bb      	strb	r3, [r7, #10]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	3302      	adds	r3, #2
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	72fb      	strb	r3, [r7, #11]
 800a822:	e12b      	b.n	800aa7c <send_usb+0x344>
  else if ((st & 0xF0)==0xE0 && len>=3){ packet[0]=cable|0x0E; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a824:	7fbb      	ldrb	r3, [r7, #30]
 800a826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a82a:	2be0      	cmp	r3, #224	; 0xe0
 800a82c:	d113      	bne.n	800a856 <send_usb+0x11e>
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	2b02      	cmp	r3, #2
 800a832:	d910      	bls.n	800a856 <send_usb+0x11e>
 800a834:	7f7b      	ldrb	r3, [r7, #29]
 800a836:	f043 030e 	orr.w	r3, r3, #14
 800a83a:	b2db      	uxtb	r3, r3
 800a83c:	723b      	strb	r3, [r7, #8]
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	727b      	strb	r3, [r7, #9]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	3301      	adds	r3, #1
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	72bb      	strb	r3, [r7, #10]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	3302      	adds	r3, #2
 800a850:	781b      	ldrb	r3, [r3, #0]
 800a852:	72fb      	strb	r3, [r7, #11]
 800a854:	e112      	b.n	800aa7c <send_usb+0x344>
  else if ((st & 0xF0)==0xC0 && len>=2){ packet[0]=cable|0x0C; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 800a856:	7fbb      	ldrb	r3, [r7, #30]
 800a858:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a85c:	2bc0      	cmp	r3, #192	; 0xc0
 800a85e:	d111      	bne.n	800a884 <send_usb+0x14c>
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	2b01      	cmp	r3, #1
 800a864:	d90e      	bls.n	800a884 <send_usb+0x14c>
 800a866:	7f7b      	ldrb	r3, [r7, #29]
 800a868:	f043 030c 	orr.w	r3, r3, #12
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	723b      	strb	r3, [r7, #8]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	781b      	ldrb	r3, [r3, #0]
 800a874:	727b      	strb	r3, [r7, #9]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	3301      	adds	r3, #1
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	72bb      	strb	r3, [r7, #10]
 800a87e:	2300      	movs	r3, #0
 800a880:	72fb      	strb	r3, [r7, #11]
 800a882:	e0fb      	b.n	800aa7c <send_usb+0x344>
  else if ((st & 0xF0)==0xD0 && len>=2){ packet[0]=cable|0x0D; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 800a884:	7fbb      	ldrb	r3, [r7, #30]
 800a886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a88a:	2bd0      	cmp	r3, #208	; 0xd0
 800a88c:	d111      	bne.n	800a8b2 <send_usb+0x17a>
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	2b01      	cmp	r3, #1
 800a892:	d90e      	bls.n	800a8b2 <send_usb+0x17a>
 800a894:	7f7b      	ldrb	r3, [r7, #29]
 800a896:	f043 030d 	orr.w	r3, r3, #13
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	723b      	strb	r3, [r7, #8]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	727b      	strb	r3, [r7, #9]
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	72bb      	strb	r3, [r7, #10]
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	72fb      	strb	r3, [r7, #11]
 800a8b0:	e0e4      	b.n	800aa7c <send_usb+0x344>

  /* System Common */
  else if (st==0xF1 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF1; packet[2]=msg[1]; }
 800a8b2:	7fbb      	ldrb	r3, [r7, #30]
 800a8b4:	2bf1      	cmp	r3, #241	; 0xf1
 800a8b6:	d10e      	bne.n	800a8d6 <send_usb+0x19e>
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	2b01      	cmp	r3, #1
 800a8bc:	d90b      	bls.n	800a8d6 <send_usb+0x19e>
 800a8be:	7f7b      	ldrb	r3, [r7, #29]
 800a8c0:	f043 0302 	orr.w	r3, r3, #2
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	723b      	strb	r3, [r7, #8]
 800a8c8:	23f1      	movs	r3, #241	; 0xf1
 800a8ca:	727b      	strb	r3, [r7, #9]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	72bb      	strb	r3, [r7, #10]
 800a8d4:	e0d2      	b.n	800aa7c <send_usb+0x344>
  else if (st==0xF2 && len>=3){ packet[0]=cable|0x03; packet[1]=0xF2; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a8d6:	7fbb      	ldrb	r3, [r7, #30]
 800a8d8:	2bf2      	cmp	r3, #242	; 0xf2
 800a8da:	d112      	bne.n	800a902 <send_usb+0x1ca>
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	2b02      	cmp	r3, #2
 800a8e0:	d90f      	bls.n	800a902 <send_usb+0x1ca>
 800a8e2:	7f7b      	ldrb	r3, [r7, #29]
 800a8e4:	f043 0303 	orr.w	r3, r3, #3
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	723b      	strb	r3, [r7, #8]
 800a8ec:	23f2      	movs	r3, #242	; 0xf2
 800a8ee:	727b      	strb	r3, [r7, #9]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	781b      	ldrb	r3, [r3, #0]
 800a8f6:	72bb      	strb	r3, [r7, #10]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	3302      	adds	r3, #2
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	72fb      	strb	r3, [r7, #11]
 800a900:	e0bc      	b.n	800aa7c <send_usb+0x344>
  else if (st==0xF3 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF3; packet[2]=msg[1]; }
 800a902:	7fbb      	ldrb	r3, [r7, #30]
 800a904:	2bf3      	cmp	r3, #243	; 0xf3
 800a906:	d10e      	bne.n	800a926 <send_usb+0x1ee>
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d90b      	bls.n	800a926 <send_usb+0x1ee>
 800a90e:	7f7b      	ldrb	r3, [r7, #29]
 800a910:	f043 0302 	orr.w	r3, r3, #2
 800a914:	b2db      	uxtb	r3, r3
 800a916:	723b      	strb	r3, [r7, #8]
 800a918:	23f3      	movs	r3, #243	; 0xf3
 800a91a:	727b      	strb	r3, [r7, #9]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	3301      	adds	r3, #1
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	72bb      	strb	r3, [r7, #10]
 800a924:	e0aa      	b.n	800aa7c <send_usb+0x344>
  else if (st==0xF6){          packet[0]=cable|0x0F; packet[1]=0xF6; }
 800a926:	7fbb      	ldrb	r3, [r7, #30]
 800a928:	2bf6      	cmp	r3, #246	; 0xf6
 800a92a:	d107      	bne.n	800a93c <send_usb+0x204>
 800a92c:	7f7b      	ldrb	r3, [r7, #29]
 800a92e:	f043 030f 	orr.w	r3, r3, #15
 800a932:	b2db      	uxtb	r3, r3
 800a934:	723b      	strb	r3, [r7, #8]
 800a936:	23f6      	movs	r3, #246	; 0xf6
 800a938:	727b      	strb	r3, [r7, #9]
 800a93a:	e09f      	b.n	800aa7c <send_usb+0x344>

  /* Realtime */
  else if (st>=0xF8){
 800a93c:	7fbb      	ldrb	r3, [r7, #30]
 800a93e:	2bf7      	cmp	r3, #247	; 0xf7
 800a940:	d97d      	bls.n	800aa3e <send_usb+0x306>
    packet[0]=cable|0x0F; packet[1]=st;
 800a942:	7f7b      	ldrb	r3, [r7, #29]
 800a944:	f043 030f 	orr.w	r3, r3, #15
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	723b      	strb	r3, [r7, #8]
 800a94c:	7fbb      	ldrb	r3, [r7, #30]
 800a94e:	727b      	strb	r3, [r7, #9]

    if (st==0xF8){
 800a950:	7fbb      	ldrb	r3, [r7, #30]
 800a952:	2bf8      	cmp	r3, #248	; 0xf8
 800a954:	d127      	bne.n	800a9a6 <send_usb+0x26e>
      if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 800a956:	f7ff fb63 	bl	800a020 <midi_usb_ready>
 800a95a:	4603      	mov	r3, r0
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d012      	beq.n	800a986 <send_usb+0x24e>
 800a960:	2100      	movs	r1, #0
 800a962:	485d      	ldr	r0, [pc, #372]	; (800aad8 <send_usb+0x3a0>)
 800a964:	f7ff fb35 	bl	8009fd2 <chBSemWaitTimeout>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d10b      	bne.n	800a986 <send_usb+0x24e>
        midi_usb_start_tx(packet, 4);
 800a96e:	f107 0308 	add.w	r3, r7, #8
 800a972:	2104      	movs	r1, #4
 800a974:	4618      	mov	r0, r3
 800a976:	f7ff fbdd 	bl	800a134 <midi_usb_start_tx>
        midi_tx_stats.tx_sent_immediate++;
 800a97a:	4b58      	ldr	r3, [pc, #352]	; (800aadc <send_usb+0x3a4>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	3301      	adds	r3, #1
 800a980:	4a56      	ldr	r2, [pc, #344]	; (800aadc <send_usb+0x3a4>)
 800a982:	6013      	str	r3, [r2, #0]
      } else {
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
        post_mb_or_drop(m,false);
      }
      return;
 800a984:	e0a4      	b.n	800aad0 <send_usb+0x398>
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800a986:	7a3b      	ldrb	r3, [r7, #8]
 800a988:	061a      	lsls	r2, r3, #24
 800a98a:	7a7b      	ldrb	r3, [r7, #9]
 800a98c:	041b      	lsls	r3, r3, #16
 800a98e:	431a      	orrs	r2, r3
 800a990:	7abb      	ldrb	r3, [r7, #10]
 800a992:	021b      	lsls	r3, r3, #8
 800a994:	4313      	orrs	r3, r2
 800a996:	7afa      	ldrb	r2, [r7, #11]
 800a998:	4313      	orrs	r3, r2
 800a99a:	613b      	str	r3, [r7, #16]
        post_mb_or_drop(m,false);
 800a99c:	2100      	movs	r1, #0
 800a99e:	6938      	ldr	r0, [r7, #16]
 800a9a0:	f7ff fd78 	bl	800a494 <post_mb_or_drop>
      return;
 800a9a4:	e094      	b.n	800aad0 <send_usb+0x398>
    }

    if (st==0xFA || st==0xFB || st==0xFC || st==0xFE || st==0xFF){
 800a9a6:	7fbb      	ldrb	r3, [r7, #30]
 800a9a8:	2bfa      	cmp	r3, #250	; 0xfa
 800a9aa:	d00b      	beq.n	800a9c4 <send_usb+0x28c>
 800a9ac:	7fbb      	ldrb	r3, [r7, #30]
 800a9ae:	2bfb      	cmp	r3, #251	; 0xfb
 800a9b0:	d008      	beq.n	800a9c4 <send_usb+0x28c>
 800a9b2:	7fbb      	ldrb	r3, [r7, #30]
 800a9b4:	2bfc      	cmp	r3, #252	; 0xfc
 800a9b6:	d005      	beq.n	800a9c4 <send_usb+0x28c>
 800a9b8:	7fbb      	ldrb	r3, [r7, #30]
 800a9ba:	2bfe      	cmp	r3, #254	; 0xfe
 800a9bc:	d002      	beq.n	800a9c4 <send_usb+0x28c>
 800a9be:	7fbb      	ldrb	r3, [r7, #30]
 800a9c0:	2bff      	cmp	r3, #255	; 0xff
 800a9c2:	d12c      	bne.n	800aa1e <send_usb+0x2e6>
      if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 800a9c4:	f7ff fb2c 	bl	800a020 <midi_usb_ready>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d012      	beq.n	800a9f4 <send_usb+0x2bc>
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	4841      	ldr	r0, [pc, #260]	; (800aad8 <send_usb+0x3a0>)
 800a9d2:	f7ff fafe 	bl	8009fd2 <chBSemWaitTimeout>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d10b      	bne.n	800a9f4 <send_usb+0x2bc>
        midi_usb_start_tx(packet, 4);
 800a9dc:	f107 0308 	add.w	r3, r7, #8
 800a9e0:	2104      	movs	r1, #4
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7ff fba6 	bl	800a134 <midi_usb_start_tx>
        midi_tx_stats.tx_sent_immediate++;
 800a9e8:	4b3c      	ldr	r3, [pc, #240]	; (800aadc <send_usb+0x3a4>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	4a3b      	ldr	r2, [pc, #236]	; (800aadc <send_usb+0x3a4>)
 800a9f0:	6013      	str	r3, [r2, #0]
      } else {
        midi_tx_stats.rt_other_enq_fallback++;
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
        post_mb_or_drop(m,true);
      }
      return;
 800a9f2:	e06d      	b.n	800aad0 <send_usb+0x398>
        midi_tx_stats.rt_other_enq_fallback++;
 800a9f4:	4b39      	ldr	r3, [pc, #228]	; (800aadc <send_usb+0x3a4>)
 800a9f6:	691b      	ldr	r3, [r3, #16]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	4a38      	ldr	r2, [pc, #224]	; (800aadc <send_usb+0x3a4>)
 800a9fc:	6113      	str	r3, [r2, #16]
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800a9fe:	7a3b      	ldrb	r3, [r7, #8]
 800aa00:	061a      	lsls	r2, r3, #24
 800aa02:	7a7b      	ldrb	r3, [r7, #9]
 800aa04:	041b      	lsls	r3, r3, #16
 800aa06:	431a      	orrs	r2, r3
 800aa08:	7abb      	ldrb	r3, [r7, #10]
 800aa0a:	021b      	lsls	r3, r3, #8
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	7afa      	ldrb	r2, [r7, #11]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	617b      	str	r3, [r7, #20]
        post_mb_or_drop(m,true);
 800aa14:	2101      	movs	r1, #1
 800aa16:	6978      	ldr	r0, [r7, #20]
 800aa18:	f7ff fd3c 	bl	800a494 <post_mb_or_drop>
      return;
 800aa1c:	e058      	b.n	800aad0 <send_usb+0x398>
    }

    msg_t m3=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800aa1e:	7a3b      	ldrb	r3, [r7, #8]
 800aa20:	061a      	lsls	r2, r3, #24
 800aa22:	7a7b      	ldrb	r3, [r7, #9]
 800aa24:	041b      	lsls	r3, r3, #16
 800aa26:	431a      	orrs	r2, r3
 800aa28:	7abb      	ldrb	r3, [r7, #10]
 800aa2a:	021b      	lsls	r3, r3, #8
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	7afa      	ldrb	r2, [r7, #11]
 800aa30:	4313      	orrs	r3, r2
 800aa32:	61bb      	str	r3, [r7, #24]
    post_mb_or_drop(m3,false);
 800aa34:	2100      	movs	r1, #0
 800aa36:	69b8      	ldr	r0, [r7, #24]
 800aa38:	f7ff fd2c 	bl	800a494 <post_mb_or_drop>
    return;
 800aa3c:	e048      	b.n	800aad0 <send_usb+0x398>
  }

  else { packet[0]=cable|0x0F; packet[1]=len>0?msg[0]:0; packet[2]=len>1?msg[1]:0; packet[3]=len>2?msg[2]:0; }
 800aa3e:	7f7b      	ldrb	r3, [r7, #29]
 800aa40:	f043 030f 	orr.w	r3, r3, #15
 800aa44:	b2db      	uxtb	r3, r3
 800aa46:	723b      	strb	r3, [r7, #8]
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d002      	beq.n	800aa54 <send_usb+0x31c>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	e000      	b.n	800aa56 <send_usb+0x31e>
 800aa54:	2300      	movs	r3, #0
 800aa56:	727b      	strb	r3, [r7, #9]
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d903      	bls.n	800aa66 <send_usb+0x32e>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	3301      	adds	r3, #1
 800aa62:	781b      	ldrb	r3, [r3, #0]
 800aa64:	e000      	b.n	800aa68 <send_usb+0x330>
 800aa66:	2300      	movs	r3, #0
 800aa68:	72bb      	strb	r3, [r7, #10]
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d903      	bls.n	800aa78 <send_usb+0x340>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	3302      	adds	r3, #2
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	e000      	b.n	800aa7a <send_usb+0x342>
 800aa78:	2300      	movs	r3, #0
 800aa7a:	72fb      	strb	r3, [r7, #11]

  if (is_note){
 800aa7c:	7ffb      	ldrb	r3, [r7, #31]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d017      	beq.n	800aab2 <send_usb+0x37a>
    if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 800aa82:	f7ff facd 	bl	800a020 <midi_usb_ready>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d012      	beq.n	800aab2 <send_usb+0x37a>
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	4812      	ldr	r0, [pc, #72]	; (800aad8 <send_usb+0x3a0>)
 800aa90:	f7ff fa9f 	bl	8009fd2 <chBSemWaitTimeout>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10b      	bne.n	800aab2 <send_usb+0x37a>
      midi_usb_start_tx(packet, 4);
 800aa9a:	f107 0308 	add.w	r3, r7, #8
 800aa9e:	2104      	movs	r1, #4
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7ff fb47 	bl	800a134 <midi_usb_start_tx>
      midi_tx_stats.tx_sent_immediate++; return;
 800aaa6:	4b0d      	ldr	r3, [pc, #52]	; (800aadc <send_usb+0x3a4>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	4a0b      	ldr	r2, [pc, #44]	; (800aadc <send_usb+0x3a4>)
 800aaae:	6013      	str	r3, [r2, #0]
 800aab0:	e00e      	b.n	800aad0 <send_usb+0x398>
    }
  }

  msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800aab2:	7a3b      	ldrb	r3, [r7, #8]
 800aab4:	061a      	lsls	r2, r3, #24
 800aab6:	7a7b      	ldrb	r3, [r7, #9]
 800aab8:	041b      	lsls	r3, r3, #16
 800aaba:	431a      	orrs	r2, r3
 800aabc:	7abb      	ldrb	r3, [r7, #10]
 800aabe:	021b      	lsls	r3, r3, #8
 800aac0:	4313      	orrs	r3, r2
 800aac2:	7afa      	ldrb	r2, [r7, #11]
 800aac4:	4313      	orrs	r3, r2
 800aac6:	60fb      	str	r3, [r7, #12]
  post_mb_or_drop(m,false);
 800aac8:	2100      	movs	r1, #0
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f7ff fce2 	bl	800a494 <post_mb_or_drop>
}
 800aad0:	3720      	adds	r7, #32
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	24001ea4 	.word	0x24001ea4
 800aadc:	24001ebc 	.word	0x24001ebc

0800aae0 <midi_send>:
 * @brief Envoie un message MIDI vers la destination choisie.
 * @param d Destination denvoi (UART, USB, ou les deux).
 * @param m Pointeur sur les octets du message MIDI.
 * @param n Longueur du message en octets.
 */
static void midi_send(midi_dest_t d, const uint8_t *m, size_t n){
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	4603      	mov	r3, r0
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	607a      	str	r2, [r7, #4]
 800aaec:	73fb      	strb	r3, [r7, #15]
  switch(d){
 800aaee:	7bfb      	ldrb	r3, [r7, #15]
 800aaf0:	2b03      	cmp	r3, #3
 800aaf2:	d010      	beq.n	800ab16 <midi_send+0x36>
 800aaf4:	2b03      	cmp	r3, #3
 800aaf6:	dc17      	bgt.n	800ab28 <midi_send+0x48>
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d002      	beq.n	800ab02 <midi_send+0x22>
 800aafc:	2b02      	cmp	r3, #2
 800aafe:	d005      	beq.n	800ab0c <midi_send+0x2c>
    case MIDI_DEST_UART: send_uart(m,n); break;
    case MIDI_DEST_USB:  send_usb(m,n);  break;
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
    default: break;
 800ab00:	e012      	b.n	800ab28 <midi_send+0x48>
    case MIDI_DEST_UART: send_uart(m,n); break;
 800ab02:	6879      	ldr	r1, [r7, #4]
 800ab04:	68b8      	ldr	r0, [r7, #8]
 800ab06:	f7ff fcb3 	bl	800a470 <send_uart>
 800ab0a:	e00e      	b.n	800ab2a <midi_send+0x4a>
    case MIDI_DEST_USB:  send_usb(m,n);  break;
 800ab0c:	6879      	ldr	r1, [r7, #4]
 800ab0e:	68b8      	ldr	r0, [r7, #8]
 800ab10:	f7ff fe12 	bl	800a738 <send_usb>
 800ab14:	e009      	b.n	800ab2a <midi_send+0x4a>
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
 800ab16:	6879      	ldr	r1, [r7, #4]
 800ab18:	68b8      	ldr	r0, [r7, #8]
 800ab1a:	f7ff fca9 	bl	800a470 <send_uart>
 800ab1e:	6879      	ldr	r1, [r7, #4]
 800ab20:	68b8      	ldr	r0, [r7, #8]
 800ab22:	f7ff fe09 	bl	800a738 <send_usb>
 800ab26:	e000      	b.n	800ab2a <midi_send+0x4a>
    default: break;
 800ab28:	bf00      	nop
  }
}
 800ab2a:	bf00      	nop
 800ab2c:	3710      	adds	r7, #16
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <midi_note_on>:

/* ====================================================================== */
/*                                API MIDI                                */
/* ====================================================================== */

void midi_note_on(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 800ab32:	b590      	push	{r4, r7, lr}
 800ab34:	b085      	sub	sp, #20
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	4604      	mov	r4, r0
 800ab3a:	4608      	mov	r0, r1
 800ab3c:	4611      	mov	r1, r2
 800ab3e:	461a      	mov	r2, r3
 800ab40:	4623      	mov	r3, r4
 800ab42:	71fb      	strb	r3, [r7, #7]
 800ab44:	4603      	mov	r3, r0
 800ab46:	71bb      	strb	r3, [r7, #6]
 800ab48:	460b      	mov	r3, r1
 800ab4a:	717b      	strb	r3, [r7, #5]
 800ab4c:	4613      	mov	r3, r2
 800ab4e:	713b      	strb	r3, [r7, #4]
  if ((v & 0x7F)==0){ midi_note_off(d,ch,n,0); return; }
 800ab50:	793b      	ldrb	r3, [r7, #4]
 800ab52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d106      	bne.n	800ab68 <midi_note_on+0x36>
 800ab5a:	797a      	ldrb	r2, [r7, #5]
 800ab5c:	79b9      	ldrb	r1, [r7, #6]
 800ab5e:	79f8      	ldrb	r0, [r7, #7]
 800ab60:	2300      	movs	r3, #0
 800ab62:	f000 f81f 	bl	800aba4 <midi_note_off>
 800ab66:	e01a      	b.n	800ab9e <midi_note_on+0x6c>
  uint8_t m[3]={ (uint8_t)(0x90|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 800ab68:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ab6c:	f003 030f 	and.w	r3, r3, #15
 800ab70:	b25b      	sxtb	r3, r3
 800ab72:	f063 036f 	orn	r3, r3, #111	; 0x6f
 800ab76:	b25b      	sxtb	r3, r3
 800ab78:	b2db      	uxtb	r3, r3
 800ab7a:	733b      	strb	r3, [r7, #12]
 800ab7c:	797b      	ldrb	r3, [r7, #5]
 800ab7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	737b      	strb	r3, [r7, #13]
 800ab86:	793b      	ldrb	r3, [r7, #4]
 800ab88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	73bb      	strb	r3, [r7, #14]
  midi_send(d,m,3);
 800ab90:	f107 010c 	add.w	r1, r7, #12
 800ab94:	79fb      	ldrb	r3, [r7, #7]
 800ab96:	2203      	movs	r2, #3
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7ff ffa1 	bl	800aae0 <midi_send>
}
 800ab9e:	3714      	adds	r7, #20
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd90      	pop	{r4, r7, pc}

0800aba4 <midi_note_off>:

void midi_note_off(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 800aba4:	b590      	push	{r4, r7, lr}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	4604      	mov	r4, r0
 800abac:	4608      	mov	r0, r1
 800abae:	4611      	mov	r1, r2
 800abb0:	461a      	mov	r2, r3
 800abb2:	4623      	mov	r3, r4
 800abb4:	71fb      	strb	r3, [r7, #7]
 800abb6:	4603      	mov	r3, r0
 800abb8:	71bb      	strb	r3, [r7, #6]
 800abba:	460b      	mov	r3, r1
 800abbc:	717b      	strb	r3, [r7, #5]
 800abbe:	4613      	mov	r3, r2
 800abc0:	713b      	strb	r3, [r7, #4]
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 800abc2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800abc6:	f003 030f 	and.w	r3, r3, #15
 800abca:	b25b      	sxtb	r3, r3
 800abcc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800abd0:	b25b      	sxtb	r3, r3
 800abd2:	b2db      	uxtb	r3, r3
 800abd4:	733b      	strb	r3, [r7, #12]
 800abd6:	797b      	ldrb	r3, [r7, #5]
 800abd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	737b      	strb	r3, [r7, #13]
 800abe0:	793b      	ldrb	r3, [r7, #4]
 800abe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	73bb      	strb	r3, [r7, #14]
  midi_send(d,m,3);
 800abea:	f107 010c 	add.w	r1, r7, #12
 800abee:	79fb      	ldrb	r3, [r7, #7]
 800abf0:	2203      	movs	r2, #3
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7ff ff74 	bl	800aae0 <midi_send>
}
 800abf8:	bf00      	nop
 800abfa:	3714      	adds	r7, #20
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd90      	pop	{r4, r7, pc}

0800ac00 <usb_device_start>:
 * 5. Connexion du bus (activation du pull-up DP).
 *
 * @note Cette procdure est ncessaire sur certaines cartes Nucleo o
 *       la broche VBUS (PA9) nest pas connecte au contrleur OTG FS.
 */
void usb_device_start(void) {
 800ac00:	b580      	push	{r7, lr}
 800ac02:	af00      	add	r7, sp, #0
    /* 1. Dconnexion logique pour forcer une r-numration */
    usbDisconnectBus(&USBD1);
 800ac04:	4b10      	ldr	r3, [pc, #64]	; (800ac48 <usb_device_start+0x48>)
 800ac06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac0a:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800ac0e:	4b0e      	ldr	r3, [pc, #56]	; (800ac48 <usb_device_start+0x48>)
 800ac10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac14:	f042 0202 	orr.w	r2, r2, #2
 800ac18:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
    chThdSleepMilliseconds(1500);
 800ac1c:	f643 2098 	movw	r0, #15000	; 0x3a98
 800ac20:	f7fd fe67 	bl	80088f2 <chThdSleep>

    /* 2. Dmarrage du driver avec la config USB du projet */
    usbStart(&USBD1, &usbcfg);
 800ac24:	4909      	ldr	r1, [pc, #36]	; (800ac4c <usb_device_start+0x4c>)
 800ac26:	4808      	ldr	r0, [pc, #32]	; (800ac48 <usb_device_start+0x48>)
 800ac28:	f7f7 fc2e 	bl	8002488 <usbStart>
        USBD1.otg->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
#endif
    }

    /* 4. Connexion logique sur le bus */
    usbConnectBus(&USBD1);
 800ac2c:	4b06      	ldr	r3, [pc, #24]	; (800ac48 <usb_device_start+0x48>)
 800ac2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac32:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800ac36:	4b04      	ldr	r3, [pc, #16]	; (800ac48 <usb_device_start+0x48>)
 800ac38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac3c:	f022 0202 	bic.w	r2, r2, #2
 800ac40:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
}
 800ac44:	bf00      	nop
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	240007e0 	.word	0x240007e0
 800ac4c:	08012318 	.word	0x08012318

0800ac50 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800ac50:	b480      	push	{r7}
 800ac52:	b083      	sub	sp, #12
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	2330      	movs	r3, #48	; 0x30
 800ac58:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f383 8811 	msr	BASEPRI, r3
}
 800ac60:	bf00      	nop
}
 800ac62:	bf00      	nop
}
 800ac64:	bf00      	nop
}
 800ac66:	bf00      	nop
 800ac68:	370c      	adds	r7, #12
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bc80      	pop	{r7}
 800ac6e:	4770      	bx	lr

0800ac70 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	2300      	movs	r3, #0
 800ac78:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f383 8811 	msr	BASEPRI, r3
}
 800ac80:	bf00      	nop
}
 800ac82:	bf00      	nop
}
 800ac84:	bf00      	nop
}
 800ac86:	bf00      	nop
 800ac88:	370c      	adds	r7, #12
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bc80      	pop	{r7}
 800ac8e:	4770      	bx	lr

0800ac90 <chBSemSignalI>:
 *
 * @param[in] bsp       pointer to a @p binary_semaphore_t structure
 *
 * @iclass
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  if (bsp->sem.cnt < (cnt_t)1) {
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	689b      	ldr	r3, [r3, #8]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	dc03      	bgt.n	800aca8 <chBSemSignalI+0x18>
    chSemSignalI(&bsp->sem);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7fd ffbc 	bl	8008c20 <chSemSignalI>
  }
}
 800aca8:	bf00      	nop
 800acaa:	3708      	adds	r7, #8
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800acb0:	b580      	push	{r7, lr}
 800acb2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800acb4:	f7ff ffcc 	bl	800ac50 <chSysLockFromISR>
}
 800acb8:	bf00      	nop
 800acba:	bd80      	pop	{r7, pc}

0800acbc <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800acbc:	b580      	push	{r7, lr}
 800acbe:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800acc0:	f7ff ffd6 	bl	800ac70 <chSysUnlockFromISR>
}
 800acc4:	bf00      	nop
 800acc6:	bd80      	pop	{r7, pc}

0800acc8 <usb_dcache_invalidate>:
  uintptr_t start = (uintptr_t)addr & ~(cache_line - 1U);
  uintptr_t end = (uintptr_t)addr + len;
  SCB_InvalidateDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
}
#else
static inline void usb_dcache_invalidate(void *addr, size_t len) {
 800acc8:	b480      	push	{r7}
 800acca:	b083      	sub	sp, #12
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]
  (void)addr; (void)len;
}
 800acd2:	bf00      	nop
 800acd4:	370c      	adds	r7, #12
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bc80      	pop	{r7}
 800acda:	4770      	bx	lr

0800acdc <ep1_out_cb>:
/**
 * @brief Callback OUT (EP1)  rarme la rception de paquets MIDI.
 * @param usbp Pointeur driver USB.
 * @param ep   Numro dendpoint (ignor).
 */
static void ep1_out_cb(USBDriver *usbp, usbep_t ep) {
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	460b      	mov	r3, r1
 800ace6:	70fb      	strb	r3, [r7, #3]
  (void)ep;
  const size_t rx_size = ep1_out_state.rxsize;
 800ace8:	4b15      	ldr	r3, [pc, #84]	; (800ad40 <ep1_out_cb+0x64>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	60fb      	str	r3, [r7, #12]

  if ((rx_size == 0U) || (rx_size > sizeof rx_pkt)) {
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d002      	beq.n	800acfa <ep1_out_cb+0x1e>
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2b40      	cmp	r3, #64	; 0x40
 800acf8:	d910      	bls.n	800ad1c <ep1_out_cb+0x40>
    usb_midi_rx_invalid_size++;
 800acfa:	4b12      	ldr	r3, [pc, #72]	; (800ad44 <ep1_out_cb+0x68>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3301      	adds	r3, #1
 800ad00:	4a10      	ldr	r2, [pc, #64]	; (800ad44 <ep1_out_cb+0x68>)
 800ad02:	6013      	str	r3, [r2, #0]
    midi_rx_stats.usb_rx_drops++;
 800ad04:	4b10      	ldr	r3, [pc, #64]	; (800ad48 <ep1_out_cb+0x6c>)
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	4a0f      	ldr	r2, [pc, #60]	; (800ad48 <ep1_out_cb+0x6c>)
 800ad0c:	6053      	str	r3, [r2, #4]
    usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 800ad0e:	2340      	movs	r3, #64	; 0x40
 800ad10:	4a0e      	ldr	r2, [pc, #56]	; (800ad4c <ep1_out_cb+0x70>)
 800ad12:	2101      	movs	r1, #1
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f7f7 fc36 	bl	8002586 <usbStartReceiveI>
    return;
 800ad1a:	e00d      	b.n	800ad38 <ep1_out_cb+0x5c>
  }

  usb_dcache_invalidate(rx_pkt, rx_size);
 800ad1c:	68f9      	ldr	r1, [r7, #12]
 800ad1e:	480b      	ldr	r0, [pc, #44]	; (800ad4c <ep1_out_cb+0x70>)
 800ad20:	f7ff ffd2 	bl	800acc8 <usb_dcache_invalidate>
  midi_usb_rx_submit_from_isr(rx_pkt, rx_size);
 800ad24:	68f9      	ldr	r1, [r7, #12]
 800ad26:	4809      	ldr	r0, [pc, #36]	; (800ad4c <ep1_out_cb+0x70>)
 800ad28:	f7ff fa1e 	bl	800a168 <midi_usb_rx_submit_from_isr>
  usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 800ad2c:	2340      	movs	r3, #64	; 0x40
 800ad2e:	4a07      	ldr	r2, [pc, #28]	; (800ad4c <ep1_out_cb+0x70>)
 800ad30:	2101      	movs	r1, #1
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f7f7 fc27 	bl	8002586 <usbStartReceiveI>
}
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	240021ec 	.word	0x240021ec
 800ad44:	24002240 	.word	0x24002240
 800ad48:	24001ed8 	.word	0x24001ed8
 800ad4c:	24002200 	.word	0x24002200

0800ad50 <ep2_in_cb>:
 * Appelle `chBSemSignalI()` sur le smaphore `tx_sem` dfini dans `midi.c`
 * pour rveiller le thread dmission.
 */
extern binary_semaphore_t tx_sem;   /* dfini dans midi.c */
extern binary_semaphore_t sof_sem;  /* dfini dans midi.c */
static void ep2_in_cb(USBDriver *usbp, usbep_t ep) {
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	460b      	mov	r3, r1
 800ad5a:	70fb      	strb	r3, [r7, #3]
  (void)usbp; (void)ep;
  chBSemSignalI(&tx_sem);
 800ad5c:	4803      	ldr	r0, [pc, #12]	; (800ad6c <ep2_in_cb+0x1c>)
 800ad5e:	f7ff ff97 	bl	800ac90 <chBSemSignalI>
}
 800ad62:	bf00      	nop
 800ad64:	3708      	adds	r7, #8
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	24001ea4 	.word	0x24001ea4

0800ad70 <get_descriptor>:
 * @brief Slectionne et renvoie le bon descripteur USB selon le type demand.
 */
static const USBDescriptor *get_descriptor(USBDriver *usbp,
                                           uint8_t dtype,
                                           uint8_t dindex,
                                           uint16_t lang) {
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	4608      	mov	r0, r1
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	4603      	mov	r3, r0
 800ad80:	70fb      	strb	r3, [r7, #3]
 800ad82:	460b      	mov	r3, r1
 800ad84:	70bb      	strb	r3, [r7, #2]
 800ad86:	4613      	mov	r3, r2
 800ad88:	803b      	strh	r3, [r7, #0]
  (void)usbp; (void)lang;
  switch (dtype) {
 800ad8a:	78fb      	ldrb	r3, [r7, #3]
 800ad8c:	2b03      	cmp	r3, #3
 800ad8e:	d00a      	beq.n	800ada6 <get_descriptor+0x36>
 800ad90:	2b03      	cmp	r3, #3
 800ad92:	dc10      	bgt.n	800adb6 <get_descriptor+0x46>
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d002      	beq.n	800ad9e <get_descriptor+0x2e>
 800ad98:	2b02      	cmp	r3, #2
 800ad9a:	d002      	beq.n	800ada2 <get_descriptor+0x32>
    case USB_DESCRIPTOR_CONFIGURATION: return &config_descriptor;
    case USB_DESCRIPTOR_STRING:
      if (dindex < 4) return &strings[dindex];
      break;
    default:
      break;
 800ad9c:	e00b      	b.n	800adb6 <get_descriptor+0x46>
    case USB_DESCRIPTOR_DEVICE:        return &device_descriptor;
 800ad9e:	4b0a      	ldr	r3, [pc, #40]	; (800adc8 <get_descriptor+0x58>)
 800ada0:	e00d      	b.n	800adbe <get_descriptor+0x4e>
    case USB_DESCRIPTOR_CONFIGURATION: return &config_descriptor;
 800ada2:	4b0a      	ldr	r3, [pc, #40]	; (800adcc <get_descriptor+0x5c>)
 800ada4:	e00b      	b.n	800adbe <get_descriptor+0x4e>
      if (dindex < 4) return &strings[dindex];
 800ada6:	78bb      	ldrb	r3, [r7, #2]
 800ada8:	2b03      	cmp	r3, #3
 800adaa:	d806      	bhi.n	800adba <get_descriptor+0x4a>
 800adac:	78bb      	ldrb	r3, [r7, #2]
 800adae:	00db      	lsls	r3, r3, #3
 800adb0:	4a07      	ldr	r2, [pc, #28]	; (800add0 <get_descriptor+0x60>)
 800adb2:	4413      	add	r3, r2
 800adb4:	e003      	b.n	800adbe <get_descriptor+0x4e>
      break;
 800adb6:	bf00      	nop
 800adb8:	e000      	b.n	800adbc <get_descriptor+0x4c>
      break;
 800adba:	bf00      	nop
  }
  return NULL;
 800adbc:	2300      	movs	r3, #0
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	370c      	adds	r7, #12
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bc80      	pop	{r7}
 800adc6:	4770      	bx	lr
 800adc8:	08012220 	.word	0x08012220
 800adcc:	0801227c 	.word	0x0801227c
 800add0:	080122b0 	.word	0x080122b0

0800add4 <usb_event>:
 * @brief Callback dvnements du bus USB (configur, reset, suspend).
 *
 * - Lors de `USB_EVENT_CONFIGURED`, initialise les endpoints et dmarre la RX.
 * - Rinitialise `usb_midi_tx_ready` sur les autres vnements.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	460b      	mov	r3, r1
 800adde:	70fb      	strb	r3, [r7, #3]
  switch (event) {
 800ade0:	78fb      	ldrb	r3, [r7, #3]
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	dc2c      	bgt.n	800ae40 <usb_event+0x6c>
 800ade6:	2b03      	cmp	r3, #3
 800ade8:	da22      	bge.n	800ae30 <usb_event+0x5c>
 800adea:	2b00      	cmp	r3, #0
 800adec:	d020      	beq.n	800ae30 <usb_event+0x5c>
 800adee:	2b02      	cmp	r3, #2
 800adf0:	d126      	bne.n	800ae40 <usb_event+0x6c>
    case USB_EVENT_CONFIGURED:
      osalSysLockFromISR();
 800adf2:	f7ff ff5d 	bl	800acb0 <osalSysLockFromISR>
      usbInitEndpointI(usbp, MIDI_EP_OUT, &ep1_out_cfg);
 800adf6:	4a15      	ldr	r2, [pc, #84]	; (800ae4c <usb_event+0x78>)
 800adf8:	2101      	movs	r1, #1
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f7f7 fb6d 	bl	80024da <usbInitEndpointI>
      usbInitEndpointI(usbp, MIDI_EP_IN,  &ep2_in_cfg);
 800ae00:	4a13      	ldr	r2, [pc, #76]	; (800ae50 <usb_event+0x7c>)
 800ae02:	2102      	movs	r1, #2
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f7f7 fb68 	bl	80024da <usbInitEndpointI>
      usb_dcache_invalidate(rx_pkt, sizeof rx_pkt);
 800ae0a:	2140      	movs	r1, #64	; 0x40
 800ae0c:	4811      	ldr	r0, [pc, #68]	; (800ae54 <usb_event+0x80>)
 800ae0e:	f7ff ff5b 	bl	800acc8 <usb_dcache_invalidate>
      usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 800ae12:	2340      	movs	r3, #64	; 0x40
 800ae14:	4a0f      	ldr	r2, [pc, #60]	; (800ae54 <usb_event+0x80>)
 800ae16:	2101      	movs	r1, #1
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	f7f7 fbb4 	bl	8002586 <usbStartReceiveI>
      usb_midi_tx_ready = true;
 800ae1e:	4b0e      	ldr	r3, [pc, #56]	; (800ae58 <usb_event+0x84>)
 800ae20:	2201      	movs	r2, #1
 800ae22:	701a      	strb	r2, [r3, #0]
      chBSemSignalI(&tx_sem);
 800ae24:	480d      	ldr	r0, [pc, #52]	; (800ae5c <usb_event+0x88>)
 800ae26:	f7ff ff33 	bl	800ac90 <chBSemSignalI>
      osalSysUnlockFromISR();
 800ae2a:	f7ff ff47 	bl	800acbc <osalSysUnlockFromISR>
      break;
 800ae2e:	e008      	b.n	800ae42 <usb_event+0x6e>

    case USB_EVENT_RESET:
    case USB_EVENT_UNCONFIGURED:
    case USB_EVENT_SUSPEND:
      osalSysLockFromISR();
 800ae30:	f7ff ff3e 	bl	800acb0 <osalSysLockFromISR>
      usb_midi_tx_ready = false;
 800ae34:	4b08      	ldr	r3, [pc, #32]	; (800ae58 <usb_event+0x84>)
 800ae36:	2200      	movs	r2, #0
 800ae38:	701a      	strb	r2, [r3, #0]
      osalSysUnlockFromISR();
 800ae3a:	f7ff ff3f 	bl	800acbc <osalSysUnlockFromISR>
      break;
 800ae3e:	e000      	b.n	800ae42 <usb_event+0x6e>

    default:
      break;
 800ae40:	bf00      	nop
  }
}
 800ae42:	bf00      	nop
 800ae44:	3708      	adds	r7, #8
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	080122d0 	.word	0x080122d0
 800ae50:	080122f4 	.word	0x080122f4
 800ae54:	24002200 	.word	0x24002200
 800ae58:	240021d8 	.word	0x240021d8
 800ae5c:	24001ea4 	.word	0x24001ea4

0800ae60 <sof_handler>:

/**
 * @brief Callback "Start Of Frame" (SOF). Inutilis ici.
 */
static void sof_handler(USBDriver *usbp) {
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b082      	sub	sp, #8
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  (void)usbp;
  chBSemSignalI(&sof_sem);
 800ae68:	4803      	ldr	r0, [pc, #12]	; (800ae78 <sof_handler+0x18>)
 800ae6a:	f7ff ff11 	bl	800ac90 <chBSemSignalI>
}
 800ae6e:	bf00      	nop
 800ae70:	3708      	adds	r7, #8
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}
 800ae76:	bf00      	nop
 800ae78:	24001eb0 	.word	0x24001eb0

0800ae7c <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 800ae7c:	b480      	push	{r7}
 800ae7e:	b083      	sub	sp, #12
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	4603      	mov	r3, r0
 800ae84:	460a      	mov	r2, r1
 800ae86:	71fb      	strb	r3, [r7, #7]
 800ae88:	4613      	mov	r3, r2
 800ae8a:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 800ae8c:	79fb      	ldrb	r3, [r7, #7]
 800ae8e:	2b1f      	cmp	r3, #31
 800ae90:	d902      	bls.n	800ae98 <get_col_5x7+0x1c>
 800ae92:	79fb      	ldrb	r3, [r7, #7]
 800ae94:	2b7e      	cmp	r3, #126	; 0x7e
 800ae96:	d901      	bls.n	800ae9c <get_col_5x7+0x20>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	e00f      	b.n	800aebc <get_col_5x7+0x40>
    if (col >= 5) return 0;
 800ae9c:	79bb      	ldrb	r3, [r7, #6]
 800ae9e:	2b04      	cmp	r3, #4
 800aea0:	d901      	bls.n	800aea6 <get_col_5x7+0x2a>
 800aea2:	2300      	movs	r3, #0
 800aea4:	e00a      	b.n	800aebc <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 800aea6:	79fb      	ldrb	r3, [r7, #7]
 800aea8:	f1a3 0220 	sub.w	r2, r3, #32
 800aeac:	79b9      	ldrb	r1, [r7, #6]
 800aeae:	4806      	ldr	r0, [pc, #24]	; (800aec8 <get_col_5x7+0x4c>)
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	009b      	lsls	r3, r3, #2
 800aeb4:	4413      	add	r3, r2
 800aeb6:	4403      	add	r3, r0
 800aeb8:	440b      	add	r3, r1
 800aeba:	781b      	ldrb	r3, [r3, #0]
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bc80      	pop	{r7}
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop
 800aec8:	08012338 	.word	0x08012338

0800aecc <chSysLock>:
static inline void chSysLock(void) {
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	2330      	movs	r3, #48	; 0x30
 800aed4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f383 8811 	msr	BASEPRI, r3
}
 800aedc:	bf00      	nop
}
 800aede:	bf00      	nop
}
 800aee0:	bf00      	nop
 800aee2:	370c      	adds	r7, #12
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bc80      	pop	{r7}
 800aee8:	4770      	bx	lr

0800aeea <chSysUnlock>:
static inline void chSysUnlock(void) {
 800aeea:	b480      	push	{r7}
 800aeec:	b083      	sub	sp, #12
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	2300      	movs	r3, #0
 800aef2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f383 8811 	msr	BASEPRI, r3
}
 800aefa:	bf00      	nop
}
 800aefc:	bf00      	nop
}
 800aefe:	bf00      	nop
 800af00:	370c      	adds	r7, #12
 800af02:	46bd      	mov	sp, r7
 800af04:	bc80      	pop	{r7}
 800af06:	4770      	bx	lr

0800af08 <adc_cb>:

static const gptcnt_t hall_gpt_interval = (STM32_TIMCLK1 / HALL_ADC_TRIGGER_HZ);

/* -------------------- ADC callback (IRQ context) -------------------- */

static void adc_cb(ADCDriver *adcp) {
 800af08:	b580      	push	{r7, lr}
 800af0a:	b084      	sub	sp, #16
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  (void)adcp;

  uint16_t vA = (uint16_t)adc_buffer[0U];
 800af10:	4b1e      	ldr	r3, [pc, #120]	; (800af8c <adc_cb+0x84>)
 800af12:	881b      	ldrh	r3, [r3, #0]
 800af14:	81fb      	strh	r3, [r7, #14]
  uint16_t vB = (uint16_t)adc_buffer[1U];
 800af16:	4b1d      	ldr	r3, [pc, #116]	; (800af8c <adc_cb+0x84>)
 800af18:	885b      	ldrh	r3, [r3, #2]
 800af1a:	81bb      	strh	r3, [r7, #12]

  /* Aprs un mux_select(), le premier sample est contamin -> on le jette. */
  if (hall_discard_next) {
 800af1c:	4b1c      	ldr	r3, [pc, #112]	; (800af90 <adc_cb+0x88>)
 800af1e:	781b      	ldrb	r3, [r3, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d003      	beq.n	800af2c <adc_cb+0x24>
    hall_discard_next = 0U;
 800af24:	4b1a      	ldr	r3, [pc, #104]	; (800af90 <adc_cb+0x88>)
 800af26:	2200      	movs	r2, #0
 800af28:	701a      	strb	r2, [r3, #0]
    return;
 800af2a:	e02c      	b.n	800af86 <adc_cb+0x7e>
  }

  uint8_t mux = hall_mux_index;
 800af2c:	4b19      	ldr	r3, [pc, #100]	; (800af94 <adc_cb+0x8c>)
 800af2e:	781b      	ldrb	r3, [r3, #0]
 800af30:	72fb      	strb	r3, [r7, #11]

  hall_values[mux + 0U] = vA;
 800af32:	7afb      	ldrb	r3, [r7, #11]
 800af34:	4918      	ldr	r1, [pc, #96]	; (800af98 <adc_cb+0x90>)
 800af36:	89fa      	ldrh	r2, [r7, #14]
 800af38:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_values[mux + 8U] = vB;
 800af3c:	7afb      	ldrb	r3, [r7, #11]
 800af3e:	3308      	adds	r3, #8
 800af40:	4915      	ldr	r1, [pc, #84]	; (800af98 <adc_cb+0x90>)
 800af42:	89ba      	ldrh	r2, [r7, #12]
 800af44:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

  hall_process_channel((uint8_t)(mux + 0U), vA);
 800af48:	89fa      	ldrh	r2, [r7, #14]
 800af4a:	7afb      	ldrb	r3, [r7, #11]
 800af4c:	4611      	mov	r1, r2
 800af4e:	4618      	mov	r0, r3
 800af50:	f000 fae6 	bl	800b520 <hall_process_channel>
  hall_process_channel((uint8_t)(mux + 8U), vB);
 800af54:	7afb      	ldrb	r3, [r7, #11]
 800af56:	3308      	adds	r3, #8
 800af58:	b2db      	uxtb	r3, r3
 800af5a:	89ba      	ldrh	r2, [r7, #12]
 800af5c:	4611      	mov	r1, r2
 800af5e:	4618      	mov	r0, r3
 800af60:	f000 fade 	bl	800b520 <hall_process_channel>

  /* Next mux channel (0..7) */
  hall_mux_index = (uint8_t)((hall_mux_index + 1U) & 7U);
 800af64:	4b0b      	ldr	r3, [pc, #44]	; (800af94 <adc_cb+0x8c>)
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	3301      	adds	r3, #1
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	f003 0307 	and.w	r3, r3, #7
 800af70:	b2da      	uxtb	r2, r3
 800af72:	4b08      	ldr	r3, [pc, #32]	; (800af94 <adc_cb+0x8c>)
 800af74:	701a      	strb	r2, [r3, #0]
  mux_select(hall_mux_index);
 800af76:	4b07      	ldr	r3, [pc, #28]	; (800af94 <adc_cb+0x8c>)
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	4618      	mov	r0, r3
 800af7c:	f000 f80e 	bl	800af9c <mux_select>

  hall_discard_next = 1U; /* le prochain sample sera jet */
 800af80:	4b03      	ldr	r3, [pc, #12]	; (800af90 <adc_cb+0x88>)
 800af82:	2201      	movs	r2, #1
 800af84:	701a      	strb	r2, [r3, #0]
}
 800af86:	3710      	adds	r7, #16
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}
 800af8c:	240006d4 	.word	0x240006d4
 800af90:	24000023 	.word	0x24000023
 800af94:	240022b5 	.word	0x240022b5
 800af98:	24002244 	.word	0x24002244

0800af9c <mux_select>:
  }
};

/* -------------------- MUX -------------------- */

static void mux_select(uint8_t ch) {
 800af9c:	b480      	push	{r7}
 800af9e:	b087      	sub	sp, #28
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	4603      	mov	r3, r0
 800afa4:	71fb      	strb	r3, [r7, #7]
  palWritePad(MUX_S0_PORT, MUX_S0_PIN, (ch >> 0) & 1U);
 800afa6:	79fb      	ldrb	r3, [r7, #7]
 800afa8:	f003 0301 	and.w	r3, r3, #1
 800afac:	2b00      	cmp	r3, #0
 800afae:	d102      	bne.n	800afb6 <mux_select+0x1a>
 800afb0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800afb4:	e000      	b.n	800afb8 <mux_select+0x1c>
 800afb6:	2200      	movs	r2, #0
 800afb8:	79fb      	ldrb	r3, [r7, #7]
 800afba:	015b      	lsls	r3, r3, #5
 800afbc:	f003 0320 	and.w	r3, r3, #32
 800afc0:	4313      	orrs	r3, r2
 800afc2:	617b      	str	r3, [r7, #20]
 800afc4:	4a19      	ldr	r2, [pc, #100]	; (800b02c <mux_select+0x90>)
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	6193      	str	r3, [r2, #24]
  palWritePad(MUX_S1_PORT, MUX_S1_PIN, (ch >> 1) & 1U);
 800afca:	79fb      	ldrb	r3, [r7, #7]
 800afcc:	085b      	lsrs	r3, r3, #1
 800afce:	b2db      	uxtb	r3, r3
 800afd0:	f003 0301 	and.w	r3, r3, #1
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d102      	bne.n	800afde <mux_select+0x42>
 800afd8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800afdc:	e000      	b.n	800afe0 <mux_select+0x44>
 800afde:	2200      	movs	r2, #0
 800afe0:	79fb      	ldrb	r3, [r7, #7]
 800afe2:	085b      	lsrs	r3, r3, #1
 800afe4:	b2db      	uxtb	r3, r3
 800afe6:	011b      	lsls	r3, r3, #4
 800afe8:	f003 0310 	and.w	r3, r3, #16
 800afec:	4313      	orrs	r3, r2
 800afee:	613b      	str	r3, [r7, #16]
 800aff0:	4a0e      	ldr	r2, [pc, #56]	; (800b02c <mux_select+0x90>)
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	6193      	str	r3, [r2, #24]
  palWritePad(MUX_S2_PORT, MUX_S2_PIN, (ch >> 2) & 1U);
 800aff6:	79fb      	ldrb	r3, [r7, #7]
 800aff8:	089b      	lsrs	r3, r3, #2
 800affa:	b2db      	uxtb	r3, r3
 800affc:	f003 0301 	and.w	r3, r3, #1
 800b000:	2b00      	cmp	r3, #0
 800b002:	d102      	bne.n	800b00a <mux_select+0x6e>
 800b004:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800b008:	e000      	b.n	800b00c <mux_select+0x70>
 800b00a:	2200      	movs	r2, #0
 800b00c:	79fb      	ldrb	r3, [r7, #7]
 800b00e:	089b      	lsrs	r3, r3, #2
 800b010:	b2db      	uxtb	r3, r3
 800b012:	019b      	lsls	r3, r3, #6
 800b014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b018:	4313      	orrs	r3, r2
 800b01a:	60fb      	str	r3, [r7, #12]
 800b01c:	4a03      	ldr	r2, [pc, #12]	; (800b02c <mux_select+0x90>)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	6193      	str	r3, [r2, #24]
}
 800b022:	bf00      	nop
 800b024:	371c      	adds	r7, #28
 800b026:	46bd      	mov	sp, r7
 800b028:	bc80      	pop	{r7}
 800b02a:	4770      	bx	lr
 800b02c:	58020000 	.word	0x58020000

0800b030 <hall_range_valid>:

/* -------------------- Helpers -------------------- */

static bool hall_range_valid(const hall_button_t *b) {
 800b030:	b480      	push	{r7}
 800b032:	b085      	sub	sp, #20
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  if (b->max <= b->min) {
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	885a      	ldrh	r2, [r3, #2]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	881b      	ldrh	r3, [r3, #0]
 800b040:	429a      	cmp	r2, r3
 800b042:	d801      	bhi.n	800b048 <hall_range_valid+0x18>
    return false;
 800b044:	2300      	movs	r3, #0
 800b046:	e00d      	b.n	800b064 <hall_range_valid+0x34>
  }
  uint16_t range = (uint16_t)(b->max - b->min);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	885a      	ldrh	r2, [r3, #2]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	881b      	ldrh	r3, [r3, #0]
 800b050:	1ad3      	subs	r3, r2, r3
 800b052:	81fb      	strh	r3, [r7, #14]
  return range >= (uint16_t)HALL_MIN_RANGE;
 800b054:	89fb      	ldrh	r3, [r7, #14]
 800b056:	f240 12f3 	movw	r2, #499	; 0x1f3
 800b05a:	4293      	cmp	r3, r2
 800b05c:	bf8c      	ite	hi
 800b05e:	2301      	movhi	r3, #1
 800b060:	2300      	movls	r3, #0
 800b062:	b2db      	uxtb	r3, r3
}
 800b064:	4618      	mov	r0, r3
 800b066:	3714      	adds	r7, #20
 800b068:	46bd      	mov	sp, r7
 800b06a:	bc80      	pop	{r7}
 800b06c:	4770      	bx	lr
	...

0800b070 <hall_update_triggers>:

static void hall_update_triggers(hall_button_t *b) {
 800b070:	b580      	push	{r7, lr}
 800b072:	b086      	sub	sp, #24
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
  if (!hall_range_valid(b)) {
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f7ff ffd9 	bl	800b030 <hall_range_valid>
 800b07e:	4603      	mov	r3, r0
 800b080:	f083 0301 	eor.w	r3, r3, #1
 800b084:	b2db      	uxtb	r3, r3
 800b086:	2b00      	cmp	r3, #0
 800b088:	d008      	beq.n	800b09c <hall_update_triggers+0x2c>
    b->trig_lo = b->min;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	881a      	ldrh	r2, [r3, #0]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	809a      	strh	r2, [r3, #4]
    b->trig_hi = b->max;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	885a      	ldrh	r2, [r3, #2]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	80da      	strh	r2, [r3, #6]
    return;
 800b09a:	e053      	b.n	800b144 <hall_update_triggers+0xd4>
  }

  uint32_t range = (uint32_t)(b->max - b->min);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	885b      	ldrh	r3, [r3, #2]
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	881b      	ldrh	r3, [r3, #0]
 800b0a6:	1ad3      	subs	r3, r2, r3
 800b0a8:	60fb      	str	r3, [r7, #12]

  uint32_t half_hyst = (uint32_t)HALL_HYST_PPM / 2U;
 800b0aa:	2314      	movs	r3, #20
 800b0ac:	60bb      	str	r3, [r7, #8]
  uint32_t lo_ppm = (uint32_t)HALL_THRESHOLD_PPM;
 800b0ae:	23c8      	movs	r3, #200	; 0xc8
 800b0b0:	617b      	str	r3, [r7, #20]
  uint32_t hi_ppm = (uint32_t)HALL_THRESHOLD_PPM;
 800b0b2:	23c8      	movs	r3, #200	; 0xc8
 800b0b4:	613b      	str	r3, [r7, #16]

  if (lo_ppm > half_hyst) {
 800b0b6:	697a      	ldr	r2, [r7, #20]
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d904      	bls.n	800b0c8 <hall_update_triggers+0x58>
    lo_ppm -= half_hyst;
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	1ad3      	subs	r3, r2, r3
 800b0c4:	617b      	str	r3, [r7, #20]
 800b0c6:	e001      	b.n	800b0cc <hall_update_triggers+0x5c>
  } else {
    lo_ppm = 0U;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	617b      	str	r3, [r7, #20]
  }

  hi_ppm += half_hyst;
 800b0cc:	693a      	ldr	r2, [r7, #16]
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	4413      	add	r3, r2
 800b0d2:	613b      	str	r3, [r7, #16]
  if (hi_ppm > 1000U) {
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b0da:	d902      	bls.n	800b0e2 <hall_update_triggers+0x72>
    hi_ppm = 1000U;
 800b0dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b0e0:	613b      	str	r3, [r7, #16]
  }

  b->trig_lo = (uint16_t)(b->min + (range * lo_ppm) / 1000U);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	881a      	ldrh	r2, [r3, #0]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	6979      	ldr	r1, [r7, #20]
 800b0ea:	fb01 f303 	mul.w	r3, r1, r3
 800b0ee:	4917      	ldr	r1, [pc, #92]	; (800b14c <hall_update_triggers+0xdc>)
 800b0f0:	fba1 1303 	umull	r1, r3, r1, r3
 800b0f4:	099b      	lsrs	r3, r3, #6
 800b0f6:	b29b      	uxth	r3, r3
 800b0f8:	4413      	add	r3, r2
 800b0fa:	b29a      	uxth	r2, r3
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	809a      	strh	r2, [r3, #4]
  b->trig_hi = (uint16_t)(b->min + (range * hi_ppm) / 1000U);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	881a      	ldrh	r2, [r3, #0]
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6939      	ldr	r1, [r7, #16]
 800b108:	fb01 f303 	mul.w	r3, r1, r3
 800b10c:	490f      	ldr	r1, [pc, #60]	; (800b14c <hall_update_triggers+0xdc>)
 800b10e:	fba1 1303 	umull	r1, r3, r1, r3
 800b112:	099b      	lsrs	r3, r3, #6
 800b114:	b29b      	uxth	r3, r3
 800b116:	4413      	add	r3, r2
 800b118:	b29a      	uxth	r2, r3
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	80da      	strh	r2, [r3, #6]

  /* Seuils time-mode */
  b->vel_start_th = (uint16_t)(b->min + (range * (uint32_t)HALL_VEL_TIME_START_PPM) / 1000U);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	881a      	ldrh	r2, [r3, #0]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2196      	movs	r1, #150	; 0x96
 800b126:	fb01 f303 	mul.w	r3, r1, r3
 800b12a:	4908      	ldr	r1, [pc, #32]	; (800b14c <hall_update_triggers+0xdc>)
 800b12c:	fba1 1303 	umull	r1, r3, r1, r3
 800b130:	099b      	lsrs	r3, r3, #6
 800b132:	b29b      	uxth	r3, r3
 800b134:	4413      	add	r3, r2
 800b136:	b29a      	uxth	r2, r3
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	821a      	strh	r2, [r3, #16]

  if (HALL_VEL_TIME_END_PPM == 0U) {
    b->vel_end_th = b->trig_hi;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	88da      	ldrh	r2, [r3, #6]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	825a      	strh	r2, [r3, #18]
  } else {
    b->vel_end_th = (uint16_t)(b->min + (range * (uint32_t)HALL_VEL_TIME_END_PPM) / 1000U);
  }
}
 800b144:	3718      	adds	r7, #24
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	10624dd3 	.word	0x10624dd3

0800b150 <isqrt_u32>:

/* -------------------- Courbes -------------------- */

static uint16_t isqrt_u32(uint32_t x) {
 800b150:	b480      	push	{r7}
 800b152:	b087      	sub	sp, #28
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
  /* integer sqrt (floor), simple et suffisant pour 0..(127*127) */
  uint32_t op = x;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	617b      	str	r3, [r7, #20]
  uint32_t res = 0;
 800b15c:	2300      	movs	r3, #0
 800b15e:	613b      	str	r3, [r7, #16]
  uint32_t one = 1UL << 30;
 800b160:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b164:	60fb      	str	r3, [r7, #12]
  while (one > op) one >>= 2;
 800b166:	e002      	b.n	800b16e <isqrt_u32+0x1e>
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	089b      	lsrs	r3, r3, #2
 800b16c:	60fb      	str	r3, [r7, #12]
 800b16e:	68fa      	ldr	r2, [r7, #12]
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	429a      	cmp	r2, r3
 800b174:	d8f8      	bhi.n	800b168 <isqrt_u32+0x18>
  while (one != 0) {
 800b176:	e016      	b.n	800b1a6 <isqrt_u32+0x56>
    if (op >= res + one) {
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	4413      	add	r3, r2
 800b17e:	697a      	ldr	r2, [r7, #20]
 800b180:	429a      	cmp	r2, r3
 800b182:	d30a      	bcc.n	800b19a <isqrt_u32+0x4a>
      op -= res + one;
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	4413      	add	r3, r2
 800b18a:	697a      	ldr	r2, [r7, #20]
 800b18c:	1ad3      	subs	r3, r2, r3
 800b18e:	617b      	str	r3, [r7, #20]
      res = res + 2 * one;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	005b      	lsls	r3, r3, #1
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	4413      	add	r3, r2
 800b198:	613b      	str	r3, [r7, #16]
    }
    res >>= 1;
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	085b      	lsrs	r3, r3, #1
 800b19e:	613b      	str	r3, [r7, #16]
    one >>= 2;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	089b      	lsrs	r3, r3, #2
 800b1a4:	60fb      	str	r3, [r7, #12]
  while (one != 0) {
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d1e5      	bne.n	800b178 <isqrt_u32+0x28>
  }
  return (uint16_t)res;
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	b29b      	uxth	r3, r3
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	371c      	adds	r7, #28
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bc80      	pop	{r7}
 800b1b8:	4770      	bx	lr
	...

0800b1bc <hall_apply_curve>:

static uint8_t hall_apply_curve(uint8_t v, hall_vel_curve_t curve) {
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b08c      	sub	sp, #48	; 0x30
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	460a      	mov	r2, r1
 800b1c6:	71fb      	strb	r3, [r7, #7]
 800b1c8:	4613      	mov	r3, r2
 800b1ca:	71bb      	strb	r3, [r7, #6]
  if (v < 1U) v = 1U;
 800b1cc:	79fb      	ldrb	r3, [r7, #7]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d101      	bne.n	800b1d6 <hall_apply_curve+0x1a>
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	71fb      	strb	r3, [r7, #7]
  if (v > 127U) v = 127U;
 800b1d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	da01      	bge.n	800b1e2 <hall_apply_curve+0x26>
 800b1de:	237f      	movs	r3, #127	; 0x7f
 800b1e0:	71fb      	strb	r3, [r7, #7]

  switch (curve) {
 800b1e2:	79bb      	ldrb	r3, [r7, #6]
 800b1e4:	2b04      	cmp	r3, #4
 800b1e6:	d87f      	bhi.n	800b2e8 <hall_apply_curve+0x12c>
 800b1e8:	a201      	add	r2, pc, #4	; (adr r2, 800b1f0 <hall_apply_curve+0x34>)
 800b1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ee:	bf00      	nop
 800b1f0:	0800b205 	.word	0x0800b205
 800b1f4:	0800b209 	.word	0x0800b209
 800b1f8:	0800b23f 	.word	0x0800b23f
 800b1fc:	0800b26d 	.word	0x0800b26d
 800b200:	0800b2ad 	.word	0x0800b2ad
    case HALL_VEL_CURVE_LINEAR:
      return v;
 800b204:	79fb      	ldrb	r3, [r7, #7]
 800b206:	e070      	b.n	800b2ea <hall_apply_curve+0x12e>

    case HALL_VEL_CURVE_SOFT: {
      /* v^2 / 127 */
      uint32_t vv = (uint32_t)v * (uint32_t)v;
 800b208:	79fb      	ldrb	r3, [r7, #7]
 800b20a:	79fa      	ldrb	r2, [r7, #7]
 800b20c:	fb02 f303 	mul.w	r3, r2, r3
 800b210:	60fb      	str	r3, [r7, #12]
      uint32_t out = vv / 127U;
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	4b37      	ldr	r3, [pc, #220]	; (800b2f4 <hall_apply_curve+0x138>)
 800b216:	fba3 1302 	umull	r1, r3, r3, r2
 800b21a:	1ad2      	subs	r2, r2, r3
 800b21c:	0852      	lsrs	r2, r2, #1
 800b21e:	4413      	add	r3, r2
 800b220:	099b      	lsrs	r3, r3, #6
 800b222:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (out < 1U) out = 1U;
 800b224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b226:	2b00      	cmp	r3, #0
 800b228:	d101      	bne.n	800b22e <hall_apply_curve+0x72>
 800b22a:	2301      	movs	r3, #1
 800b22c:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (out > 127U) out = 127U;
 800b22e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b230:	2b7f      	cmp	r3, #127	; 0x7f
 800b232:	d901      	bls.n	800b238 <hall_apply_curve+0x7c>
 800b234:	237f      	movs	r3, #127	; 0x7f
 800b236:	62fb      	str	r3, [r7, #44]	; 0x2c
      return (uint8_t)out;
 800b238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	e055      	b.n	800b2ea <hall_apply_curve+0x12e>
    }

    case HALL_VEL_CURVE_HARD: {
      /* sqrt(v/127)*127 => sqrt(v*127) */
      uint32_t x = (uint32_t)v * 127U;
 800b23e:	79fa      	ldrb	r2, [r7, #7]
 800b240:	4613      	mov	r3, r2
 800b242:	01db      	lsls	r3, r3, #7
 800b244:	1a9b      	subs	r3, r3, r2
 800b246:	613b      	str	r3, [r7, #16]
      uint16_t out = isqrt_u32(x);
 800b248:	6938      	ldr	r0, [r7, #16]
 800b24a:	f7ff ff81 	bl	800b150 <isqrt_u32>
 800b24e:	4603      	mov	r3, r0
 800b250:	857b      	strh	r3, [r7, #42]	; 0x2a
      if (out < 1U) out = 1U;
 800b252:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b254:	2b00      	cmp	r3, #0
 800b256:	d101      	bne.n	800b25c <hall_apply_curve+0xa0>
 800b258:	2301      	movs	r3, #1
 800b25a:	857b      	strh	r3, [r7, #42]	; 0x2a
      if (out > 127U) out = 127U;
 800b25c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b25e:	2b7f      	cmp	r3, #127	; 0x7f
 800b260:	d901      	bls.n	800b266 <hall_apply_curve+0xaa>
 800b262:	237f      	movs	r3, #127	; 0x7f
 800b264:	857b      	strh	r3, [r7, #42]	; 0x2a
      return (uint8_t)out;
 800b266:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	e03e      	b.n	800b2ea <hall_apply_curve+0x12e>
    }

    case HALL_VEL_CURVE_LOG: {
      /* inverse de SOFT: 127 - (127-v)^2/127 */
      uint32_t d = (uint32_t)(127U - v);
 800b26c:	79fb      	ldrb	r3, [r7, #7]
 800b26e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800b272:	61bb      	str	r3, [r7, #24]
      uint32_t dd = d * d;
 800b274:	69bb      	ldr	r3, [r7, #24]
 800b276:	fb03 f303 	mul.w	r3, r3, r3
 800b27a:	617b      	str	r3, [r7, #20]
      uint32_t out = 127U - (dd / 127U);
 800b27c:	697a      	ldr	r2, [r7, #20]
 800b27e:	4b1d      	ldr	r3, [pc, #116]	; (800b2f4 <hall_apply_curve+0x138>)
 800b280:	fba3 1302 	umull	r1, r3, r3, r2
 800b284:	1ad2      	subs	r2, r2, r3
 800b286:	0852      	lsrs	r2, r2, #1
 800b288:	4413      	add	r3, r2
 800b28a:	099b      	lsrs	r3, r3, #6
 800b28c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800b290:	627b      	str	r3, [r7, #36]	; 0x24
      if (out < 1U) out = 1U;
 800b292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b294:	2b00      	cmp	r3, #0
 800b296:	d101      	bne.n	800b29c <hall_apply_curve+0xe0>
 800b298:	2301      	movs	r3, #1
 800b29a:	627b      	str	r3, [r7, #36]	; 0x24
      if (out > 127U) out = 127U;
 800b29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b29e:	2b7f      	cmp	r3, #127	; 0x7f
 800b2a0:	d901      	bls.n	800b2a6 <hall_apply_curve+0xea>
 800b2a2:	237f      	movs	r3, #127	; 0x7f
 800b2a4:	627b      	str	r3, [r7, #36]	; 0x24
      return (uint8_t)out;
 800b2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2a8:	b2db      	uxtb	r3, r3
 800b2aa:	e01e      	b.n	800b2ea <hall_apply_curve+0x12e>
    }

    case HALL_VEL_CURVE_EXP: {
      /* v^3 / (127^2) */
      uint32_t vv = (uint32_t)v * (uint32_t)v * (uint32_t)v;
 800b2ac:	79fb      	ldrb	r3, [r7, #7]
 800b2ae:	79fa      	ldrb	r2, [r7, #7]
 800b2b0:	fb02 f303 	mul.w	r3, r2, r3
 800b2b4:	79fa      	ldrb	r2, [r7, #7]
 800b2b6:	fb02 f303 	mul.w	r3, r2, r3
 800b2ba:	61fb      	str	r3, [r7, #28]
      uint32_t out = vv / (127U * 127U);
 800b2bc:	69fa      	ldr	r2, [r7, #28]
 800b2be:	4b0e      	ldr	r3, [pc, #56]	; (800b2f8 <hall_apply_curve+0x13c>)
 800b2c0:	fba3 1302 	umull	r1, r3, r3, r2
 800b2c4:	1ad2      	subs	r2, r2, r3
 800b2c6:	0852      	lsrs	r2, r2, #1
 800b2c8:	4413      	add	r3, r2
 800b2ca:	0b5b      	lsrs	r3, r3, #13
 800b2cc:	623b      	str	r3, [r7, #32]
      if (out < 1U) out = 1U;
 800b2ce:	6a3b      	ldr	r3, [r7, #32]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d101      	bne.n	800b2d8 <hall_apply_curve+0x11c>
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	623b      	str	r3, [r7, #32]
      if (out > 127U) out = 127U;
 800b2d8:	6a3b      	ldr	r3, [r7, #32]
 800b2da:	2b7f      	cmp	r3, #127	; 0x7f
 800b2dc:	d901      	bls.n	800b2e2 <hall_apply_curve+0x126>
 800b2de:	237f      	movs	r3, #127	; 0x7f
 800b2e0:	623b      	str	r3, [r7, #32]
      return (uint8_t)out;
 800b2e2:	6a3b      	ldr	r3, [r7, #32]
 800b2e4:	b2db      	uxtb	r3, r3
 800b2e6:	e000      	b.n	800b2ea <hall_apply_curve+0x12e>
    }

    default:
      return v;
 800b2e8:	79fb      	ldrb	r3, [r7, #7]
  }
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3730      	adds	r7, #48	; 0x30
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	02040811 	.word	0x02040811
 800b2f8:	040c2051 	.word	0x040c2051

0800b2fc <hall_velocity_from_dv>:

/* -------------------- Vlocit: mapping par mode -------------------- */

static uint8_t hall_velocity_from_dv(uint16_t range, uint16_t dv_peak) {
 800b2fc:	b480      	push	{r7}
 800b2fe:	b087      	sub	sp, #28
 800b300:	af00      	add	r7, sp, #0
 800b302:	4603      	mov	r3, r0
 800b304:	460a      	mov	r2, r1
 800b306:	80fb      	strh	r3, [r7, #6]
 800b308:	4613      	mov	r3, r2
 800b30a:	80bb      	strh	r3, [r7, #4]
  if (range == 0U) return 1U;
 800b30c:	88fb      	ldrh	r3, [r7, #6]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d101      	bne.n	800b316 <hall_velocity_from_dv+0x1a>
 800b312:	2301      	movs	r3, #1
 800b314:	e03e      	b.n	800b394 <hall_velocity_from_dv+0x98>

  uint16_t dv_slow = (uint16_t)(range >> HALL_VEL_SLOW_SHIFT);
 800b316:	88fb      	ldrh	r3, [r7, #6]
 800b318:	0b1b      	lsrs	r3, r3, #12
 800b31a:	82fb      	strh	r3, [r7, #22]
  uint16_t dv_fast = (uint16_t)(range >> HALL_VEL_FAST_SHIFT);
 800b31c:	88fb      	ldrh	r3, [r7, #6]
 800b31e:	089b      	lsrs	r3, r3, #2
 800b320:	82bb      	strh	r3, [r7, #20]

  if (dv_slow < 1U) dv_slow = 1U;
 800b322:	8afb      	ldrh	r3, [r7, #22]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d101      	bne.n	800b32c <hall_velocity_from_dv+0x30>
 800b328:	2301      	movs	r3, #1
 800b32a:	82fb      	strh	r3, [r7, #22]
  if (dv_fast <= (uint16_t)(dv_slow + 1U)) dv_fast = (uint16_t)(dv_slow + 2U);
 800b32c:	8afb      	ldrh	r3, [r7, #22]
 800b32e:	3301      	adds	r3, #1
 800b330:	b29b      	uxth	r3, r3
 800b332:	8aba      	ldrh	r2, [r7, #20]
 800b334:	429a      	cmp	r2, r3
 800b336:	d802      	bhi.n	800b33e <hall_velocity_from_dv+0x42>
 800b338:	8afb      	ldrh	r3, [r7, #22]
 800b33a:	3302      	adds	r3, #2
 800b33c:	82bb      	strh	r3, [r7, #20]

  if (dv_peak <= dv_slow) return 1U;
 800b33e:	88ba      	ldrh	r2, [r7, #4]
 800b340:	8afb      	ldrh	r3, [r7, #22]
 800b342:	429a      	cmp	r2, r3
 800b344:	d801      	bhi.n	800b34a <hall_velocity_from_dv+0x4e>
 800b346:	2301      	movs	r3, #1
 800b348:	e024      	b.n	800b394 <hall_velocity_from_dv+0x98>
  if (dv_peak >= dv_fast) return 127U;
 800b34a:	88ba      	ldrh	r2, [r7, #4]
 800b34c:	8abb      	ldrh	r3, [r7, #20]
 800b34e:	429a      	cmp	r2, r3
 800b350:	d301      	bcc.n	800b356 <hall_velocity_from_dv+0x5a>
 800b352:	237f      	movs	r3, #127	; 0x7f
 800b354:	e01e      	b.n	800b394 <hall_velocity_from_dv+0x98>

  uint32_t num = (uint32_t)(dv_peak - dv_slow) * 126U;
 800b356:	88ba      	ldrh	r2, [r7, #4]
 800b358:	8afb      	ldrh	r3, [r7, #22]
 800b35a:	1ad3      	subs	r3, r2, r3
 800b35c:	461a      	mov	r2, r3
 800b35e:	4613      	mov	r3, r2
 800b360:	019b      	lsls	r3, r3, #6
 800b362:	1a9b      	subs	r3, r3, r2
 800b364:	005b      	lsls	r3, r3, #1
 800b366:	60fb      	str	r3, [r7, #12]
  uint32_t den = (uint32_t)(dv_fast - dv_slow);
 800b368:	8aba      	ldrh	r2, [r7, #20]
 800b36a:	8afb      	ldrh	r3, [r7, #22]
 800b36c:	1ad3      	subs	r3, r2, r3
 800b36e:	60bb      	str	r3, [r7, #8]
  uint32_t v = 1U + (num / den);
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	fbb2 f3f3 	udiv	r3, r2, r3
 800b378:	3301      	adds	r3, #1
 800b37a:	613b      	str	r3, [r7, #16]

  if (v < 1U) v = 1U;
 800b37c:	693b      	ldr	r3, [r7, #16]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d101      	bne.n	800b386 <hall_velocity_from_dv+0x8a>
 800b382:	2301      	movs	r3, #1
 800b384:	613b      	str	r3, [r7, #16]
  if (v > 127U) v = 127U;
 800b386:	693b      	ldr	r3, [r7, #16]
 800b388:	2b7f      	cmp	r3, #127	; 0x7f
 800b38a:	d901      	bls.n	800b390 <hall_velocity_from_dv+0x94>
 800b38c:	237f      	movs	r3, #127	; 0x7f
 800b38e:	613b      	str	r3, [r7, #16]
  return (uint8_t)v;
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	b2db      	uxtb	r3, r3
}
 800b394:	4618      	mov	r0, r3
 800b396:	371c      	adds	r7, #28
 800b398:	46bd      	mov	sp, r7
 800b39a:	bc80      	pop	{r7}
 800b39c:	4770      	bx	lr

0800b39e <hall_velocity_from_time>:

static uint8_t hall_velocity_from_time(uint16_t dt_count) {
 800b39e:	b480      	push	{r7}
 800b3a0:	b087      	sub	sp, #28
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	80fb      	strh	r3, [r7, #6]
  /* dt_count = nb de samples valides entre start et end */
  if (dt_count <= HALL_VEL_TIME_FAST_DT) return 127U;
 800b3a8:	88fb      	ldrh	r3, [r7, #6]
 800b3aa:	2b02      	cmp	r3, #2
 800b3ac:	d801      	bhi.n	800b3b2 <hall_velocity_from_time+0x14>
 800b3ae:	237f      	movs	r3, #127	; 0x7f
 800b3b0:	e020      	b.n	800b3f4 <hall_velocity_from_time+0x56>
  if (dt_count >= HALL_VEL_TIME_SLOW_DT) return 1U;
 800b3b2:	88fb      	ldrh	r3, [r7, #6]
 800b3b4:	2b0d      	cmp	r3, #13
 800b3b6:	d901      	bls.n	800b3bc <hall_velocity_from_time+0x1e>
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	e01b      	b.n	800b3f4 <hall_velocity_from_time+0x56>

  uint32_t num = (uint32_t)(HALL_VEL_TIME_SLOW_DT - dt_count) * 126U;
 800b3bc:	88fa      	ldrh	r2, [r7, #6]
 800b3be:	4613      	mov	r3, r2
 800b3c0:	0192      	lsls	r2, r2, #6
 800b3c2:	1a9b      	subs	r3, r3, r2
 800b3c4:	005b      	lsls	r3, r3, #1
 800b3c6:	f203 63e4 	addw	r3, r3, #1764	; 0x6e4
 800b3ca:	613b      	str	r3, [r7, #16]
  uint32_t den = (uint32_t)(HALL_VEL_TIME_SLOW_DT - HALL_VEL_TIME_FAST_DT);
 800b3cc:	230c      	movs	r3, #12
 800b3ce:	60fb      	str	r3, [r7, #12]
  uint32_t v = 1U + (num / den);
 800b3d0:	693a      	ldr	r2, [r7, #16]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3d8:	3301      	adds	r3, #1
 800b3da:	617b      	str	r3, [r7, #20]

  if (v < 1U) v = 1U;
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d101      	bne.n	800b3e6 <hall_velocity_from_time+0x48>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	617b      	str	r3, [r7, #20]
  if (v > 127U) v = 127U;
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	2b7f      	cmp	r3, #127	; 0x7f
 800b3ea:	d901      	bls.n	800b3f0 <hall_velocity_from_time+0x52>
 800b3ec:	237f      	movs	r3, #127	; 0x7f
 800b3ee:	617b      	str	r3, [r7, #20]
  return (uint8_t)v;
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	b2db      	uxtb	r3, r3
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	371c      	adds	r7, #28
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bc80      	pop	{r7}
 800b3fc:	4770      	bx	lr

0800b3fe <hall_velocity_from_energy>:

static uint8_t hall_velocity_from_energy(uint16_t range, uint16_t sum_dv) {
 800b3fe:	b480      	push	{r7}
 800b400:	b087      	sub	sp, #28
 800b402:	af00      	add	r7, sp, #0
 800b404:	4603      	mov	r3, r0
 800b406:	460a      	mov	r2, r1
 800b408:	80fb      	strh	r3, [r7, #6]
 800b40a:	4613      	mov	r3, r2
 800b40c:	80bb      	strh	r3, [r7, #4]
  if (range == 0U) return 1U;
 800b40e:	88fb      	ldrh	r3, [r7, #6]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d101      	bne.n	800b418 <hall_velocity_from_energy+0x1a>
 800b414:	2301      	movs	r3, #1
 800b416:	e03e      	b.n	800b496 <hall_velocity_from_energy+0x98>

  uint16_t e_slow = (uint16_t)(range >> HALL_VEL_ENERGY_SLOW_SHIFT);
 800b418:	88fb      	ldrh	r3, [r7, #6]
 800b41a:	099b      	lsrs	r3, r3, #6
 800b41c:	82fb      	strh	r3, [r7, #22]
  uint16_t e_fast = (uint16_t)(range >> HALL_VEL_ENERGY_FAST_SHIFT);
 800b41e:	88fb      	ldrh	r3, [r7, #6]
 800b420:	089b      	lsrs	r3, r3, #2
 800b422:	82bb      	strh	r3, [r7, #20]

  if (e_slow < 1U) e_slow = 1U;
 800b424:	8afb      	ldrh	r3, [r7, #22]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d101      	bne.n	800b42e <hall_velocity_from_energy+0x30>
 800b42a:	2301      	movs	r3, #1
 800b42c:	82fb      	strh	r3, [r7, #22]
  if (e_fast <= (uint16_t)(e_slow + 1U)) e_fast = (uint16_t)(e_slow + 2U);
 800b42e:	8afb      	ldrh	r3, [r7, #22]
 800b430:	3301      	adds	r3, #1
 800b432:	b29b      	uxth	r3, r3
 800b434:	8aba      	ldrh	r2, [r7, #20]
 800b436:	429a      	cmp	r2, r3
 800b438:	d802      	bhi.n	800b440 <hall_velocity_from_energy+0x42>
 800b43a:	8afb      	ldrh	r3, [r7, #22]
 800b43c:	3302      	adds	r3, #2
 800b43e:	82bb      	strh	r3, [r7, #20]

  if (sum_dv <= e_slow) return 1U;
 800b440:	88ba      	ldrh	r2, [r7, #4]
 800b442:	8afb      	ldrh	r3, [r7, #22]
 800b444:	429a      	cmp	r2, r3
 800b446:	d801      	bhi.n	800b44c <hall_velocity_from_energy+0x4e>
 800b448:	2301      	movs	r3, #1
 800b44a:	e024      	b.n	800b496 <hall_velocity_from_energy+0x98>
  if (sum_dv >= e_fast) return 127U;
 800b44c:	88ba      	ldrh	r2, [r7, #4]
 800b44e:	8abb      	ldrh	r3, [r7, #20]
 800b450:	429a      	cmp	r2, r3
 800b452:	d301      	bcc.n	800b458 <hall_velocity_from_energy+0x5a>
 800b454:	237f      	movs	r3, #127	; 0x7f
 800b456:	e01e      	b.n	800b496 <hall_velocity_from_energy+0x98>

  uint32_t num = (uint32_t)(sum_dv - e_slow) * 126U;
 800b458:	88ba      	ldrh	r2, [r7, #4]
 800b45a:	8afb      	ldrh	r3, [r7, #22]
 800b45c:	1ad3      	subs	r3, r2, r3
 800b45e:	461a      	mov	r2, r3
 800b460:	4613      	mov	r3, r2
 800b462:	019b      	lsls	r3, r3, #6
 800b464:	1a9b      	subs	r3, r3, r2
 800b466:	005b      	lsls	r3, r3, #1
 800b468:	60fb      	str	r3, [r7, #12]
  uint32_t den = (uint32_t)(e_fast - e_slow);
 800b46a:	8aba      	ldrh	r2, [r7, #20]
 800b46c:	8afb      	ldrh	r3, [r7, #22]
 800b46e:	1ad3      	subs	r3, r2, r3
 800b470:	60bb      	str	r3, [r7, #8]
  uint32_t v = 1U + (num / den);
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	fbb2 f3f3 	udiv	r3, r2, r3
 800b47a:	3301      	adds	r3, #1
 800b47c:	613b      	str	r3, [r7, #16]

  if (v < 1U) v = 1U;
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d101      	bne.n	800b488 <hall_velocity_from_energy+0x8a>
 800b484:	2301      	movs	r3, #1
 800b486:	613b      	str	r3, [r7, #16]
  if (v > 127U) v = 127U;
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	2b7f      	cmp	r3, #127	; 0x7f
 800b48c:	d901      	bls.n	800b492 <hall_velocity_from_energy+0x94>
 800b48e:	237f      	movs	r3, #127	; 0x7f
 800b490:	613b      	str	r3, [r7, #16]
  return (uint8_t)v;
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	b2db      	uxtb	r3, r3
}
 800b496:	4618      	mov	r0, r3
 800b498:	371c      	adds	r7, #28
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bc80      	pop	{r7}
 800b49e:	4770      	bx	lr

0800b4a0 <hall_velocity_compute>:

static uint8_t hall_velocity_compute(hall_button_t *b, uint16_t range) {
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b084      	sub	sp, #16
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	807b      	strh	r3, [r7, #2]
  uint8_t vel_raw = 1U;
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	73fb      	strb	r3, [r7, #15]

  hall_vel_mode_t mode = (hall_vel_mode_t)g_vel_mode;
 800b4b0:	4b19      	ldr	r3, [pc, #100]	; (800b518 <hall_velocity_compute+0x78>)
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	73bb      	strb	r3, [r7, #14]
  switch (mode) {
 800b4b6:	7bbb      	ldrb	r3, [r7, #14]
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d002      	beq.n	800b4c2 <hall_velocity_compute+0x22>
 800b4bc:	2b02      	cmp	r3, #2
 800b4be:	d008      	beq.n	800b4d2 <hall_velocity_compute+0x32>
 800b4c0:	e011      	b.n	800b4e6 <hall_velocity_compute+0x46>
    case HALL_VEL_MODE_TIME:
      vel_raw = hall_velocity_from_time(b->time_count);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	8a9b      	ldrh	r3, [r3, #20]
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7ff ff69 	bl	800b39e <hall_velocity_from_time>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73fb      	strb	r3, [r7, #15]
      break;
 800b4d0:	e013      	b.n	800b4fa <hall_velocity_compute+0x5a>

    case HALL_VEL_MODE_ENERGY:
      vel_raw = hall_velocity_from_energy(range, b->sum_dv);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	89da      	ldrh	r2, [r3, #14]
 800b4d6:	887b      	ldrh	r3, [r7, #2]
 800b4d8:	4611      	mov	r1, r2
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7ff ff8f 	bl	800b3fe <hall_velocity_from_energy>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b4e4:	e009      	b.n	800b4fa <hall_velocity_compute+0x5a>

    case HALL_VEL_MODE_DV_PEAK:
    default:
      vel_raw = hall_velocity_from_dv(range, b->dv_peak);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	899a      	ldrh	r2, [r3, #12]
 800b4ea:	887b      	ldrh	r3, [r7, #2]
 800b4ec:	4611      	mov	r1, r2
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f7ff ff04 	bl	800b2fc <hall_velocity_from_dv>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	73fb      	strb	r3, [r7, #15]
      break;
 800b4f8:	bf00      	nop
  }

  hall_vel_curve_t curve = (hall_vel_curve_t)g_vel_curve;
 800b4fa:	4b08      	ldr	r3, [pc, #32]	; (800b51c <hall_velocity_compute+0x7c>)
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	737b      	strb	r3, [r7, #13]
  return hall_apply_curve(vel_raw, curve);
 800b500:	7b7a      	ldrb	r2, [r7, #13]
 800b502:	7bfb      	ldrb	r3, [r7, #15]
 800b504:	4611      	mov	r1, r2
 800b506:	4618      	mov	r0, r3
 800b508:	f7ff fe58 	bl	800b1bc <hall_apply_curve>
 800b50c:	4603      	mov	r3, r0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	24000021 	.word	0x24000021
 800b51c:	24000022 	.word	0x24000022

0800b520 <hall_process_channel>:

/* -------------------- Logique ON/OFF + velocity (IRQ context) -------------------- */

static void hall_process_channel(uint8_t index, uint16_t raw) {
 800b520:	b580      	push	{r7, lr}
 800b522:	b086      	sub	sp, #24
 800b524:	af00      	add	r7, sp, #0
 800b526:	4603      	mov	r3, r0
 800b528:	460a      	mov	r2, r1
 800b52a:	71fb      	strb	r3, [r7, #7]
 800b52c:	4613      	mov	r3, r2
 800b52e:	80bb      	strh	r3, [r7, #4]

  hall_button_t *b = &hall_btn[index];
 800b530:	79fa      	ldrb	r2, [r7, #7]
 800b532:	4613      	mov	r3, r2
 800b534:	005b      	lsls	r3, r3, #1
 800b536:	4413      	add	r3, r2
 800b538:	00db      	lsls	r3, r3, #3
 800b53a:	4a75      	ldr	r2, [pc, #468]	; (800b710 <hall_process_channel+0x1f0>)
 800b53c:	4413      	add	r3, r2
 800b53e:	60fb      	str	r3, [r7, #12]

  /* auto-cal min/max */
  if (raw < b->min) b->min = raw;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	881b      	ldrh	r3, [r3, #0]
 800b544:	88ba      	ldrh	r2, [r7, #4]
 800b546:	429a      	cmp	r2, r3
 800b548:	d202      	bcs.n	800b550 <hall_process_channel+0x30>
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	88ba      	ldrh	r2, [r7, #4]
 800b54e:	801a      	strh	r2, [r3, #0]
  if (raw > b->max) b->max = raw;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	885b      	ldrh	r3, [r3, #2]
 800b554:	88ba      	ldrh	r2, [r7, #4]
 800b556:	429a      	cmp	r2, r3
 800b558:	d902      	bls.n	800b560 <hall_process_channel+0x40>
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	88ba      	ldrh	r2, [r7, #4]
 800b55e:	805a      	strh	r2, [r3, #2]

  /* triggers dynamiques + thresholds time-mode */
  hall_update_triggers(b);
 800b560:	68f8      	ldr	r0, [r7, #12]
 800b562:	f7ff fd85 	bl	800b070 <hall_update_triggers>

  /* historique sortie */
  b->prev_out = b->curr_out;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	7a5a      	ldrb	r2, [r3, #9]
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	721a      	strb	r2, [r3, #8]

  /* Tant que plage invalide, force OFF + reset attaque */
  if (!hall_range_valid(b)) {
 800b56e:	68f8      	ldr	r0, [r7, #12]
 800b570:	f7ff fd5e 	bl	800b030 <hall_range_valid>
 800b574:	4603      	mov	r3, r0
 800b576:	f083 0301 	eor.w	r3, r3, #1
 800b57a:	b2db      	uxtb	r3, r3
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d015      	beq.n	800b5ac <hall_process_channel+0x8c>
    b->curr_out = 0U;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	2200      	movs	r2, #0
 800b584:	725a      	strb	r2, [r3, #9]
    b->prev_raw = raw;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	88ba      	ldrh	r2, [r7, #4]
 800b58a:	815a      	strh	r2, [r3, #10]
    b->dv_peak = 0U;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2200      	movs	r2, #0
 800b590:	819a      	strh	r2, [r3, #12]
    b->sum_dv = 0U;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	2200      	movs	r2, #0
 800b596:	81da      	strh	r2, [r3, #14]
    b->time_count = 0U;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2200      	movs	r2, #0
 800b59c:	829a      	strh	r2, [r3, #20]
    b->time_active = 0U;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	759a      	strb	r2, [r3, #22]
    b->vel_latched = 0U;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	75da      	strb	r2, [r3, #23]
    return;
 800b5aa:	e0ad      	b.n	800b708 <hall_process_channel+0x1e8>
  }

  /* ---------- Attaque (features) ---------- */

  /* dv positif */
  uint16_t dv = 0U;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	82fb      	strh	r3, [r7, #22]
  if (raw > b->prev_raw) dv = (uint16_t)(raw - b->prev_raw);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	895b      	ldrh	r3, [r3, #10]
 800b5b4:	88ba      	ldrh	r2, [r7, #4]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d904      	bls.n	800b5c4 <hall_process_channel+0xa4>
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	895b      	ldrh	r3, [r3, #10]
 800b5be:	88ba      	ldrh	r2, [r7, #4]
 800b5c0:	1ad3      	subs	r3, r2, r3
 800b5c2:	82fb      	strh	r3, [r7, #22]
  b->prev_raw = raw;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	88ba      	ldrh	r2, [r7, #4]
 800b5c8:	815a      	strh	r2, [r3, #10]

  /* reset au repos bas */
  if ((b->curr_out == 0U) && (raw <= b->trig_lo)) {
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	7a5b      	ldrb	r3, [r3, #9]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d110      	bne.n	800b5f4 <hall_process_channel+0xd4>
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	889b      	ldrh	r3, [r3, #4]
 800b5d6:	88ba      	ldrh	r2, [r7, #4]
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d80b      	bhi.n	800b5f4 <hall_process_channel+0xd4>
    b->dv_peak = 0U;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	819a      	strh	r2, [r3, #12]
    b->sum_dv = 0U;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	81da      	strh	r2, [r3, #14]
    b->time_count = 0U;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	829a      	strh	r2, [r3, #20]
    b->time_active = 0U;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	759a      	strb	r2, [r3, #22]
  }

  /* accumulate pendant OFF */
  if (b->curr_out == 0U) {
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	7a5b      	ldrb	r3, [r3, #9]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d13f      	bne.n	800b67c <hall_process_channel+0x15c>
    if (dv > b->dv_peak) b->dv_peak = dv;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	899b      	ldrh	r3, [r3, #12]
 800b600:	8afa      	ldrh	r2, [r7, #22]
 800b602:	429a      	cmp	r2, r3
 800b604:	d902      	bls.n	800b60c <hall_process_channel+0xec>
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	8afa      	ldrh	r2, [r7, #22]
 800b60a:	819a      	strh	r2, [r3, #12]

    /* sum_dv sature */
    uint32_t s = (uint32_t)b->sum_dv + (uint32_t)dv;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	89db      	ldrh	r3, [r3, #14]
 800b610:	461a      	mov	r2, r3
 800b612:	8afb      	ldrh	r3, [r7, #22]
 800b614:	4413      	add	r3, r2
 800b616:	613b      	str	r3, [r7, #16]
    if (s > 65535U) s = 65535U;
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b61e:	d302      	bcc.n	800b626 <hall_process_channel+0x106>
 800b620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b624:	613b      	str	r3, [r7, #16]
    b->sum_dv = (uint16_t)s;
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	b29a      	uxth	r2, r3
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	81da      	strh	r2, [r3, #14]

    /* time-mode: dmarrage quand on dpasse start */
    if (!b->time_active && raw >= b->vel_start_th) {
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	7d9b      	ldrb	r3, [r3, #22]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d10a      	bne.n	800b64c <hall_process_channel+0x12c>
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	8a1b      	ldrh	r3, [r3, #16]
 800b63a:	88ba      	ldrh	r2, [r7, #4]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d305      	bcc.n	800b64c <hall_process_channel+0x12c>
      b->time_active = 1U;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2201      	movs	r2, #1
 800b644:	759a      	strb	r2, [r3, #22]
      b->time_count = 0U;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	2200      	movs	r2, #0
 800b64a:	829a      	strh	r2, [r3, #20]
    }
    if (b->time_active) {
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	7d9b      	ldrb	r3, [r3, #22]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d013      	beq.n	800b67c <hall_process_channel+0x15c>
      if (b->time_count < 65535U) b->time_count++;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	8a9b      	ldrh	r3, [r3, #20]
 800b658:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d005      	beq.n	800b66c <hall_process_channel+0x14c>
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	8a9b      	ldrh	r3, [r3, #20]
 800b664:	3301      	adds	r3, #1
 800b666:	b29a      	uxth	r2, r3
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	829a      	strh	r2, [r3, #20]
      /* fin quand on dpasse end */
      if (raw >= b->vel_end_th) {
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	8a5b      	ldrh	r3, [r3, #18]
 800b670:	88ba      	ldrh	r2, [r7, #4]
 800b672:	429a      	cmp	r2, r3
 800b674:	d302      	bcc.n	800b67c <hall_process_channel+0x15c>
        /* on garde time_count tel quel, time_active peut rester 1 */
        b->time_active = 0U;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2200      	movs	r2, #0
 800b67a:	759a      	strb	r2, [r3, #22]
    }
  }

  /* ---------- Schmitt ---------- */

  if ((b->curr_out == 0U) && (raw >= b->trig_hi)) {
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	7a5b      	ldrb	r3, [r3, #9]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d11c      	bne.n	800b6be <hall_process_channel+0x19e>
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	88db      	ldrh	r3, [r3, #6]
 800b688:	88ba      	ldrh	r2, [r7, #4]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d317      	bcc.n	800b6be <hall_process_channel+0x19e>
    b->curr_out = 1U;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2201      	movs	r2, #1
 800b692:	725a      	strb	r2, [r3, #9]

    /* Latch velocity au NOTE ON */
    uint16_t range = (uint16_t)(b->max - b->min);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	885a      	ldrh	r2, [r3, #2]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	881b      	ldrh	r3, [r3, #0]
 800b69c:	1ad3      	subs	r3, r2, r3
 800b69e:	817b      	strh	r3, [r7, #10]
    b->vel_latched = hall_velocity_compute(b, range);
 800b6a0:	897b      	ldrh	r3, [r7, #10]
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f7ff fefb 	bl	800b4a0 <hall_velocity_compute>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	75da      	strb	r2, [r3, #23]
    hall_velocity[index] = b->vel_latched;
 800b6b2:	79fb      	ldrb	r3, [r7, #7]
 800b6b4:	68fa      	ldr	r2, [r7, #12]
 800b6b6:	7dd1      	ldrb	r1, [r2, #23]
 800b6b8:	4a16      	ldr	r2, [pc, #88]	; (800b714 <hall_process_channel+0x1f4>)
 800b6ba:	54d1      	strb	r1, [r2, r3]
  if ((b->curr_out == 0U) && (raw >= b->trig_hi)) {
 800b6bc:	e00b      	b.n	800b6d6 <hall_process_channel+0x1b6>

  } else if ((b->curr_out != 0U) && (raw <= b->trig_lo)) {
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	7a5b      	ldrb	r3, [r3, #9]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d007      	beq.n	800b6d6 <hall_process_channel+0x1b6>
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	889b      	ldrh	r3, [r3, #4]
 800b6ca:	88ba      	ldrh	r2, [r7, #4]
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d802      	bhi.n	800b6d6 <hall_process_channel+0x1b6>
    b->curr_out = 0U;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	725a      	strb	r2, [r3, #9]
  }

  /* edge detect -> flags */
  if ((b->prev_out == 0U) && (b->curr_out == 1U)) {
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	7a1b      	ldrb	r3, [r3, #8]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d108      	bne.n	800b6f0 <hall_process_channel+0x1d0>
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	7a5b      	ldrb	r3, [r3, #9]
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d104      	bne.n	800b6f0 <hall_process_channel+0x1d0>
    hall_note_on[index] = true;
 800b6e6:	79fb      	ldrb	r3, [r7, #7]
 800b6e8:	4a0b      	ldr	r2, [pc, #44]	; (800b718 <hall_process_channel+0x1f8>)
 800b6ea:	2101      	movs	r1, #1
 800b6ec:	54d1      	strb	r1, [r2, r3]
 800b6ee:	e00b      	b.n	800b708 <hall_process_channel+0x1e8>
  } else if ((b->prev_out == 1U) && (b->curr_out == 0U)) {
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	7a1b      	ldrb	r3, [r3, #8]
 800b6f4:	2b01      	cmp	r3, #1
 800b6f6:	d107      	bne.n	800b708 <hall_process_channel+0x1e8>
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	7a5b      	ldrb	r3, [r3, #9]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d103      	bne.n	800b708 <hall_process_channel+0x1e8>
    hall_note_off[index] = true;
 800b700:	79fb      	ldrb	r3, [r7, #7]
 800b702:	4a06      	ldr	r2, [pc, #24]	; (800b71c <hall_process_channel+0x1fc>)
 800b704:	2101      	movs	r1, #1
 800b706:	54d1      	strb	r1, [r2, r3]
  }
}
 800b708:	3718      	adds	r7, #24
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop
 800b710:	240022b8 	.word	0x240022b8
 800b714:	24002284 	.word	0x24002284
 800b718:	24002264 	.word	0x24002264
 800b71c:	24002274 	.word	0x24002274

0800b720 <hall_init>:

/* -------------------- API -------------------- */

void hall_init(void) {
 800b720:	b580      	push	{r7, lr}
 800b722:	b082      	sub	sp, #8
 800b724:	af00      	add	r7, sp, #0
  if (hall_initialized) return;
 800b726:	4b79      	ldr	r3, [pc, #484]	; (800b90c <hall_init+0x1ec>)
 800b728:	781b      	ldrb	r3, [r3, #0]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	f040 80ea 	bne.w	800b904 <hall_init+0x1e4>

  /* GPIO MUX */
  palSetPadMode(GPIOA, 4, PAL_MODE_OUTPUT_PUSHPULL);
 800b730:	2201      	movs	r2, #1
 800b732:	2110      	movs	r1, #16
 800b734:	4876      	ldr	r0, [pc, #472]	; (800b910 <hall_init+0x1f0>)
 800b736:	f7f8 ff07 	bl	8004548 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 5, PAL_MODE_OUTPUT_PUSHPULL);
 800b73a:	2201      	movs	r2, #1
 800b73c:	2120      	movs	r1, #32
 800b73e:	4874      	ldr	r0, [pc, #464]	; (800b910 <hall_init+0x1f0>)
 800b740:	f7f8 ff02 	bl	8004548 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 6, PAL_MODE_OUTPUT_PUSHPULL);
 800b744:	2201      	movs	r2, #1
 800b746:	2140      	movs	r1, #64	; 0x40
 800b748:	4871      	ldr	r0, [pc, #452]	; (800b910 <hall_init+0x1f0>)
 800b74a:	f7f8 fefd 	bl	8004548 <_pal_lld_setgroupmode>

  /* ADC pins */
  palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG); /* IN4 */
 800b74e:	2203      	movs	r2, #3
 800b750:	2110      	movs	r1, #16
 800b752:	4870      	ldr	r0, [pc, #448]	; (800b914 <hall_init+0x1f4>)
 800b754:	f7f8 fef8 	bl	8004548 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG); /* IN7 */
 800b758:	2203      	movs	r2, #3
 800b75a:	2180      	movs	r1, #128	; 0x80
 800b75c:	486c      	ldr	r0, [pc, #432]	; (800b910 <hall_init+0x1f0>)
 800b75e:	f7f8 fef3 	bl	8004548 <_pal_lld_setgroupmode>

  for (uint8_t i = 0U; i < HALL_SENSOR_COUNT; i++) {
 800b762:	2300      	movs	r3, #0
 800b764:	71fb      	strb	r3, [r7, #7]
 800b766:	e0a8      	b.n	800b8ba <hall_init+0x19a>
    hall_values[i] = 0U;
 800b768:	79fb      	ldrb	r3, [r7, #7]
 800b76a:	4a6b      	ldr	r2, [pc, #428]	; (800b918 <hall_init+0x1f8>)
 800b76c:	2100      	movs	r1, #0
 800b76e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    hall_note_on[i] = false;
 800b772:	79fb      	ldrb	r3, [r7, #7]
 800b774:	4a69      	ldr	r2, [pc, #420]	; (800b91c <hall_init+0x1fc>)
 800b776:	2100      	movs	r1, #0
 800b778:	54d1      	strb	r1, [r2, r3]
    hall_note_off[i] = false;
 800b77a:	79fb      	ldrb	r3, [r7, #7]
 800b77c:	4a68      	ldr	r2, [pc, #416]	; (800b920 <hall_init+0x200>)
 800b77e:	2100      	movs	r1, #0
 800b780:	54d1      	strb	r1, [r2, r3]

    hall_velocity[i] = 0U;
 800b782:	79fb      	ldrb	r3, [r7, #7]
 800b784:	4a67      	ldr	r2, [pc, #412]	; (800b924 <hall_init+0x204>)
 800b786:	2100      	movs	r1, #0
 800b788:	54d1      	strb	r1, [r2, r3]
    hall_pressure[i] = 0U;
 800b78a:	79fb      	ldrb	r3, [r7, #7]
 800b78c:	4a66      	ldr	r2, [pc, #408]	; (800b928 <hall_init+0x208>)
 800b78e:	2100      	movs	r1, #0
 800b790:	54d1      	strb	r1, [r2, r3]
    hall_midi_value[i] = 0U;
 800b792:	79fb      	ldrb	r3, [r7, #7]
 800b794:	4a65      	ldr	r2, [pc, #404]	; (800b92c <hall_init+0x20c>)
 800b796:	2100      	movs	r1, #0
 800b798:	54d1      	strb	r1, [r2, r3]

    hall_btn[i].min = UINT16_MAX;
 800b79a:	79fa      	ldrb	r2, [r7, #7]
 800b79c:	4964      	ldr	r1, [pc, #400]	; (800b930 <hall_init+0x210>)
 800b79e:	4613      	mov	r3, r2
 800b7a0:	005b      	lsls	r3, r3, #1
 800b7a2:	4413      	add	r3, r2
 800b7a4:	00db      	lsls	r3, r3, #3
 800b7a6:	440b      	add	r3, r1
 800b7a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b7ac:	801a      	strh	r2, [r3, #0]
    hall_btn[i].max = 0U;
 800b7ae:	79fa      	ldrb	r2, [r7, #7]
 800b7b0:	495f      	ldr	r1, [pc, #380]	; (800b930 <hall_init+0x210>)
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	005b      	lsls	r3, r3, #1
 800b7b6:	4413      	add	r3, r2
 800b7b8:	00db      	lsls	r3, r3, #3
 800b7ba:	440b      	add	r3, r1
 800b7bc:	3302      	adds	r3, #2
 800b7be:	2200      	movs	r2, #0
 800b7c0:	801a      	strh	r2, [r3, #0]
    hall_btn[i].trig_lo = UINT16_MAX;
 800b7c2:	79fa      	ldrb	r2, [r7, #7]
 800b7c4:	495a      	ldr	r1, [pc, #360]	; (800b930 <hall_init+0x210>)
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	005b      	lsls	r3, r3, #1
 800b7ca:	4413      	add	r3, r2
 800b7cc:	00db      	lsls	r3, r3, #3
 800b7ce:	440b      	add	r3, r1
 800b7d0:	3304      	adds	r3, #4
 800b7d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b7d6:	801a      	strh	r2, [r3, #0]
    hall_btn[i].trig_hi = 0U;
 800b7d8:	79fa      	ldrb	r2, [r7, #7]
 800b7da:	4955      	ldr	r1, [pc, #340]	; (800b930 <hall_init+0x210>)
 800b7dc:	4613      	mov	r3, r2
 800b7de:	005b      	lsls	r3, r3, #1
 800b7e0:	4413      	add	r3, r2
 800b7e2:	00db      	lsls	r3, r3, #3
 800b7e4:	440b      	add	r3, r1
 800b7e6:	3306      	adds	r3, #6
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	801a      	strh	r2, [r3, #0]

    hall_btn[i].prev_out = 0U;
 800b7ec:	79fa      	ldrb	r2, [r7, #7]
 800b7ee:	4950      	ldr	r1, [pc, #320]	; (800b930 <hall_init+0x210>)
 800b7f0:	4613      	mov	r3, r2
 800b7f2:	005b      	lsls	r3, r3, #1
 800b7f4:	4413      	add	r3, r2
 800b7f6:	00db      	lsls	r3, r3, #3
 800b7f8:	440b      	add	r3, r1
 800b7fa:	3308      	adds	r3, #8
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	701a      	strb	r2, [r3, #0]
    hall_btn[i].curr_out = 0U;
 800b800:	79fa      	ldrb	r2, [r7, #7]
 800b802:	494b      	ldr	r1, [pc, #300]	; (800b930 <hall_init+0x210>)
 800b804:	4613      	mov	r3, r2
 800b806:	005b      	lsls	r3, r3, #1
 800b808:	4413      	add	r3, r2
 800b80a:	00db      	lsls	r3, r3, #3
 800b80c:	440b      	add	r3, r1
 800b80e:	3309      	adds	r3, #9
 800b810:	2200      	movs	r2, #0
 800b812:	701a      	strb	r2, [r3, #0]

    hall_btn[i].prev_raw = 0U;
 800b814:	79fa      	ldrb	r2, [r7, #7]
 800b816:	4946      	ldr	r1, [pc, #280]	; (800b930 <hall_init+0x210>)
 800b818:	4613      	mov	r3, r2
 800b81a:	005b      	lsls	r3, r3, #1
 800b81c:	4413      	add	r3, r2
 800b81e:	00db      	lsls	r3, r3, #3
 800b820:	440b      	add	r3, r1
 800b822:	330a      	adds	r3, #10
 800b824:	2200      	movs	r2, #0
 800b826:	801a      	strh	r2, [r3, #0]
    hall_btn[i].dv_peak = 0U;
 800b828:	79fa      	ldrb	r2, [r7, #7]
 800b82a:	4941      	ldr	r1, [pc, #260]	; (800b930 <hall_init+0x210>)
 800b82c:	4613      	mov	r3, r2
 800b82e:	005b      	lsls	r3, r3, #1
 800b830:	4413      	add	r3, r2
 800b832:	00db      	lsls	r3, r3, #3
 800b834:	440b      	add	r3, r1
 800b836:	330c      	adds	r3, #12
 800b838:	2200      	movs	r2, #0
 800b83a:	801a      	strh	r2, [r3, #0]
    hall_btn[i].sum_dv = 0U;
 800b83c:	79fa      	ldrb	r2, [r7, #7]
 800b83e:	493c      	ldr	r1, [pc, #240]	; (800b930 <hall_init+0x210>)
 800b840:	4613      	mov	r3, r2
 800b842:	005b      	lsls	r3, r3, #1
 800b844:	4413      	add	r3, r2
 800b846:	00db      	lsls	r3, r3, #3
 800b848:	440b      	add	r3, r1
 800b84a:	330e      	adds	r3, #14
 800b84c:	2200      	movs	r2, #0
 800b84e:	801a      	strh	r2, [r3, #0]

    hall_btn[i].vel_start_th = 0U;
 800b850:	79fa      	ldrb	r2, [r7, #7]
 800b852:	4937      	ldr	r1, [pc, #220]	; (800b930 <hall_init+0x210>)
 800b854:	4613      	mov	r3, r2
 800b856:	005b      	lsls	r3, r3, #1
 800b858:	4413      	add	r3, r2
 800b85a:	00db      	lsls	r3, r3, #3
 800b85c:	440b      	add	r3, r1
 800b85e:	3310      	adds	r3, #16
 800b860:	2200      	movs	r2, #0
 800b862:	801a      	strh	r2, [r3, #0]
    hall_btn[i].vel_end_th = 0U;
 800b864:	79fa      	ldrb	r2, [r7, #7]
 800b866:	4932      	ldr	r1, [pc, #200]	; (800b930 <hall_init+0x210>)
 800b868:	4613      	mov	r3, r2
 800b86a:	005b      	lsls	r3, r3, #1
 800b86c:	4413      	add	r3, r2
 800b86e:	00db      	lsls	r3, r3, #3
 800b870:	440b      	add	r3, r1
 800b872:	3312      	adds	r3, #18
 800b874:	2200      	movs	r2, #0
 800b876:	801a      	strh	r2, [r3, #0]
    hall_btn[i].time_count = 0U;
 800b878:	79fa      	ldrb	r2, [r7, #7]
 800b87a:	492d      	ldr	r1, [pc, #180]	; (800b930 <hall_init+0x210>)
 800b87c:	4613      	mov	r3, r2
 800b87e:	005b      	lsls	r3, r3, #1
 800b880:	4413      	add	r3, r2
 800b882:	00db      	lsls	r3, r3, #3
 800b884:	440b      	add	r3, r1
 800b886:	3314      	adds	r3, #20
 800b888:	2200      	movs	r2, #0
 800b88a:	801a      	strh	r2, [r3, #0]
    hall_btn[i].time_active = 0U;
 800b88c:	79fa      	ldrb	r2, [r7, #7]
 800b88e:	4928      	ldr	r1, [pc, #160]	; (800b930 <hall_init+0x210>)
 800b890:	4613      	mov	r3, r2
 800b892:	005b      	lsls	r3, r3, #1
 800b894:	4413      	add	r3, r2
 800b896:	00db      	lsls	r3, r3, #3
 800b898:	440b      	add	r3, r1
 800b89a:	3316      	adds	r3, #22
 800b89c:	2200      	movs	r2, #0
 800b89e:	701a      	strb	r2, [r3, #0]

    hall_btn[i].vel_latched = 0U;
 800b8a0:	79fa      	ldrb	r2, [r7, #7]
 800b8a2:	4923      	ldr	r1, [pc, #140]	; (800b930 <hall_init+0x210>)
 800b8a4:	4613      	mov	r3, r2
 800b8a6:	005b      	lsls	r3, r3, #1
 800b8a8:	4413      	add	r3, r2
 800b8aa:	00db      	lsls	r3, r3, #3
 800b8ac:	440b      	add	r3, r1
 800b8ae:	3317      	adds	r3, #23
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0U; i < HALL_SENSOR_COUNT; i++) {
 800b8b4:	79fb      	ldrb	r3, [r7, #7]
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	71fb      	strb	r3, [r7, #7]
 800b8ba:	79fb      	ldrb	r3, [r7, #7]
 800b8bc:	2b0f      	cmp	r3, #15
 800b8be:	f67f af53 	bls.w	800b768 <hall_init+0x48>
  }

  hall_mux_index = 0U;
 800b8c2:	4b1c      	ldr	r3, [pc, #112]	; (800b934 <hall_init+0x214>)
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	701a      	strb	r2, [r3, #0]
  mux_select(0U);
 800b8c8:	2000      	movs	r0, #0
 800b8ca:	f7ff fb67 	bl	800af9c <mux_select>
  hall_discard_next = 1U;
 800b8ce:	4b1a      	ldr	r3, [pc, #104]	; (800b938 <hall_init+0x218>)
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	701a      	strb	r2, [r3, #0]

  gptStart(&GPTD4, &hall_gptcfg);
 800b8d4:	4919      	ldr	r1, [pc, #100]	; (800b93c <hall_init+0x21c>)
 800b8d6:	481a      	ldr	r0, [pc, #104]	; (800b940 <hall_init+0x220>)
 800b8d8:	f7f6 f8ea 	bl	8001ab0 <gptStart>

  adcStart(&ADCD1, NULL);
 800b8dc:	2100      	movs	r1, #0
 800b8de:	4819      	ldr	r0, [pc, #100]	; (800b944 <hall_init+0x224>)
 800b8e0:	f7f6 f859 	bl	8001996 <adcStart>
  adcStartConversion(&ADCD1, &adcgrpcfg, adc_buffer, ADC_DMA_DEPTH);
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	4a18      	ldr	r2, [pc, #96]	; (800b948 <hall_init+0x228>)
 800b8e8:	4918      	ldr	r1, [pc, #96]	; (800b94c <hall_init+0x22c>)
 800b8ea:	4816      	ldr	r0, [pc, #88]	; (800b944 <hall_init+0x224>)
 800b8ec:	f7f6 f872 	bl	80019d4 <adcStartConversion>

  gptStartContinuous(&GPTD4, hall_gpt_interval);
 800b8f0:	f649 4340 	movw	r3, #40000	; 0x9c40
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	4812      	ldr	r0, [pc, #72]	; (800b940 <hall_init+0x220>)
 800b8f8:	f7f6 f8f3 	bl	8001ae2 <gptStartContinuous>

  hall_initialized = true;
 800b8fc:	4b03      	ldr	r3, [pc, #12]	; (800b90c <hall_init+0x1ec>)
 800b8fe:	2201      	movs	r2, #1
 800b900:	701a      	strb	r2, [r3, #0]
 800b902:	e000      	b.n	800b906 <hall_init+0x1e6>
  if (hall_initialized) return;
 800b904:	bf00      	nop
}
 800b906:	3708      	adds	r7, #8
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	240022b4 	.word	0x240022b4
 800b910:	58020000 	.word	0x58020000
 800b914:	58020800 	.word	0x58020800
 800b918:	24002244 	.word	0x24002244
 800b91c:	24002264 	.word	0x24002264
 800b920:	24002274 	.word	0x24002274
 800b924:	24002284 	.word	0x24002284
 800b928:	24002294 	.word	0x24002294
 800b92c:	240022a4 	.word	0x240022a4
 800b930:	240022b8 	.word	0x240022b8
 800b934:	240022b5 	.word	0x240022b5
 800b938:	24000023 	.word	0x24000023
 800b93c:	08012514 	.word	0x08012514
 800b940:	240008cc 	.word	0x240008cc
 800b944:	240006e8 	.word	0x240006e8
 800b948:	240006d4 	.word	0x240006d4
 800b94c:	08012524 	.word	0x08012524

0800b950 <hall_get_note_on>:
uint16_t hall_get(uint8_t index) {
  if (index >= HALL_SENSOR_COUNT) return 0U;
  return hall_values[index];
}

bool hall_get_note_on(uint8_t index) {
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	4603      	mov	r3, r0
 800b958:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) return false;
 800b95a:	79fb      	ldrb	r3, [r7, #7]
 800b95c:	2b0f      	cmp	r3, #15
 800b95e:	d901      	bls.n	800b964 <hall_get_note_on+0x14>
 800b960:	2300      	movs	r3, #0
 800b962:	e00c      	b.n	800b97e <hall_get_note_on+0x2e>
  bool v;
  chSysLock();
 800b964:	f7ff fab2 	bl	800aecc <chSysLock>
  v = hall_note_on[index];
 800b968:	79fb      	ldrb	r3, [r7, #7]
 800b96a:	4a07      	ldr	r2, [pc, #28]	; (800b988 <hall_get_note_on+0x38>)
 800b96c:	5cd3      	ldrb	r3, [r2, r3]
 800b96e:	73fb      	strb	r3, [r7, #15]
  hall_note_on[index] = false;
 800b970:	79fb      	ldrb	r3, [r7, #7]
 800b972:	4a05      	ldr	r2, [pc, #20]	; (800b988 <hall_get_note_on+0x38>)
 800b974:	2100      	movs	r1, #0
 800b976:	54d1      	strb	r1, [r2, r3]
  chSysUnlock();
 800b978:	f7ff fab7 	bl	800aeea <chSysUnlock>
  return v;
 800b97c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3710      	adds	r7, #16
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}
 800b986:	bf00      	nop
 800b988:	24002264 	.word	0x24002264

0800b98c <hall_get_note_off>:

bool hall_get_note_off(uint8_t index) {
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	4603      	mov	r3, r0
 800b994:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) return false;
 800b996:	79fb      	ldrb	r3, [r7, #7]
 800b998:	2b0f      	cmp	r3, #15
 800b99a:	d901      	bls.n	800b9a0 <hall_get_note_off+0x14>
 800b99c:	2300      	movs	r3, #0
 800b99e:	e00c      	b.n	800b9ba <hall_get_note_off+0x2e>
  bool v;
  chSysLock();
 800b9a0:	f7ff fa94 	bl	800aecc <chSysLock>
  v = hall_note_off[index];
 800b9a4:	79fb      	ldrb	r3, [r7, #7]
 800b9a6:	4a07      	ldr	r2, [pc, #28]	; (800b9c4 <hall_get_note_off+0x38>)
 800b9a8:	5cd3      	ldrb	r3, [r2, r3]
 800b9aa:	73fb      	strb	r3, [r7, #15]
  hall_note_off[index] = false;
 800b9ac:	79fb      	ldrb	r3, [r7, #7]
 800b9ae:	4a05      	ldr	r2, [pc, #20]	; (800b9c4 <hall_get_note_off+0x38>)
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	54d1      	strb	r1, [r2, r3]
  chSysUnlock();
 800b9b4:	f7ff fa99 	bl	800aeea <chSysUnlock>
  return v;
 800b9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3710      	adds	r7, #16
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	24002274 	.word	0x24002274

0800b9c8 <hall_get_velocity>:

uint8_t hall_get_velocity(uint8_t index) {
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) return 0U;
 800b9d2:	79fb      	ldrb	r3, [r7, #7]
 800b9d4:	2b0f      	cmp	r3, #15
 800b9d6:	d901      	bls.n	800b9dc <hall_get_velocity+0x14>
 800b9d8:	2300      	movs	r3, #0
 800b9da:	e003      	b.n	800b9e4 <hall_get_velocity+0x1c>
  return hall_velocity[index];
 800b9dc:	79fb      	ldrb	r3, [r7, #7]
 800b9de:	4a04      	ldr	r2, [pc, #16]	; (800b9f0 <hall_get_velocity+0x28>)
 800b9e0:	5cd3      	ldrb	r3, [r2, r3]
 800b9e2:	b2db      	uxtb	r3, r3
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	370c      	adds	r7, #12
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bc80      	pop	{r7}
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	24002284 	.word	0x24002284

0800b9f4 <hall_set_velocity_mode>:
  if (index >= HALL_SENSOR_COUNT) return 0U;
  return hall_midi_value[index];
}

/* Optionnel: setters si tu veux changer  runtime (ajoute les prototypes dans drv_hall.h si besoin) */
void hall_set_velocity_mode(uint8_t mode) {
 800b9f4:	b480      	push	{r7}
 800b9f6:	b083      	sub	sp, #12
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	71fb      	strb	r3, [r7, #7]
  if (mode < (uint8_t)HALL_VEL_MODE_COUNT) {
 800b9fe:	79fb      	ldrb	r3, [r7, #7]
 800ba00:	2b02      	cmp	r3, #2
 800ba02:	d802      	bhi.n	800ba0a <hall_set_velocity_mode+0x16>
    g_vel_mode = (hall_vel_mode_t)mode;
 800ba04:	4a03      	ldr	r2, [pc, #12]	; (800ba14 <hall_set_velocity_mode+0x20>)
 800ba06:	79fb      	ldrb	r3, [r7, #7]
 800ba08:	7013      	strb	r3, [r2, #0]
  }
}
 800ba0a:	bf00      	nop
 800ba0c:	370c      	adds	r7, #12
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bc80      	pop	{r7}
 800ba12:	4770      	bx	lr
 800ba14:	24000021 	.word	0x24000021

0800ba18 <hall_set_velocity_curve>:


void hall_set_velocity_curve(uint8_t curve) {
 800ba18:	b480      	push	{r7}
 800ba1a:	b083      	sub	sp, #12
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	4603      	mov	r3, r0
 800ba20:	71fb      	strb	r3, [r7, #7]
  if (curve < (uint8_t)HALL_VEL_CURVE_COUNT) {
 800ba22:	79fb      	ldrb	r3, [r7, #7]
 800ba24:	2b04      	cmp	r3, #4
 800ba26:	d802      	bhi.n	800ba2e <hall_set_velocity_curve+0x16>
    g_vel_curve = (hall_vel_curve_t)curve;
 800ba28:	4a03      	ldr	r2, [pc, #12]	; (800ba38 <hall_set_velocity_curve+0x20>)
 800ba2a:	79fb      	ldrb	r3, [r7, #7]
 800ba2c:	7013      	strb	r3, [r2, #0]
  }
}
 800ba2e:	bf00      	nop
 800ba30:	370c      	adds	r7, #12
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bc80      	pop	{r7}
 800ba36:	4770      	bx	lr
 800ba38:	24000022 	.word	0x24000022

0800ba3c <hall_get_velocity_mode>:


uint8_t hall_get_velocity_mode(void) {
 800ba3c:	b480      	push	{r7}
 800ba3e:	af00      	add	r7, sp, #0
  return (uint8_t)g_vel_mode;
 800ba40:	4b03      	ldr	r3, [pc, #12]	; (800ba50 <hall_get_velocity_mode+0x14>)
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	b2db      	uxtb	r3, r3
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bc80      	pop	{r7}
 800ba4c:	4770      	bx	lr
 800ba4e:	bf00      	nop
 800ba50:	24000021 	.word	0x24000021

0800ba54 <hall_get_velocity_curve>:

uint8_t hall_get_velocity_curve(void) {
 800ba54:	b480      	push	{r7}
 800ba56:	af00      	add	r7, sp, #0
  return (uint8_t)g_vel_curve;
 800ba58:	4b03      	ldr	r3, [pc, #12]	; (800ba68 <hall_get_velocity_curve+0x14>)
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	b2db      	uxtb	r3, r3
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bc80      	pop	{r7}
 800ba64:	4770      	bx	lr
 800ba66:	bf00      	nop
 800ba68:	24000022 	.word	0x24000022

0800ba6c <abort>:
 800ba6c:	b508      	push	{r3, lr}
 800ba6e:	2006      	movs	r0, #6
 800ba70:	f000 f89a 	bl	800bba8 <raise>
 800ba74:	2001      	movs	r0, #1
 800ba76:	f7fd fd75 	bl	8009564 <_exit>
 800ba7a:	bf00      	nop

0800ba7c <snprintf>:
 800ba7c:	b40c      	push	{r2, r3}
 800ba7e:	b510      	push	{r4, lr}
 800ba80:	4b1f      	ldr	r3, [pc, #124]	; (800bb00 <snprintf+0x84>)
 800ba82:	2900      	cmp	r1, #0
 800ba84:	681c      	ldr	r4, [r3, #0]
 800ba86:	b09c      	sub	sp, #112	; 0x70
 800ba88:	db35      	blt.n	800baf6 <snprintf+0x7a>
 800ba8a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ba8e:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ba92:	9002      	str	r0, [sp, #8]
 800ba94:	9006      	str	r0, [sp, #24]
 800ba96:	ab1f      	add	r3, sp, #124	; 0x7c
 800ba98:	d018      	beq.n	800bacc <snprintf+0x50>
 800ba9a:	3901      	subs	r1, #1
 800ba9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800baa0:	9104      	str	r1, [sp, #16]
 800baa2:	9107      	str	r1, [sp, #28]
 800baa4:	f8ad 2016 	strh.w	r2, [sp, #22]
 800baa8:	a902      	add	r1, sp, #8
 800baaa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800baac:	9301      	str	r3, [sp, #4]
 800baae:	4620      	mov	r0, r4
 800bab0:	f000 fb7c 	bl	800c1ac <_svfprintf_r>
 800bab4:	1c42      	adds	r2, r0, #1
 800bab6:	da01      	bge.n	800babc <snprintf+0x40>
 800bab8:	238b      	movs	r3, #139	; 0x8b
 800baba:	6023      	str	r3, [r4, #0]
 800babc:	9b02      	ldr	r3, [sp, #8]
 800babe:	2200      	movs	r2, #0
 800bac0:	701a      	strb	r2, [r3, #0]
 800bac2:	b01c      	add	sp, #112	; 0x70
 800bac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bac8:	b002      	add	sp, #8
 800baca:	4770      	bx	lr
 800bacc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bad0:	9104      	str	r1, [sp, #16]
 800bad2:	9107      	str	r1, [sp, #28]
 800bad4:	f8ad 2016 	strh.w	r2, [sp, #22]
 800bad8:	a902      	add	r1, sp, #8
 800bada:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800badc:	9301      	str	r3, [sp, #4]
 800bade:	4620      	mov	r0, r4
 800bae0:	f000 fb64 	bl	800c1ac <_svfprintf_r>
 800bae4:	1c43      	adds	r3, r0, #1
 800bae6:	da01      	bge.n	800baec <snprintf+0x70>
 800bae8:	238b      	movs	r3, #139	; 0x8b
 800baea:	6023      	str	r3, [r4, #0]
 800baec:	b01c      	add	sp, #112	; 0x70
 800baee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baf2:	b002      	add	sp, #8
 800baf4:	4770      	bx	lr
 800baf6:	238b      	movs	r3, #139	; 0x8b
 800baf8:	6023      	str	r3, [r4, #0]
 800bafa:	f04f 30ff 	mov.w	r0, #4294967295
 800bafe:	e7f5      	b.n	800baec <snprintf+0x70>
 800bb00:	24000148 	.word	0x24000148

0800bb04 <memset>:
 800bb04:	0783      	lsls	r3, r0, #30
 800bb06:	b530      	push	{r4, r5, lr}
 800bb08:	d048      	beq.n	800bb9c <memset+0x98>
 800bb0a:	1e54      	subs	r4, r2, #1
 800bb0c:	2a00      	cmp	r2, #0
 800bb0e:	d03f      	beq.n	800bb90 <memset+0x8c>
 800bb10:	b2ca      	uxtb	r2, r1
 800bb12:	4603      	mov	r3, r0
 800bb14:	e001      	b.n	800bb1a <memset+0x16>
 800bb16:	3c01      	subs	r4, #1
 800bb18:	d33a      	bcc.n	800bb90 <memset+0x8c>
 800bb1a:	f803 2b01 	strb.w	r2, [r3], #1
 800bb1e:	079d      	lsls	r5, r3, #30
 800bb20:	d1f9      	bne.n	800bb16 <memset+0x12>
 800bb22:	2c03      	cmp	r4, #3
 800bb24:	d92d      	bls.n	800bb82 <memset+0x7e>
 800bb26:	b2cd      	uxtb	r5, r1
 800bb28:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800bb2c:	2c0f      	cmp	r4, #15
 800bb2e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800bb32:	d936      	bls.n	800bba2 <memset+0x9e>
 800bb34:	f1a4 0210 	sub.w	r2, r4, #16
 800bb38:	f022 0c0f 	bic.w	ip, r2, #15
 800bb3c:	f103 0e20 	add.w	lr, r3, #32
 800bb40:	44e6      	add	lr, ip
 800bb42:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 800bb46:	f103 0210 	add.w	r2, r3, #16
 800bb4a:	e942 5504 	strd	r5, r5, [r2, #-16]
 800bb4e:	e942 5502 	strd	r5, r5, [r2, #-8]
 800bb52:	3210      	adds	r2, #16
 800bb54:	4572      	cmp	r2, lr
 800bb56:	d1f8      	bne.n	800bb4a <memset+0x46>
 800bb58:	f10c 0201 	add.w	r2, ip, #1
 800bb5c:	f014 0f0c 	tst.w	r4, #12
 800bb60:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800bb64:	f004 0c0f 	and.w	ip, r4, #15
 800bb68:	d013      	beq.n	800bb92 <memset+0x8e>
 800bb6a:	f1ac 0304 	sub.w	r3, ip, #4
 800bb6e:	f023 0303 	bic.w	r3, r3, #3
 800bb72:	3304      	adds	r3, #4
 800bb74:	4413      	add	r3, r2
 800bb76:	f842 5b04 	str.w	r5, [r2], #4
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d1fb      	bne.n	800bb76 <memset+0x72>
 800bb7e:	f00c 0403 	and.w	r4, ip, #3
 800bb82:	b12c      	cbz	r4, 800bb90 <memset+0x8c>
 800bb84:	b2c9      	uxtb	r1, r1
 800bb86:	441c      	add	r4, r3
 800bb88:	f803 1b01 	strb.w	r1, [r3], #1
 800bb8c:	429c      	cmp	r4, r3
 800bb8e:	d1fb      	bne.n	800bb88 <memset+0x84>
 800bb90:	bd30      	pop	{r4, r5, pc}
 800bb92:	4664      	mov	r4, ip
 800bb94:	4613      	mov	r3, r2
 800bb96:	2c00      	cmp	r4, #0
 800bb98:	d1f4      	bne.n	800bb84 <memset+0x80>
 800bb9a:	e7f9      	b.n	800bb90 <memset+0x8c>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	4614      	mov	r4, r2
 800bba0:	e7bf      	b.n	800bb22 <memset+0x1e>
 800bba2:	461a      	mov	r2, r3
 800bba4:	46a4      	mov	ip, r4
 800bba6:	e7e0      	b.n	800bb6a <memset+0x66>

0800bba8 <raise>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	4b15      	ldr	r3, [pc, #84]	; (800bc00 <raise+0x58>)
 800bbac:	281f      	cmp	r0, #31
 800bbae:	681d      	ldr	r5, [r3, #0]
 800bbb0:	d820      	bhi.n	800bbf4 <raise+0x4c>
 800bbb2:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	b162      	cbz	r2, 800bbd4 <raise+0x2c>
 800bbba:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 800bbbe:	b14b      	cbz	r3, 800bbd4 <raise+0x2c>
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d015      	beq.n	800bbf0 <raise+0x48>
 800bbc4:	1c59      	adds	r1, r3, #1
 800bbc6:	d00f      	beq.n	800bbe8 <raise+0x40>
 800bbc8:	2500      	movs	r5, #0
 800bbca:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 800bbce:	4798      	blx	r3
 800bbd0:	4628      	mov	r0, r5
 800bbd2:	bd38      	pop	{r3, r4, r5, pc}
 800bbd4:	4628      	mov	r0, r5
 800bbd6:	f000 f82b 	bl	800bc30 <_getpid_r>
 800bbda:	4622      	mov	r2, r4
 800bbdc:	4601      	mov	r1, r0
 800bbde:	4628      	mov	r0, r5
 800bbe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbe4:	f000 b80e 	b.w	800bc04 <_kill_r>
 800bbe8:	2316      	movs	r3, #22
 800bbea:	602b      	str	r3, [r5, #0]
 800bbec:	2001      	movs	r0, #1
 800bbee:	bd38      	pop	{r3, r4, r5, pc}
 800bbf0:	2000      	movs	r0, #0
 800bbf2:	bd38      	pop	{r3, r4, r5, pc}
 800bbf4:	2316      	movs	r3, #22
 800bbf6:	602b      	str	r3, [r5, #0]
 800bbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbfc:	bd38      	pop	{r3, r4, r5, pc}
 800bbfe:	bf00      	nop
 800bc00:	24000148 	.word	0x24000148

0800bc04 <_kill_r>:
 800bc04:	b570      	push	{r4, r5, r6, lr}
 800bc06:	460c      	mov	r4, r1
 800bc08:	4d08      	ldr	r5, [pc, #32]	; (800bc2c <_kill_r+0x28>)
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2600      	movs	r6, #0
 800bc0e:	4620      	mov	r0, r4
 800bc10:	4611      	mov	r1, r2
 800bc12:	461c      	mov	r4, r3
 800bc14:	602e      	str	r6, [r5, #0]
 800bc16:	f7fd fcb1 	bl	800957c <_kill>
 800bc1a:	1c43      	adds	r3, r0, #1
 800bc1c:	d000      	beq.n	800bc20 <_kill_r+0x1c>
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	682b      	ldr	r3, [r5, #0]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d0fb      	beq.n	800bc1e <_kill_r+0x1a>
 800bc26:	6023      	str	r3, [r4, #0]
 800bc28:	bd70      	pop	{r4, r5, r6, pc}
 800bc2a:	bf00      	nop
 800bc2c:	240025a8 	.word	0x240025a8

0800bc30 <_getpid_r>:
 800bc30:	f7fd bcb0 	b.w	8009594 <_getpid>

0800bc34 <_malloc_r>:
 800bc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc38:	f101 060b 	add.w	r6, r1, #11
 800bc3c:	2e16      	cmp	r6, #22
 800bc3e:	b083      	sub	sp, #12
 800bc40:	4604      	mov	r4, r0
 800bc42:	d824      	bhi.n	800bc8e <_malloc_r+0x5a>
 800bc44:	2910      	cmp	r1, #16
 800bc46:	f200 80ba 	bhi.w	800bdbe <_malloc_r+0x18a>
 800bc4a:	f000 faa3 	bl	800c194 <__malloc_lock>
 800bc4e:	2610      	movs	r6, #16
 800bc50:	2218      	movs	r2, #24
 800bc52:	2002      	movs	r0, #2
 800bc54:	4fb5      	ldr	r7, [pc, #724]	; (800bf2c <_malloc_r+0x2f8>)
 800bc56:	443a      	add	r2, r7
 800bc58:	f1a2 0108 	sub.w	r1, r2, #8
 800bc5c:	6853      	ldr	r3, [r2, #4]
 800bc5e:	428b      	cmp	r3, r1
 800bc60:	f000 80ba 	beq.w	800bdd8 <_malloc_r+0x1a4>
 800bc64:	685a      	ldr	r2, [r3, #4]
 800bc66:	68d9      	ldr	r1, [r3, #12]
 800bc68:	f022 0203 	bic.w	r2, r2, #3
 800bc6c:	441a      	add	r2, r3
 800bc6e:	689d      	ldr	r5, [r3, #8]
 800bc70:	60e9      	str	r1, [r5, #12]
 800bc72:	608d      	str	r5, [r1, #8]
 800bc74:	6851      	ldr	r1, [r2, #4]
 800bc76:	f041 0101 	orr.w	r1, r1, #1
 800bc7a:	4620      	mov	r0, r4
 800bc7c:	6051      	str	r1, [r2, #4]
 800bc7e:	f103 0508 	add.w	r5, r3, #8
 800bc82:	f000 fa8d 	bl	800c1a0 <__malloc_unlock>
 800bc86:	4628      	mov	r0, r5
 800bc88:	b003      	add	sp, #12
 800bc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc8e:	f036 0607 	bics.w	r6, r6, #7
 800bc92:	f100 8094 	bmi.w	800bdbe <_malloc_r+0x18a>
 800bc96:	42b1      	cmp	r1, r6
 800bc98:	f200 8091 	bhi.w	800bdbe <_malloc_r+0x18a>
 800bc9c:	f000 fa7a 	bl	800c194 <__malloc_lock>
 800bca0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 800bca4:	f0c0 819a 	bcc.w	800bfdc <_malloc_r+0x3a8>
 800bca8:	0a73      	lsrs	r3, r6, #9
 800bcaa:	f000 808f 	beq.w	800bdcc <_malloc_r+0x198>
 800bcae:	2b04      	cmp	r3, #4
 800bcb0:	f200 816f 	bhi.w	800bf92 <_malloc_r+0x35e>
 800bcb4:	09b3      	lsrs	r3, r6, #6
 800bcb6:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800bcba:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 800bcbe:	00c3      	lsls	r3, r0, #3
 800bcc0:	4f9a      	ldr	r7, [pc, #616]	; (800bf2c <_malloc_r+0x2f8>)
 800bcc2:	443b      	add	r3, r7
 800bcc4:	f1a3 0508 	sub.w	r5, r3, #8
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	429d      	cmp	r5, r3
 800bccc:	d106      	bne.n	800bcdc <_malloc_r+0xa8>
 800bcce:	e00c      	b.n	800bcea <_malloc_r+0xb6>
 800bcd0:	2900      	cmp	r1, #0
 800bcd2:	f280 8127 	bge.w	800bf24 <_malloc_r+0x2f0>
 800bcd6:	68db      	ldr	r3, [r3, #12]
 800bcd8:	429d      	cmp	r5, r3
 800bcda:	d006      	beq.n	800bcea <_malloc_r+0xb6>
 800bcdc:	685a      	ldr	r2, [r3, #4]
 800bcde:	f022 0203 	bic.w	r2, r2, #3
 800bce2:	1b91      	subs	r1, r2, r6
 800bce4:	290f      	cmp	r1, #15
 800bce6:	ddf3      	ble.n	800bcd0 <_malloc_r+0x9c>
 800bce8:	4660      	mov	r0, ip
 800bcea:	693d      	ldr	r5, [r7, #16]
 800bcec:	f8df c240 	ldr.w	ip, [pc, #576]	; 800bf30 <_malloc_r+0x2fc>
 800bcf0:	4565      	cmp	r5, ip
 800bcf2:	d07c      	beq.n	800bdee <_malloc_r+0x1ba>
 800bcf4:	686a      	ldr	r2, [r5, #4]
 800bcf6:	f022 0203 	bic.w	r2, r2, #3
 800bcfa:	1b93      	subs	r3, r2, r6
 800bcfc:	2b0f      	cmp	r3, #15
 800bcfe:	f300 817b 	bgt.w	800bff8 <_malloc_r+0x3c4>
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 800bd08:	f280 816c 	bge.w	800bfe4 <_malloc_r+0x3b0>
 800bd0c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800bd10:	f080 811a 	bcs.w	800bf48 <_malloc_r+0x314>
 800bd14:	08d3      	lsrs	r3, r2, #3
 800bd16:	6879      	ldr	r1, [r7, #4]
 800bd18:	3301      	adds	r3, #1
 800bd1a:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 800bd1e:	2201      	movs	r2, #1
 800bd20:	fa02 f20e 	lsl.w	r2, r2, lr
 800bd24:	430a      	orrs	r2, r1
 800bd26:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 800bd2a:	f8c5 e008 	str.w	lr, [r5, #8]
 800bd2e:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 800bd32:	3908      	subs	r1, #8
 800bd34:	60e9      	str	r1, [r5, #12]
 800bd36:	607a      	str	r2, [r7, #4]
 800bd38:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800bd3c:	f8ce 500c 	str.w	r5, [lr, #12]
 800bd40:	1083      	asrs	r3, r0, #2
 800bd42:	2101      	movs	r1, #1
 800bd44:	4099      	lsls	r1, r3
 800bd46:	4291      	cmp	r1, r2
 800bd48:	d857      	bhi.n	800bdfa <_malloc_r+0x1c6>
 800bd4a:	4211      	tst	r1, r2
 800bd4c:	d106      	bne.n	800bd5c <_malloc_r+0x128>
 800bd4e:	f020 0003 	bic.w	r0, r0, #3
 800bd52:	0049      	lsls	r1, r1, #1
 800bd54:	4211      	tst	r1, r2
 800bd56:	f100 0004 	add.w	r0, r0, #4
 800bd5a:	d0fa      	beq.n	800bd52 <_malloc_r+0x11e>
 800bd5c:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 800bd60:	464d      	mov	r5, r9
 800bd62:	4686      	mov	lr, r0
 800bd64:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800bd68:	4545      	cmp	r5, r8
 800bd6a:	d108      	bne.n	800bd7e <_malloc_r+0x14a>
 800bd6c:	e11d      	b.n	800bfaa <_malloc_r+0x376>
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f280 8124 	bge.w	800bfbc <_malloc_r+0x388>
 800bd74:	f8d8 800c 	ldr.w	r8, [r8, #12]
 800bd78:	4545      	cmp	r5, r8
 800bd7a:	f000 8116 	beq.w	800bfaa <_malloc_r+0x376>
 800bd7e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800bd82:	f022 0203 	bic.w	r2, r2, #3
 800bd86:	1b93      	subs	r3, r2, r6
 800bd88:	2b0f      	cmp	r3, #15
 800bd8a:	ddf0      	ble.n	800bd6e <_malloc_r+0x13a>
 800bd8c:	4620      	mov	r0, r4
 800bd8e:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 800bd92:	eb08 0106 	add.w	r1, r8, r6
 800bd96:	f046 0601 	orr.w	r6, r6, #1
 800bd9a:	f8c8 6004 	str.w	r6, [r8, #4]
 800bd9e:	60ec      	str	r4, [r5, #12]
 800bda0:	60a5      	str	r5, [r4, #8]
 800bda2:	f043 0401 	orr.w	r4, r3, #1
 800bda6:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800bdaa:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800bdae:	604c      	str	r4, [r1, #4]
 800bdb0:	f848 3002 	str.w	r3, [r8, r2]
 800bdb4:	f000 f9f4 	bl	800c1a0 <__malloc_unlock>
 800bdb8:	f108 0508 	add.w	r5, r8, #8
 800bdbc:	e002      	b.n	800bdc4 <_malloc_r+0x190>
 800bdbe:	230c      	movs	r3, #12
 800bdc0:	6023      	str	r3, [r4, #0]
 800bdc2:	2500      	movs	r5, #0
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	b003      	add	sp, #12
 800bdc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bdd0:	2040      	movs	r0, #64	; 0x40
 800bdd2:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 800bdd6:	e773      	b.n	800bcc0 <_malloc_r+0x8c>
 800bdd8:	68d3      	ldr	r3, [r2, #12]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	bf08      	it	eq
 800bdde:	3002      	addeq	r0, #2
 800bde0:	f47f af40 	bne.w	800bc64 <_malloc_r+0x30>
 800bde4:	693d      	ldr	r5, [r7, #16]
 800bde6:	f8df c148 	ldr.w	ip, [pc, #328]	; 800bf30 <_malloc_r+0x2fc>
 800bdea:	4565      	cmp	r5, ip
 800bdec:	d182      	bne.n	800bcf4 <_malloc_r+0xc0>
 800bdee:	687a      	ldr	r2, [r7, #4]
 800bdf0:	1083      	asrs	r3, r0, #2
 800bdf2:	2101      	movs	r1, #1
 800bdf4:	4099      	lsls	r1, r3
 800bdf6:	4291      	cmp	r1, r2
 800bdf8:	d9a7      	bls.n	800bd4a <_malloc_r+0x116>
 800bdfa:	68bd      	ldr	r5, [r7, #8]
 800bdfc:	686b      	ldr	r3, [r5, #4]
 800bdfe:	f023 0903 	bic.w	r9, r3, #3
 800be02:	454e      	cmp	r6, r9
 800be04:	d803      	bhi.n	800be0e <_malloc_r+0x1da>
 800be06:	eba9 0306 	sub.w	r3, r9, r6
 800be0a:	2b0f      	cmp	r3, #15
 800be0c:	dc7a      	bgt.n	800bf04 <_malloc_r+0x2d0>
 800be0e:	f8df b124 	ldr.w	fp, [pc, #292]	; 800bf34 <_malloc_r+0x300>
 800be12:	4b49      	ldr	r3, [pc, #292]	; (800bf38 <_malloc_r+0x304>)
 800be14:	f8db 2000 	ldr.w	r2, [fp]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	3201      	adds	r2, #1
 800be1c:	4433      	add	r3, r6
 800be1e:	eb05 0a09 	add.w	sl, r5, r9
 800be22:	f000 8133 	beq.w	800c08c <_malloc_r+0x458>
 800be26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be2a:	330f      	adds	r3, #15
 800be2c:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 800be30:	f028 080f 	bic.w	r8, r8, #15
 800be34:	4641      	mov	r1, r8
 800be36:	4620      	mov	r0, r4
 800be38:	f7fd fb5a 	bl	80094f0 <_sbrk_r>
 800be3c:	1c41      	adds	r1, r0, #1
 800be3e:	4602      	mov	r2, r0
 800be40:	f000 80f3 	beq.w	800c02a <_malloc_r+0x3f6>
 800be44:	4582      	cmp	sl, r0
 800be46:	f200 80ee 	bhi.w	800c026 <_malloc_r+0x3f2>
 800be4a:	4b3c      	ldr	r3, [pc, #240]	; (800bf3c <_malloc_r+0x308>)
 800be4c:	6819      	ldr	r1, [r3, #0]
 800be4e:	4441      	add	r1, r8
 800be50:	6019      	str	r1, [r3, #0]
 800be52:	4608      	mov	r0, r1
 800be54:	f000 814e 	beq.w	800c0f4 <_malloc_r+0x4c0>
 800be58:	f8db 1000 	ldr.w	r1, [fp]
 800be5c:	9301      	str	r3, [sp, #4]
 800be5e:	3101      	adds	r1, #1
 800be60:	bf1b      	ittet	ne
 800be62:	eba2 010a 	subne.w	r1, r2, sl
 800be66:	1809      	addne	r1, r1, r0
 800be68:	f8cb 2000 	streq.w	r2, [fp]
 800be6c:	6019      	strne	r1, [r3, #0]
 800be6e:	f012 0b07 	ands.w	fp, r2, #7
 800be72:	f000 8117 	beq.w	800c0a4 <_malloc_r+0x470>
 800be76:	f1cb 0108 	rsb	r1, fp, #8
 800be7a:	440a      	add	r2, r1
 800be7c:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 800be80:	4490      	add	r8, r2
 800be82:	3108      	adds	r1, #8
 800be84:	eba1 0108 	sub.w	r1, r1, r8
 800be88:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800be8c:	4651      	mov	r1, sl
 800be8e:	4620      	mov	r0, r4
 800be90:	9200      	str	r2, [sp, #0]
 800be92:	f7fd fb2d 	bl	80094f0 <_sbrk_r>
 800be96:	1c42      	adds	r2, r0, #1
 800be98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be9c:	f000 814f 	beq.w	800c13e <_malloc_r+0x50a>
 800bea0:	1a80      	subs	r0, r0, r2
 800bea2:	eb00 080a 	add.w	r8, r0, sl
 800bea6:	6819      	ldr	r1, [r3, #0]
 800bea8:	60ba      	str	r2, [r7, #8]
 800beaa:	f048 0001 	orr.w	r0, r8, #1
 800beae:	4451      	add	r1, sl
 800beb0:	42bd      	cmp	r5, r7
 800beb2:	6050      	str	r0, [r2, #4]
 800beb4:	6019      	str	r1, [r3, #0]
 800beb6:	f000 8129 	beq.w	800c10c <_malloc_r+0x4d8>
 800beba:	f1b9 0f0f 	cmp.w	r9, #15
 800bebe:	f240 8127 	bls.w	800c110 <_malloc_r+0x4dc>
 800bec2:	6868      	ldr	r0, [r5, #4]
 800bec4:	f1a9 0c0c 	sub.w	ip, r9, #12
 800bec8:	f02c 0c07 	bic.w	ip, ip, #7
 800becc:	f000 0001 	and.w	r0, r0, #1
 800bed0:	ea40 000c 	orr.w	r0, r0, ip
 800bed4:	6068      	str	r0, [r5, #4]
 800bed6:	f04f 0e05 	mov.w	lr, #5
 800beda:	eb05 000c 	add.w	r0, r5, ip
 800bede:	f1bc 0f0f 	cmp.w	ip, #15
 800bee2:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 800bee6:	f200 8132 	bhi.w	800c14e <_malloc_r+0x51a>
 800beea:	6850      	ldr	r0, [r2, #4]
 800beec:	4615      	mov	r5, r2
 800beee:	4b14      	ldr	r3, [pc, #80]	; (800bf40 <_malloc_r+0x30c>)
 800bef0:	681a      	ldr	r2, [r3, #0]
 800bef2:	428a      	cmp	r2, r1
 800bef4:	bf38      	it	cc
 800bef6:	6019      	strcc	r1, [r3, #0]
 800bef8:	4b12      	ldr	r3, [pc, #72]	; (800bf44 <_malloc_r+0x310>)
 800befa:	681a      	ldr	r2, [r3, #0]
 800befc:	428a      	cmp	r2, r1
 800befe:	bf38      	it	cc
 800bf00:	6019      	strcc	r1, [r3, #0]
 800bf02:	e094      	b.n	800c02e <_malloc_r+0x3fa>
 800bf04:	19aa      	adds	r2, r5, r6
 800bf06:	f043 0301 	orr.w	r3, r3, #1
 800bf0a:	f046 0601 	orr.w	r6, r6, #1
 800bf0e:	606e      	str	r6, [r5, #4]
 800bf10:	4620      	mov	r0, r4
 800bf12:	60ba      	str	r2, [r7, #8]
 800bf14:	6053      	str	r3, [r2, #4]
 800bf16:	f000 f943 	bl	800c1a0 <__malloc_unlock>
 800bf1a:	3508      	adds	r5, #8
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	b003      	add	sp, #12
 800bf20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf24:	68d9      	ldr	r1, [r3, #12]
 800bf26:	441a      	add	r2, r3
 800bf28:	e6a1      	b.n	800bc6e <_malloc_r+0x3a>
 800bf2a:	bf00      	nop
 800bf2c:	2400014c 	.word	0x2400014c
 800bf30:	24000154 	.word	0x24000154
 800bf34:	24000554 	.word	0x24000554
 800bf38:	24002468 	.word	0x24002468
 800bf3c:	24002438 	.word	0x24002438
 800bf40:	24002460 	.word	0x24002460
 800bf44:	24002464 	.word	0x24002464
 800bf48:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 800bf4c:	ea4f 2352 	mov.w	r3, r2, lsr #9
 800bf50:	d363      	bcc.n	800c01a <_malloc_r+0x3e6>
 800bf52:	2b14      	cmp	r3, #20
 800bf54:	f200 80b7 	bhi.w	800c0c6 <_malloc_r+0x492>
 800bf58:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 800bf5c:	00c9      	lsls	r1, r1, #3
 800bf5e:	335b      	adds	r3, #91	; 0x5b
 800bf60:	eb07 0e01 	add.w	lr, r7, r1
 800bf64:	5879      	ldr	r1, [r7, r1]
 800bf66:	f1ae 0e08 	sub.w	lr, lr, #8
 800bf6a:	458e      	cmp	lr, r1
 800bf6c:	f000 8091 	beq.w	800c092 <_malloc_r+0x45e>
 800bf70:	684b      	ldr	r3, [r1, #4]
 800bf72:	f023 0303 	bic.w	r3, r3, #3
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d902      	bls.n	800bf80 <_malloc_r+0x34c>
 800bf7a:	6889      	ldr	r1, [r1, #8]
 800bf7c:	458e      	cmp	lr, r1
 800bf7e:	d1f7      	bne.n	800bf70 <_malloc_r+0x33c>
 800bf80:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 800bf8a:	f8ce 5008 	str.w	r5, [lr, #8]
 800bf8e:	60cd      	str	r5, [r1, #12]
 800bf90:	e6d6      	b.n	800bd40 <_malloc_r+0x10c>
 800bf92:	2b14      	cmp	r3, #20
 800bf94:	d959      	bls.n	800c04a <_malloc_r+0x416>
 800bf96:	2b54      	cmp	r3, #84	; 0x54
 800bf98:	f200 809d 	bhi.w	800c0d6 <_malloc_r+0x4a2>
 800bf9c:	0b33      	lsrs	r3, r6, #12
 800bf9e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800bfa2:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 800bfa6:	00c3      	lsls	r3, r0, #3
 800bfa8:	e68a      	b.n	800bcc0 <_malloc_r+0x8c>
 800bfaa:	f10e 0e01 	add.w	lr, lr, #1
 800bfae:	f01e 0f03 	tst.w	lr, #3
 800bfb2:	f105 0508 	add.w	r5, r5, #8
 800bfb6:	f47f aed5 	bne.w	800bd64 <_malloc_r+0x130>
 800bfba:	e051      	b.n	800c060 <_malloc_r+0x42c>
 800bfbc:	4442      	add	r2, r8
 800bfbe:	4645      	mov	r5, r8
 800bfc0:	6853      	ldr	r3, [r2, #4]
 800bfc2:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800bfc6:	f043 0301 	orr.w	r3, r3, #1
 800bfca:	6053      	str	r3, [r2, #4]
 800bfcc:	f855 3f08 	ldr.w	r3, [r5, #8]!
 800bfd0:	4620      	mov	r0, r4
 800bfd2:	60d9      	str	r1, [r3, #12]
 800bfd4:	608b      	str	r3, [r1, #8]
 800bfd6:	f000 f8e3 	bl	800c1a0 <__malloc_unlock>
 800bfda:	e6f3      	b.n	800bdc4 <_malloc_r+0x190>
 800bfdc:	08f0      	lsrs	r0, r6, #3
 800bfde:	f106 0208 	add.w	r2, r6, #8
 800bfe2:	e637      	b.n	800bc54 <_malloc_r+0x20>
 800bfe4:	442a      	add	r2, r5
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	6853      	ldr	r3, [r2, #4]
 800bfea:	f043 0301 	orr.w	r3, r3, #1
 800bfee:	6053      	str	r3, [r2, #4]
 800bff0:	3508      	adds	r5, #8
 800bff2:	f000 f8d5 	bl	800c1a0 <__malloc_unlock>
 800bff6:	e6e5      	b.n	800bdc4 <_malloc_r+0x190>
 800bff8:	19a9      	adds	r1, r5, r6
 800bffa:	4620      	mov	r0, r4
 800bffc:	f046 0601 	orr.w	r6, r6, #1
 800c000:	f043 0401 	orr.w	r4, r3, #1
 800c004:	606e      	str	r6, [r5, #4]
 800c006:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800c00a:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800c00e:	604c      	str	r4, [r1, #4]
 800c010:	50ab      	str	r3, [r5, r2]
 800c012:	f000 f8c5 	bl	800c1a0 <__malloc_unlock>
 800c016:	3508      	adds	r5, #8
 800c018:	e6d4      	b.n	800bdc4 <_malloc_r+0x190>
 800c01a:	0993      	lsrs	r3, r2, #6
 800c01c:	f103 0139 	add.w	r1, r3, #57	; 0x39
 800c020:	00c9      	lsls	r1, r1, #3
 800c022:	3338      	adds	r3, #56	; 0x38
 800c024:	e79c      	b.n	800bf60 <_malloc_r+0x32c>
 800c026:	42bd      	cmp	r5, r7
 800c028:	d05f      	beq.n	800c0ea <_malloc_r+0x4b6>
 800c02a:	68bd      	ldr	r5, [r7, #8]
 800c02c:	6868      	ldr	r0, [r5, #4]
 800c02e:	f020 0803 	bic.w	r8, r0, #3
 800c032:	4546      	cmp	r6, r8
 800c034:	eba8 0306 	sub.w	r3, r8, r6
 800c038:	d802      	bhi.n	800c040 <_malloc_r+0x40c>
 800c03a:	2b0f      	cmp	r3, #15
 800c03c:	f73f af62 	bgt.w	800bf04 <_malloc_r+0x2d0>
 800c040:	4620      	mov	r0, r4
 800c042:	f000 f8ad 	bl	800c1a0 <__malloc_unlock>
 800c046:	2500      	movs	r5, #0
 800c048:	e6bc      	b.n	800bdc4 <_malloc_r+0x190>
 800c04a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800c04e:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 800c052:	00c3      	lsls	r3, r0, #3
 800c054:	e634      	b.n	800bcc0 <_malloc_r+0x8c>
 800c056:	f859 3908 	ldr.w	r3, [r9], #-8
 800c05a:	454b      	cmp	r3, r9
 800c05c:	f040 8096 	bne.w	800c18c <_malloc_r+0x558>
 800c060:	f010 0f03 	tst.w	r0, #3
 800c064:	f100 30ff 	add.w	r0, r0, #4294967295
 800c068:	d1f5      	bne.n	800c056 <_malloc_r+0x422>
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	ea23 0301 	bic.w	r3, r3, r1
 800c070:	607b      	str	r3, [r7, #4]
 800c072:	0049      	lsls	r1, r1, #1
 800c074:	4299      	cmp	r1, r3
 800c076:	f63f aec0 	bhi.w	800bdfa <_malloc_r+0x1c6>
 800c07a:	b919      	cbnz	r1, 800c084 <_malloc_r+0x450>
 800c07c:	e6bd      	b.n	800bdfa <_malloc_r+0x1c6>
 800c07e:	0049      	lsls	r1, r1, #1
 800c080:	f10e 0e04 	add.w	lr, lr, #4
 800c084:	4219      	tst	r1, r3
 800c086:	d0fa      	beq.n	800c07e <_malloc_r+0x44a>
 800c088:	4670      	mov	r0, lr
 800c08a:	e667      	b.n	800bd5c <_malloc_r+0x128>
 800c08c:	f103 0810 	add.w	r8, r3, #16
 800c090:	e6d0      	b.n	800be34 <_malloc_r+0x200>
 800c092:	109a      	asrs	r2, r3, #2
 800c094:	f04f 0801 	mov.w	r8, #1
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	fa08 f202 	lsl.w	r2, r8, r2
 800c09e:	431a      	orrs	r2, r3
 800c0a0:	607a      	str	r2, [r7, #4]
 800c0a2:	e770      	b.n	800bf86 <_malloc_r+0x352>
 800c0a4:	eb02 0108 	add.w	r1, r2, r8
 800c0a8:	4249      	negs	r1, r1
 800c0aa:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800c0ae:	4651      	mov	r1, sl
 800c0b0:	4620      	mov	r0, r4
 800c0b2:	9200      	str	r2, [sp, #0]
 800c0b4:	f7fd fa1c 	bl	80094f0 <_sbrk_r>
 800c0b8:	1c43      	adds	r3, r0, #1
 800c0ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0be:	f47f aeef 	bne.w	800bea0 <_malloc_r+0x26c>
 800c0c2:	46da      	mov	sl, fp
 800c0c4:	e6ef      	b.n	800bea6 <_malloc_r+0x272>
 800c0c6:	2b54      	cmp	r3, #84	; 0x54
 800c0c8:	d825      	bhi.n	800c116 <_malloc_r+0x4e2>
 800c0ca:	0b13      	lsrs	r3, r2, #12
 800c0cc:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 800c0d0:	00c9      	lsls	r1, r1, #3
 800c0d2:	336e      	adds	r3, #110	; 0x6e
 800c0d4:	e744      	b.n	800bf60 <_malloc_r+0x32c>
 800c0d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800c0da:	d825      	bhi.n	800c128 <_malloc_r+0x4f4>
 800c0dc:	0bf3      	lsrs	r3, r6, #15
 800c0de:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800c0e2:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 800c0e6:	00c3      	lsls	r3, r0, #3
 800c0e8:	e5ea      	b.n	800bcc0 <_malloc_r+0x8c>
 800c0ea:	4b29      	ldr	r3, [pc, #164]	; (800c190 <_malloc_r+0x55c>)
 800c0ec:	6818      	ldr	r0, [r3, #0]
 800c0ee:	4440      	add	r0, r8
 800c0f0:	6018      	str	r0, [r3, #0]
 800c0f2:	e6b1      	b.n	800be58 <_malloc_r+0x224>
 800c0f4:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 800c0f8:	f1bc 0f00 	cmp.w	ip, #0
 800c0fc:	f47f aeac 	bne.w	800be58 <_malloc_r+0x224>
 800c100:	68bd      	ldr	r5, [r7, #8]
 800c102:	44c8      	add	r8, r9
 800c104:	f048 0001 	orr.w	r0, r8, #1
 800c108:	6068      	str	r0, [r5, #4]
 800c10a:	e6f0      	b.n	800beee <_malloc_r+0x2ba>
 800c10c:	4615      	mov	r5, r2
 800c10e:	e6ee      	b.n	800beee <_malloc_r+0x2ba>
 800c110:	2301      	movs	r3, #1
 800c112:	6053      	str	r3, [r2, #4]
 800c114:	e794      	b.n	800c040 <_malloc_r+0x40c>
 800c116:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800c11a:	d823      	bhi.n	800c164 <_malloc_r+0x530>
 800c11c:	0bd3      	lsrs	r3, r2, #15
 800c11e:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800c122:	00c9      	lsls	r1, r1, #3
 800c124:	3377      	adds	r3, #119	; 0x77
 800c126:	e71b      	b.n	800bf60 <_malloc_r+0x32c>
 800c128:	f240 5254 	movw	r2, #1364	; 0x554
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d823      	bhi.n	800c178 <_malloc_r+0x544>
 800c130:	0cb3      	lsrs	r3, r6, #18
 800c132:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800c136:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 800c13a:	00c3      	lsls	r3, r0, #3
 800c13c:	e5c0      	b.n	800bcc0 <_malloc_r+0x8c>
 800c13e:	f1ab 0b08 	sub.w	fp, fp, #8
 800c142:	44d8      	add	r8, fp
 800c144:	eba8 0802 	sub.w	r8, r8, r2
 800c148:	f04f 0a00 	mov.w	sl, #0
 800c14c:	e6ab      	b.n	800bea6 <_malloc_r+0x272>
 800c14e:	f105 0108 	add.w	r1, r5, #8
 800c152:	4620      	mov	r0, r4
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	f002 ffe3 	bl	800f120 <_free_r>
 800c15a:	68bd      	ldr	r5, [r7, #8]
 800c15c:	9b00      	ldr	r3, [sp, #0]
 800c15e:	6868      	ldr	r0, [r5, #4]
 800c160:	6819      	ldr	r1, [r3, #0]
 800c162:	e6c4      	b.n	800beee <_malloc_r+0x2ba>
 800c164:	f240 5154 	movw	r1, #1364	; 0x554
 800c168:	428b      	cmp	r3, r1
 800c16a:	d80b      	bhi.n	800c184 <_malloc_r+0x550>
 800c16c:	0c93      	lsrs	r3, r2, #18
 800c16e:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 800c172:	00c9      	lsls	r1, r1, #3
 800c174:	337c      	adds	r3, #124	; 0x7c
 800c176:	e6f3      	b.n	800bf60 <_malloc_r+0x32c>
 800c178:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800c17c:	207f      	movs	r0, #127	; 0x7f
 800c17e:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 800c182:	e59d      	b.n	800bcc0 <_malloc_r+0x8c>
 800c184:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 800c188:	237e      	movs	r3, #126	; 0x7e
 800c18a:	e6e9      	b.n	800bf60 <_malloc_r+0x32c>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	e770      	b.n	800c072 <_malloc_r+0x43e>
 800c190:	24002438 	.word	0x24002438

0800c194 <__malloc_lock>:
 800c194:	4801      	ldr	r0, [pc, #4]	; (800c19c <__malloc_lock+0x8>)
 800c196:	f001 bf45 	b.w	800e024 <__retarget_lock_acquire_recursive>
 800c19a:	bf00      	nop
 800c19c:	240025ac 	.word	0x240025ac

0800c1a0 <__malloc_unlock>:
 800c1a0:	4801      	ldr	r0, [pc, #4]	; (800c1a8 <__malloc_unlock+0x8>)
 800c1a2:	f001 bf41 	b.w	800e028 <__retarget_lock_release_recursive>
 800c1a6:	bf00      	nop
 800c1a8:	240025ac 	.word	0x240025ac

0800c1ac <_svfprintf_r>:
 800c1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b0:	b0d9      	sub	sp, #356	; 0x164
 800c1b2:	460c      	mov	r4, r1
 800c1b4:	910c      	str	r1, [sp, #48]	; 0x30
 800c1b6:	4690      	mov	r8, r2
 800c1b8:	930e      	str	r3, [sp, #56]	; 0x38
 800c1ba:	4682      	mov	sl, r0
 800c1bc:	f001 ff2a 	bl	800e014 <_localeconv_r>
 800c1c0:	6803      	ldr	r3, [r0, #0]
 800c1c2:	9319      	str	r3, [sp, #100]	; 0x64
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f7f4 fa1b 	bl	8000600 <strlen>
 800c1ca:	2208      	movs	r2, #8
 800c1cc:	9017      	str	r0, [sp, #92]	; 0x5c
 800c1ce:	2100      	movs	r1, #0
 800c1d0:	a828      	add	r0, sp, #160	; 0xa0
 800c1d2:	f7ff fc97 	bl	800bb04 <memset>
 800c1d6:	89a3      	ldrh	r3, [r4, #12]
 800c1d8:	061f      	lsls	r7, r3, #24
 800c1da:	d503      	bpl.n	800c1e4 <_svfprintf_r+0x38>
 800c1dc:	6923      	ldr	r3, [r4, #16]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	f000 873f 	beq.w	800d062 <_svfprintf_r+0xeb6>
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	aa2f      	add	r2, sp, #188	; 0xbc
 800c1e8:	2400      	movs	r4, #0
 800c1ea:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 800c1ee:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 800c1f2:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 800c1f6:	9313      	str	r3, [sp, #76]	; 0x4c
 800c1f8:	9318      	str	r3, [sp, #96]	; 0x60
 800c1fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 800c202:	922c      	str	r2, [sp, #176]	; 0xb0
 800c204:	4691      	mov	r9, r2
 800c206:	4644      	mov	r4, r8
 800c208:	46a0      	mov	r8, r4
 800c20a:	4b78      	ldr	r3, [pc, #480]	; (800c3ec <_svfprintf_r+0x240>)
 800c20c:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800c210:	f001 fefa 	bl	800e008 <__locale_mb_cur_max>
 800c214:	4603      	mov	r3, r0
 800c216:	a828      	add	r0, sp, #160	; 0xa0
 800c218:	9000      	str	r0, [sp, #0]
 800c21a:	4642      	mov	r2, r8
 800c21c:	a924      	add	r1, sp, #144	; 0x90
 800c21e:	4650      	mov	r0, sl
 800c220:	47a8      	blx	r5
 800c222:	2800      	cmp	r0, #0
 800c224:	f000 80b0 	beq.w	800c388 <_svfprintf_r+0x1dc>
 800c228:	f2c0 80a6 	blt.w	800c378 <_svfprintf_r+0x1cc>
 800c22c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c22e:	2a25      	cmp	r2, #37	; 0x25
 800c230:	4603      	mov	r3, r0
 800c232:	d001      	beq.n	800c238 <_svfprintf_r+0x8c>
 800c234:	4498      	add	r8, r3
 800c236:	e7e8      	b.n	800c20a <_svfprintf_r+0x5e>
 800c238:	ebb8 0704 	subs.w	r7, r8, r4
 800c23c:	4606      	mov	r6, r0
 800c23e:	f040 80a7 	bne.w	800c390 <_svfprintf_r+0x1e4>
 800c242:	2300      	movs	r3, #0
 800c244:	f04f 32ff 	mov.w	r2, #4294967295
 800c248:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800c24c:	469b      	mov	fp, r3
 800c24e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c250:	f108 0801 	add.w	r8, r8, #1
 800c254:	f898 3000 	ldrb.w	r3, [r8]
 800c258:	9208      	str	r2, [sp, #32]
 800c25a:	252b      	movs	r5, #43	; 0x2b
 800c25c:	2620      	movs	r6, #32
 800c25e:	f108 0801 	add.w	r8, r8, #1
 800c262:	f1a3 0220 	sub.w	r2, r3, #32
 800c266:	2a5a      	cmp	r2, #90	; 0x5a
 800c268:	f200 80c2 	bhi.w	800c3f0 <_svfprintf_r+0x244>
 800c26c:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c270:	00c002e6 	.word	0x00c002e6
 800c274:	02e100c0 	.word	0x02e100c0
 800c278:	00c000c0 	.word	0x00c000c0
 800c27c:	006a00c0 	.word	0x006a00c0
 800c280:	00c000c0 	.word	0x00c000c0
 800c284:	02840208 	.word	0x02840208
 800c288:	021300c0 	.word	0x021300c0
 800c28c:	00c002c7 	.word	0x00c002c7
 800c290:	005b02c2 	.word	0x005b02c2
 800c294:	005b005b 	.word	0x005b005b
 800c298:	005b005b 	.word	0x005b005b
 800c29c:	005b005b 	.word	0x005b005b
 800c2a0:	005b005b 	.word	0x005b005b
 800c2a4:	00c000c0 	.word	0x00c000c0
 800c2a8:	00c000c0 	.word	0x00c000c0
 800c2ac:	00c000c0 	.word	0x00c000c0
 800c2b0:	014300c0 	.word	0x014300c0
 800c2b4:	018900c0 	.word	0x018900c0
 800c2b8:	0143021d 	.word	0x0143021d
 800c2bc:	01430143 	.word	0x01430143
 800c2c0:	00c000c0 	.word	0x00c000c0
 800c2c4:	00c000c0 	.word	0x00c000c0
 800c2c8:	00c00218 	.word	0x00c00218
 800c2cc:	029600c0 	.word	0x029600c0
 800c2d0:	00c000c0 	.word	0x00c000c0
 800c2d4:	01b100c0 	.word	0x01b100c0
 800c2d8:	02a900c0 	.word	0x02a900c0
 800c2dc:	00c000c0 	.word	0x00c000c0
 800c2e0:	00c006dd 	.word	0x00c006dd
 800c2e4:	00c000c0 	.word	0x00c000c0
 800c2e8:	00c000c0 	.word	0x00c000c0
 800c2ec:	00c000c0 	.word	0x00c000c0
 800c2f0:	014300c0 	.word	0x014300c0
 800c2f4:	018900c0 	.word	0x018900c0
 800c2f8:	014301e2 	.word	0x014301e2
 800c2fc:	01430143 	.word	0x01430143
 800c300:	01e20277 	.word	0x01e20277
 800c304:	00c0007f 	.word	0x00c0007f
 800c308:	00c00289 	.word	0x00c00289
 800c30c:	06da025f 	.word	0x06da025f
 800c310:	007f0232 	.word	0x007f0232
 800c314:	01b100c0 	.word	0x01b100c0
 800c318:	06b4007c 	.word	0x06b4007c
 800c31c:	00c000c0 	.word	0x00c000c0
 800c320:	00c006b8 	.word	0x00c006b8
 800c324:	007c      	.short	0x007c
 800c326:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c32a:	2100      	movs	r1, #0
 800c32c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c330:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c334:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c338:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c33c:	2a09      	cmp	r2, #9
 800c33e:	d9f5      	bls.n	800c32c <_svfprintf_r+0x180>
 800c340:	910b      	str	r1, [sp, #44]	; 0x2c
 800c342:	e78e      	b.n	800c262 <_svfprintf_r+0xb6>
 800c344:	4650      	mov	r0, sl
 800c346:	f001 fe65 	bl	800e014 <_localeconv_r>
 800c34a:	6843      	ldr	r3, [r0, #4]
 800c34c:	931c      	str	r3, [sp, #112]	; 0x70
 800c34e:	4618      	mov	r0, r3
 800c350:	f7f4 f956 	bl	8000600 <strlen>
 800c354:	901d      	str	r0, [sp, #116]	; 0x74
 800c356:	4607      	mov	r7, r0
 800c358:	4650      	mov	r0, sl
 800c35a:	f001 fe5b 	bl	800e014 <_localeconv_r>
 800c35e:	6883      	ldr	r3, [r0, #8]
 800c360:	931a      	str	r3, [sp, #104]	; 0x68
 800c362:	2f00      	cmp	r7, #0
 800c364:	f040 85b1 	bne.w	800ceca <_svfprintf_r+0xd1e>
 800c368:	f898 3000 	ldrb.w	r3, [r8]
 800c36c:	e777      	b.n	800c25e <_svfprintf_r+0xb2>
 800c36e:	f898 3000 	ldrb.w	r3, [r8]
 800c372:	f04b 0b20 	orr.w	fp, fp, #32
 800c376:	e772      	b.n	800c25e <_svfprintf_r+0xb2>
 800c378:	2208      	movs	r2, #8
 800c37a:	2100      	movs	r1, #0
 800c37c:	a828      	add	r0, sp, #160	; 0xa0
 800c37e:	f7ff fbc1 	bl	800bb04 <memset>
 800c382:	2301      	movs	r3, #1
 800c384:	4498      	add	r8, r3
 800c386:	e740      	b.n	800c20a <_svfprintf_r+0x5e>
 800c388:	ebb8 0704 	subs.w	r7, r8, r4
 800c38c:	4606      	mov	r6, r0
 800c38e:	d011      	beq.n	800c3b4 <_svfprintf_r+0x208>
 800c390:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c392:	443b      	add	r3, r7
 800c394:	932e      	str	r3, [sp, #184]	; 0xb8
 800c396:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c398:	3301      	adds	r3, #1
 800c39a:	2b07      	cmp	r3, #7
 800c39c:	e9c9 4700 	strd	r4, r7, [r9]
 800c3a0:	932d      	str	r3, [sp, #180]	; 0xb4
 800c3a2:	dc19      	bgt.n	800c3d8 <_svfprintf_r+0x22c>
 800c3a4:	f109 0908 	add.w	r9, r9, #8
 800c3a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3aa:	443b      	add	r3, r7
 800c3ac:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ae:	2e00      	cmp	r6, #0
 800c3b0:	f47f af47 	bne.w	800c242 <_svfprintf_r+0x96>
 800c3b4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	f041 8201 	bne.w	800d7be <_svfprintf_r+0x1612>
 800c3bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3be:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800c3c2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c3c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3c8:	bf18      	it	ne
 800c3ca:	f04f 33ff 	movne.w	r3, #4294967295
 800c3ce:	9309      	str	r3, [sp, #36]	; 0x24
 800c3d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3d2:	b059      	add	sp, #356	; 0x164
 800c3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c3da:	aa2c      	add	r2, sp, #176	; 0xb0
 800c3dc:	4650      	mov	r0, sl
 800c3de:	f003 fbab 	bl	800fb38 <__ssprint_r>
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	d1ea      	bne.n	800c3bc <_svfprintf_r+0x210>
 800c3e6:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c3ea:	e7dd      	b.n	800c3a8 <_svfprintf_r+0x1fc>
 800c3ec:	24000568 	.word	0x24000568
 800c3f0:	9310      	str	r3, [sp, #64]	; 0x40
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d0de      	beq.n	800c3b4 <_svfprintf_r+0x208>
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800c402:	9307      	str	r3, [sp, #28]
 800c404:	920d      	str	r2, [sp, #52]	; 0x34
 800c406:	930a      	str	r3, [sp, #40]	; 0x28
 800c408:	9208      	str	r2, [sp, #32]
 800c40a:	9212      	str	r2, [sp, #72]	; 0x48
 800c40c:	9216      	str	r2, [sp, #88]	; 0x58
 800c40e:	9211      	str	r2, [sp, #68]	; 0x44
 800c410:	ac3f      	add	r4, sp, #252	; 0xfc
 800c412:	f01b 0302 	ands.w	r3, fp, #2
 800c416:	d002      	beq.n	800c41e <_svfprintf_r+0x272>
 800c418:	9907      	ldr	r1, [sp, #28]
 800c41a:	3102      	adds	r1, #2
 800c41c:	9107      	str	r1, [sp, #28]
 800c41e:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 800c422:	910f      	str	r1, [sp, #60]	; 0x3c
 800c424:	d105      	bne.n	800c432 <_svfprintf_r+0x286>
 800c426:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c428:	9807      	ldr	r0, [sp, #28]
 800c42a:	1a0f      	subs	r7, r1, r0
 800c42c:	2f00      	cmp	r7, #0
 800c42e:	f300 8382 	bgt.w	800cb36 <_svfprintf_r+0x98a>
 800c432:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800c434:	b182      	cbz	r2, 800c458 <_svfprintf_r+0x2ac>
 800c436:	2201      	movs	r2, #1
 800c438:	f8c9 2004 	str.w	r2, [r9, #4]
 800c43c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800c43e:	3201      	adds	r2, #1
 800c440:	3601      	adds	r6, #1
 800c442:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 800c446:	2a07      	cmp	r2, #7
 800c448:	962e      	str	r6, [sp, #184]	; 0xb8
 800c44a:	922d      	str	r2, [sp, #180]	; 0xb4
 800c44c:	f8c9 1000 	str.w	r1, [r9]
 800c450:	f300 83bd 	bgt.w	800cbce <_svfprintf_r+0xa22>
 800c454:	f109 0908 	add.w	r9, r9, #8
 800c458:	b183      	cbz	r3, 800c47c <_svfprintf_r+0x2d0>
 800c45a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c45c:	aa22      	add	r2, sp, #136	; 0x88
 800c45e:	3301      	adds	r3, #1
 800c460:	3602      	adds	r6, #2
 800c462:	f8c9 2000 	str.w	r2, [r9]
 800c466:	2b07      	cmp	r3, #7
 800c468:	f04f 0202 	mov.w	r2, #2
 800c46c:	962e      	str	r6, [sp, #184]	; 0xb8
 800c46e:	932d      	str	r3, [sp, #180]	; 0xb4
 800c470:	f8c9 2004 	str.w	r2, [r9, #4]
 800c474:	f300 83c0 	bgt.w	800cbf8 <_svfprintf_r+0xa4c>
 800c478:	f109 0908 	add.w	r9, r9, #8
 800c47c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c47e:	2b80      	cmp	r3, #128	; 0x80
 800c480:	f000 8281 	beq.w	800c986 <_svfprintf_r+0x7da>
 800c484:	9b08      	ldr	r3, [sp, #32]
 800c486:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c488:	1a9f      	subs	r7, r3, r2
 800c48a:	2f00      	cmp	r7, #0
 800c48c:	f300 82bc 	bgt.w	800ca08 <_svfprintf_r+0x85c>
 800c490:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c494:	f040 821e 	bne.w	800c8d4 <_svfprintf_r+0x728>
 800c498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c49a:	f8c9 3004 	str.w	r3, [r9, #4]
 800c49e:	441e      	add	r6, r3
 800c4a0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c4a2:	f8c9 4000 	str.w	r4, [r9]
 800c4a6:	3301      	adds	r3, #1
 800c4a8:	2b07      	cmp	r3, #7
 800c4aa:	962e      	str	r6, [sp, #184]	; 0xb8
 800c4ac:	932d      	str	r3, [sp, #180]	; 0xb4
 800c4ae:	f300 8337 	bgt.w	800cb20 <_svfprintf_r+0x974>
 800c4b2:	f109 0908 	add.w	r9, r9, #8
 800c4b6:	f01b 0f04 	tst.w	fp, #4
 800c4ba:	d005      	beq.n	800c4c8 <_svfprintf_r+0x31c>
 800c4bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4be:	9a07      	ldr	r2, [sp, #28]
 800c4c0:	1a9c      	subs	r4, r3, r2
 800c4c2:	2c00      	cmp	r4, #0
 800c4c4:	f300 83a4 	bgt.w	800cc10 <_svfprintf_r+0xa64>
 800c4c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4cc:	9907      	ldr	r1, [sp, #28]
 800c4ce:	428a      	cmp	r2, r1
 800c4d0:	bfac      	ite	ge
 800c4d2:	189b      	addge	r3, r3, r2
 800c4d4:	185b      	addlt	r3, r3, r1
 800c4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4d8:	2e00      	cmp	r6, #0
 800c4da:	f040 82ca 	bne.w	800ca72 <_svfprintf_r+0x8c6>
 800c4de:	2300      	movs	r3, #0
 800c4e0:	932d      	str	r3, [sp, #180]	; 0xb4
 800c4e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4e4:	b11b      	cbz	r3, 800c4ee <_svfprintf_r+0x342>
 800c4e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c4e8:	4650      	mov	r0, sl
 800c4ea:	f002 fe19 	bl	800f120 <_free_r>
 800c4ee:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c4f2:	4644      	mov	r4, r8
 800c4f4:	e688      	b.n	800c208 <_svfprintf_r+0x5c>
 800c4f6:	9310      	str	r3, [sp, #64]	; 0x40
 800c4f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4fa:	3307      	adds	r3, #7
 800c4fc:	f023 0107 	bic.w	r1, r3, #7
 800c500:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c504:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c508:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c50c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800c510:	910e      	str	r1, [sp, #56]	; 0x38
 800c512:	4616      	mov	r6, r2
 800c514:	4610      	mov	r0, r2
 800c516:	4bb3      	ldr	r3, [pc, #716]	; (800c7e4 <_svfprintf_r+0x638>)
 800c518:	4629      	mov	r1, r5
 800c51a:	f04f 32ff 	mov.w	r2, #4294967295
 800c51e:	f7f4 fd33 	bl	8000f88 <__aeabi_dcmpun>
 800c522:	2800      	cmp	r0, #0
 800c524:	f040 84fc 	bne.w	800cf20 <_svfprintf_r+0xd74>
 800c528:	4bae      	ldr	r3, [pc, #696]	; (800c7e4 <_svfprintf_r+0x638>)
 800c52a:	4630      	mov	r0, r6
 800c52c:	4629      	mov	r1, r5
 800c52e:	f04f 32ff 	mov.w	r2, #4294967295
 800c532:	f7f4 fd0b 	bl	8000f4c <__aeabi_dcmple>
 800c536:	2800      	cmp	r0, #0
 800c538:	f040 84f2 	bne.w	800cf20 <_svfprintf_r+0xd74>
 800c53c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800c540:	2200      	movs	r2, #0
 800c542:	2300      	movs	r3, #0
 800c544:	f7f4 fcf8 	bl	8000f38 <__aeabi_dcmplt>
 800c548:	2800      	cmp	r0, #0
 800c54a:	f041 8038 	bne.w	800d5be <_svfprintf_r+0x1412>
 800c54e:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800c552:	4ca5      	ldr	r4, [pc, #660]	; (800c7e8 <_svfprintf_r+0x63c>)
 800c554:	4ba5      	ldr	r3, [pc, #660]	; (800c7ec <_svfprintf_r+0x640>)
 800c556:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800c55a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c55c:	2947      	cmp	r1, #71	; 0x47
 800c55e:	bfc8      	it	gt
 800c560:	461c      	movgt	r4, r3
 800c562:	2300      	movs	r3, #0
 800c564:	2103      	movs	r1, #3
 800c566:	930d      	str	r3, [sp, #52]	; 0x34
 800c568:	9107      	str	r1, [sp, #28]
 800c56a:	910a      	str	r1, [sp, #40]	; 0x28
 800c56c:	9308      	str	r3, [sp, #32]
 800c56e:	9312      	str	r3, [sp, #72]	; 0x48
 800c570:	9316      	str	r3, [sp, #88]	; 0x58
 800c572:	9311      	str	r3, [sp, #68]	; 0x44
 800c574:	2a00      	cmp	r2, #0
 800c576:	f43f af4c 	beq.w	800c412 <_svfprintf_r+0x266>
 800c57a:	9b07      	ldr	r3, [sp, #28]
 800c57c:	3301      	adds	r3, #1
 800c57e:	9307      	str	r3, [sp, #28]
 800c580:	e747      	b.n	800c412 <_svfprintf_r+0x266>
 800c582:	2b43      	cmp	r3, #67	; 0x43
 800c584:	9310      	str	r3, [sp, #64]	; 0x40
 800c586:	d003      	beq.n	800c590 <_svfprintf_r+0x3e4>
 800c588:	f01b 0f10 	tst.w	fp, #16
 800c58c:	f000 8551 	beq.w	800d032 <_svfprintf_r+0xe86>
 800c590:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800c592:	2208      	movs	r2, #8
 800c594:	2100      	movs	r1, #0
 800c596:	a82a      	add	r0, sp, #168	; 0xa8
 800c598:	ac3f      	add	r4, sp, #252	; 0xfc
 800c59a:	f7ff fab3 	bl	800bb04 <memset>
 800c59e:	ab2a      	add	r3, sp, #168	; 0xa8
 800c5a0:	f856 2b04 	ldr.w	r2, [r6], #4
 800c5a4:	4621      	mov	r1, r4
 800c5a6:	4650      	mov	r0, sl
 800c5a8:	f003 fa92 	bl	800fad0 <_wcrtomb_r>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	900a      	str	r0, [sp, #40]	; 0x28
 800c5b2:	f001 82c3 	beq.w	800db3c <_svfprintf_r+0x1990>
 800c5b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b8:	960e      	str	r6, [sp, #56]	; 0x38
 800c5ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c5be:	9307      	str	r3, [sp, #28]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800c5c6:	920d      	str	r2, [sp, #52]	; 0x34
 800c5c8:	9208      	str	r2, [sp, #32]
 800c5ca:	9212      	str	r2, [sp, #72]	; 0x48
 800c5cc:	9216      	str	r2, [sp, #88]	; 0x58
 800c5ce:	9211      	str	r2, [sp, #68]	; 0x44
 800c5d0:	e71f      	b.n	800c412 <_svfprintf_r+0x266>
 800c5d2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800c5d4:	9310      	str	r3, [sp, #64]	; 0x40
 800c5d6:	f857 4b04 	ldr.w	r4, [r7], #4
 800c5da:	2300      	movs	r3, #0
 800c5dc:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800c5e0:	2c00      	cmp	r4, #0
 800c5e2:	f000 854d 	beq.w	800d080 <_svfprintf_r+0xed4>
 800c5e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c5e8:	2b53      	cmp	r3, #83	; 0x53
 800c5ea:	f000 86d4 	beq.w	800d396 <_svfprintf_r+0x11ea>
 800c5ee:	f01b 0310 	ands.w	r3, fp, #16
 800c5f2:	9311      	str	r3, [sp, #68]	; 0x44
 800c5f4:	f040 86cf 	bne.w	800d396 <_svfprintf_r+0x11ea>
 800c5f8:	9b08      	ldr	r3, [sp, #32]
 800c5fa:	1c5d      	adds	r5, r3, #1
 800c5fc:	f001 80cc 	beq.w	800d798 <_svfprintf_r+0x15ec>
 800c600:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c602:	461a      	mov	r2, r3
 800c604:	4620      	mov	r0, r4
 800c606:	f7f3 ff9b 	bl	8000540 <memchr>
 800c60a:	900d      	str	r0, [sp, #52]	; 0x34
 800c60c:	2800      	cmp	r0, #0
 800c60e:	f001 8351 	beq.w	800dcb4 <_svfprintf_r+0x1b08>
 800c612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c614:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c616:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800c61a:	970e      	str	r7, [sp, #56]	; 0x38
 800c61c:	1b1b      	subs	r3, r3, r4
 800c61e:	930a      	str	r3, [sp, #40]	; 0x28
 800c620:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c624:	9307      	str	r3, [sp, #28]
 800c626:	2373      	movs	r3, #115	; 0x73
 800c628:	9108      	str	r1, [sp, #32]
 800c62a:	9112      	str	r1, [sp, #72]	; 0x48
 800c62c:	9116      	str	r1, [sp, #88]	; 0x58
 800c62e:	910d      	str	r1, [sp, #52]	; 0x34
 800c630:	9310      	str	r3, [sp, #64]	; 0x40
 800c632:	e79f      	b.n	800c574 <_svfprintf_r+0x3c8>
 800c634:	f01b 0f20 	tst.w	fp, #32
 800c638:	9310      	str	r3, [sp, #64]	; 0x40
 800c63a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c63c:	d03c      	beq.n	800c6b8 <_svfprintf_r+0x50c>
 800c63e:	3307      	adds	r3, #7
 800c640:	f023 0307 	bic.w	r3, r3, #7
 800c644:	461a      	mov	r2, r3
 800c646:	4611      	mov	r1, r2
 800c648:	685b      	ldr	r3, [r3, #4]
 800c64a:	f851 2b08 	ldr.w	r2, [r1], #8
 800c64e:	910e      	str	r1, [sp, #56]	; 0x38
 800c650:	4619      	mov	r1, r3
 800c652:	2b00      	cmp	r3, #0
 800c654:	f2c0 8401 	blt.w	800ce5a <_svfprintf_r+0xcae>
 800c658:	9b08      	ldr	r3, [sp, #32]
 800c65a:	3301      	adds	r3, #1
 800c65c:	f000 82a8 	beq.w	800cbb0 <_svfprintf_r+0xa04>
 800c660:	ea52 0301 	orrs.w	r3, r2, r1
 800c664:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 800c668:	f040 82a3 	bne.w	800cbb2 <_svfprintf_r+0xa06>
 800c66c:	9b08      	ldr	r3, [sp, #32]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	f040 82a4 	bne.w	800cbbc <_svfprintf_r+0xa10>
 800c674:	46ab      	mov	fp, r5
 800c676:	2300      	movs	r3, #0
 800c678:	9308      	str	r3, [sp, #32]
 800c67a:	930a      	str	r3, [sp, #40]	; 0x28
 800c67c:	ac58      	add	r4, sp, #352	; 0x160
 800c67e:	e0ff      	b.n	800c880 <_svfprintf_r+0x6d4>
 800c680:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c682:	f853 2b04 	ldr.w	r2, [r3], #4
 800c686:	920b      	str	r2, [sp, #44]	; 0x2c
 800c688:	2a00      	cmp	r2, #0
 800c68a:	f280 840c 	bge.w	800cea6 <_svfprintf_r+0xcfa>
 800c68e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c690:	930e      	str	r3, [sp, #56]	; 0x38
 800c692:	4252      	negs	r2, r2
 800c694:	920b      	str	r2, [sp, #44]	; 0x2c
 800c696:	f898 3000 	ldrb.w	r3, [r8]
 800c69a:	f04b 0b04 	orr.w	fp, fp, #4
 800c69e:	e5de      	b.n	800c25e <_svfprintf_r+0xb2>
 800c6a0:	f898 3000 	ldrb.w	r3, [r8]
 800c6a4:	f04b 0b08 	orr.w	fp, fp, #8
 800c6a8:	e5d9      	b.n	800c25e <_svfprintf_r+0xb2>
 800c6aa:	f04b 0b10 	orr.w	fp, fp, #16
 800c6ae:	f01b 0f20 	tst.w	fp, #32
 800c6b2:	9310      	str	r3, [sp, #64]	; 0x40
 800c6b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6b6:	d1c2      	bne.n	800c63e <_svfprintf_r+0x492>
 800c6b8:	f01b 0f10 	tst.w	fp, #16
 800c6bc:	f040 83fe 	bne.w	800cebc <_svfprintf_r+0xd10>
 800c6c0:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800c6c4:	f000 83f6 	beq.w	800ceb4 <_svfprintf_r+0xd08>
 800c6c8:	f933 2b04 	ldrsh.w	r2, [r3], #4
 800c6cc:	930e      	str	r3, [sp, #56]	; 0x38
 800c6ce:	17d1      	asrs	r1, r2, #31
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	e7be      	b.n	800c652 <_svfprintf_r+0x4a6>
 800c6d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6da:	930e      	str	r3, [sp, #56]	; 0x38
 800c6dc:	f647 0330 	movw	r3, #30768	; 0x7830
 800c6e0:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 800c6e4:	2078      	movs	r0, #120	; 0x78
 800c6e6:	4b42      	ldr	r3, [pc, #264]	; (800c7f0 <_svfprintf_r+0x644>)
 800c6e8:	9318      	str	r3, [sp, #96]	; 0x60
 800c6ea:	f04b 0502 	orr.w	r5, fp, #2
 800c6ee:	2100      	movs	r1, #0
 800c6f0:	2302      	movs	r3, #2
 800c6f2:	9010      	str	r0, [sp, #64]	; 0x40
 800c6f4:	2000      	movs	r0, #0
 800c6f6:	9c08      	ldr	r4, [sp, #32]
 800c6f8:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 800c6fc:	1c60      	adds	r0, r4, #1
 800c6fe:	f000 80a8 	beq.w	800c852 <_svfprintf_r+0x6a6>
 800c702:	ea52 0001 	orrs.w	r0, r2, r1
 800c706:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 800c70a:	f040 80a1 	bne.w	800c850 <_svfprintf_r+0x6a4>
 800c70e:	2c00      	cmp	r4, #0
 800c710:	f040 8695 	bne.w	800d43e <_svfprintf_r+0x1292>
 800c714:	2b00      	cmp	r3, #0
 800c716:	d1ae      	bne.n	800c676 <_svfprintf_r+0x4ca>
 800c718:	f015 0301 	ands.w	r3, r5, #1
 800c71c:	930a      	str	r3, [sp, #40]	; 0x28
 800c71e:	f000 83c7 	beq.w	800ceb0 <_svfprintf_r+0xd04>
 800c722:	2330      	movs	r3, #48	; 0x30
 800c724:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 800c728:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800c72c:	e0a8      	b.n	800c880 <_svfprintf_r+0x6d4>
 800c72e:	f01b 0f20 	tst.w	fp, #32
 800c732:	f040 83e5 	bne.w	800cf00 <_svfprintf_r+0xd54>
 800c736:	f01b 0f10 	tst.w	fp, #16
 800c73a:	f040 8686 	bne.w	800d44a <_svfprintf_r+0x129e>
 800c73e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800c742:	f040 877f 	bne.w	800d644 <_svfprintf_r+0x1498>
 800c746:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800c74a:	f000 867e 	beq.w	800d44a <_svfprintf_r+0x129e>
 800c74e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c750:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c752:	f853 2b04 	ldr.w	r2, [r3], #4
 800c756:	930e      	str	r3, [sp, #56]	; 0x38
 800c758:	7011      	strb	r1, [r2, #0]
 800c75a:	4644      	mov	r4, r8
 800c75c:	e554      	b.n	800c208 <_svfprintf_r+0x5c>
 800c75e:	f898 3000 	ldrb.w	r3, [r8]
 800c762:	2b68      	cmp	r3, #104	; 0x68
 800c764:	bf03      	ittte	eq
 800c766:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800c76a:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 800c76e:	f108 0801 	addeq.w	r8, r8, #1
 800c772:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 800c776:	e572      	b.n	800c25e <_svfprintf_r+0xb2>
 800c778:	f898 3000 	ldrb.w	r3, [r8]
 800c77c:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 800c780:	e56d      	b.n	800c25e <_svfprintf_r+0xb2>
 800c782:	f898 3000 	ldrb.w	r3, [r8]
 800c786:	2b6c      	cmp	r3, #108	; 0x6c
 800c788:	bf03      	ittte	eq
 800c78a:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800c78e:	f04b 0b20 	orreq.w	fp, fp, #32
 800c792:	f108 0801 	addeq.w	r8, r8, #1
 800c796:	f04b 0b10 	orrne.w	fp, fp, #16
 800c79a:	e560      	b.n	800c25e <_svfprintf_r+0xb2>
 800c79c:	9310      	str	r3, [sp, #64]	; 0x40
 800c79e:	f04b 0b10 	orr.w	fp, fp, #16
 800c7a2:	f01b 0120 	ands.w	r1, fp, #32
 800c7a6:	f000 834a 	beq.w	800ce3e <_svfprintf_r+0xc92>
 800c7aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7ac:	3307      	adds	r3, #7
 800c7ae:	f023 0307 	bic.w	r3, r3, #7
 800c7b2:	6859      	ldr	r1, [r3, #4]
 800c7b4:	f853 2b08 	ldr.w	r2, [r3], #8
 800c7b8:	930e      	str	r3, [sp, #56]	; 0x38
 800c7ba:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800c7be:	2300      	movs	r3, #0
 800c7c0:	e798      	b.n	800c6f4 <_svfprintf_r+0x548>
 800c7c2:	9310      	str	r3, [sp, #64]	; 0x40
 800c7c4:	f04b 0510 	orr.w	r5, fp, #16
 800c7c8:	f015 0120 	ands.w	r1, r5, #32
 800c7cc:	f000 8328 	beq.w	800ce20 <_svfprintf_r+0xc74>
 800c7d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7d2:	3307      	adds	r3, #7
 800c7d4:	f023 0307 	bic.w	r3, r3, #7
 800c7d8:	6859      	ldr	r1, [r3, #4]
 800c7da:	f853 2b08 	ldr.w	r2, [r3], #8
 800c7de:	930e      	str	r3, [sp, #56]	; 0x38
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	e787      	b.n	800c6f4 <_svfprintf_r+0x548>
 800c7e4:	7fefffff 	.word	0x7fefffff
 800c7e8:	08012680 	.word	0x08012680
 800c7ec:	08012684 	.word	0x08012684
 800c7f0:	08012690 	.word	0x08012690
 800c7f4:	f898 3000 	ldrb.w	r3, [r8]
 800c7f8:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800c7fc:	e52f      	b.n	800c25e <_svfprintf_r+0xb2>
 800c7fe:	4641      	mov	r1, r8
 800c800:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c804:	2b2a      	cmp	r3, #42	; 0x2a
 800c806:	f001 827f 	beq.w	800dd08 <_svfprintf_r+0x1b5c>
 800c80a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c80e:	2a09      	cmp	r2, #9
 800c810:	4688      	mov	r8, r1
 800c812:	bf98      	it	ls
 800c814:	2100      	movls	r1, #0
 800c816:	f201 8176 	bhi.w	800db06 <_svfprintf_r+0x195a>
 800c81a:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c81e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c822:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c826:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c82a:	2a09      	cmp	r2, #9
 800c82c:	d9f5      	bls.n	800c81a <_svfprintf_r+0x66e>
 800c82e:	9108      	str	r1, [sp, #32]
 800c830:	e517      	b.n	800c262 <_svfprintf_r+0xb6>
 800c832:	f898 3000 	ldrb.w	r3, [r8]
 800c836:	f04b 0b01 	orr.w	fp, fp, #1
 800c83a:	e510      	b.n	800c25e <_svfprintf_r+0xb2>
 800c83c:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 800c840:	2b00      	cmp	r3, #0
 800c842:	f47f ad91 	bne.w	800c368 <_svfprintf_r+0x1bc>
 800c846:	f898 3000 	ldrb.w	r3, [r8]
 800c84a:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 800c84e:	e506      	b.n	800c25e <_svfprintf_r+0xb2>
 800c850:	465d      	mov	r5, fp
 800c852:	2b01      	cmp	r3, #1
 800c854:	f000 81ad 	beq.w	800cbb2 <_svfprintf_r+0xa06>
 800c858:	2b02      	cmp	r3, #2
 800c85a:	ac58      	add	r4, sp, #352	; 0x160
 800c85c:	d11f      	bne.n	800c89e <_svfprintf_r+0x6f2>
 800c85e:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c860:	f002 030f 	and.w	r3, r2, #15
 800c864:	0912      	lsrs	r2, r2, #4
 800c866:	5cc3      	ldrb	r3, [r0, r3]
 800c868:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800c86c:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800c870:	0909      	lsrs	r1, r1, #4
 800c872:	ea52 0301 	orrs.w	r3, r2, r1
 800c876:	d1f3      	bne.n	800c860 <_svfprintf_r+0x6b4>
 800c878:	ab58      	add	r3, sp, #352	; 0x160
 800c87a:	1b1b      	subs	r3, r3, r4
 800c87c:	46ab      	mov	fp, r5
 800c87e:	930a      	str	r3, [sp, #40]	; 0x28
 800c880:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c882:	9808      	ldr	r0, [sp, #32]
 800c884:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800c888:	4281      	cmp	r1, r0
 800c88a:	f04f 0300 	mov.w	r3, #0
 800c88e:	bfb8      	it	lt
 800c890:	4601      	movlt	r1, r0
 800c892:	930d      	str	r3, [sp, #52]	; 0x34
 800c894:	9107      	str	r1, [sp, #28]
 800c896:	9312      	str	r3, [sp, #72]	; 0x48
 800c898:	9316      	str	r3, [sp, #88]	; 0x58
 800c89a:	9311      	str	r3, [sp, #68]	; 0x44
 800c89c:	e66a      	b.n	800c574 <_svfprintf_r+0x3c8>
 800c89e:	f002 0307 	and.w	r3, r2, #7
 800c8a2:	08d2      	lsrs	r2, r2, #3
 800c8a4:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800c8a8:	08c9      	lsrs	r1, r1, #3
 800c8aa:	3330      	adds	r3, #48	; 0x30
 800c8ac:	ea52 0601 	orrs.w	r6, r2, r1
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800c8b6:	d1f2      	bne.n	800c89e <_svfprintf_r+0x6f2>
 800c8b8:	07e9      	lsls	r1, r5, #31
 800c8ba:	d5dd      	bpl.n	800c878 <_svfprintf_r+0x6cc>
 800c8bc:	2b30      	cmp	r3, #48	; 0x30
 800c8be:	d0db      	beq.n	800c878 <_svfprintf_r+0x6cc>
 800c8c0:	2330      	movs	r3, #48	; 0x30
 800c8c2:	3802      	subs	r0, #2
 800c8c4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c8c8:	ab58      	add	r3, sp, #352	; 0x160
 800c8ca:	1a1b      	subs	r3, r3, r0
 800c8cc:	46ab      	mov	fp, r5
 800c8ce:	930a      	str	r3, [sp, #40]	; 0x28
 800c8d0:	4604      	mov	r4, r0
 800c8d2:	e7d5      	b.n	800c880 <_svfprintf_r+0x6d4>
 800c8d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c8d6:	2b65      	cmp	r3, #101	; 0x65
 800c8d8:	f340 80dc 	ble.w	800ca94 <_svfprintf_r+0x8e8>
 800c8dc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	f7f4 fb1e 	bl	8000f24 <__aeabi_dcmpeq>
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	f000 81c8 	beq.w	800cc7e <_svfprintf_r+0xad2>
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	f8c9 3004 	str.w	r3, [r9, #4]
 800c8f4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c8f6:	4abd      	ldr	r2, [pc, #756]	; (800cbec <_svfprintf_r+0xa40>)
 800c8f8:	f8c9 2000 	str.w	r2, [r9]
 800c8fc:	3301      	adds	r3, #1
 800c8fe:	3601      	adds	r6, #1
 800c900:	2b07      	cmp	r3, #7
 800c902:	962e      	str	r6, [sp, #184]	; 0xb8
 800c904:	932d      	str	r3, [sp, #180]	; 0xb4
 800c906:	f300 8539 	bgt.w	800d37c <_svfprintf_r+0x11d0>
 800c90a:	f109 0908 	add.w	r9, r9, #8
 800c90e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c910:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c912:	4293      	cmp	r3, r2
 800c914:	f280 82c2 	bge.w	800ce9c <_svfprintf_r+0xcf0>
 800c918:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c91a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c91c:	441e      	add	r6, r3
 800c91e:	e9c9 2300 	strd	r2, r3, [r9]
 800c922:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c924:	962e      	str	r6, [sp, #184]	; 0xb8
 800c926:	3301      	adds	r3, #1
 800c928:	2b07      	cmp	r3, #7
 800c92a:	932d      	str	r3, [sp, #180]	; 0xb4
 800c92c:	f300 838d 	bgt.w	800d04a <_svfprintf_r+0xe9e>
 800c930:	f109 0908 	add.w	r9, r9, #8
 800c934:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c936:	1e5c      	subs	r4, r3, #1
 800c938:	2c00      	cmp	r4, #0
 800c93a:	f77f adbc 	ble.w	800c4b6 <_svfprintf_r+0x30a>
 800c93e:	2c10      	cmp	r4, #16
 800c940:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c942:	4dab      	ldr	r5, [pc, #684]	; (800cbf0 <_svfprintf_r+0xa44>)
 800c944:	f340 8555 	ble.w	800d3f2 <_svfprintf_r+0x1246>
 800c948:	4632      	mov	r2, r6
 800c94a:	2710      	movs	r7, #16
 800c94c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c94e:	e005      	b.n	800c95c <_svfprintf_r+0x7b0>
 800c950:	f109 0908 	add.w	r9, r9, #8
 800c954:	3c10      	subs	r4, #16
 800c956:	2c10      	cmp	r4, #16
 800c958:	f340 854a 	ble.w	800d3f0 <_svfprintf_r+0x1244>
 800c95c:	3301      	adds	r3, #1
 800c95e:	3210      	adds	r2, #16
 800c960:	2b07      	cmp	r3, #7
 800c962:	e9c9 5700 	strd	r5, r7, [r9]
 800c966:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800c96a:	ddf1      	ble.n	800c950 <_svfprintf_r+0x7a4>
 800c96c:	aa2c      	add	r2, sp, #176	; 0xb0
 800c96e:	4631      	mov	r1, r6
 800c970:	4650      	mov	r0, sl
 800c972:	f003 f8e1 	bl	800fb38 <__ssprint_r>
 800c976:	2800      	cmp	r0, #0
 800c978:	f040 8083 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800c97c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800c980:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c984:	e7e6      	b.n	800c954 <_svfprintf_r+0x7a8>
 800c986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c988:	9a07      	ldr	r2, [sp, #28]
 800c98a:	1a9f      	subs	r7, r3, r2
 800c98c:	2f00      	cmp	r7, #0
 800c98e:	f77f ad79 	ble.w	800c484 <_svfprintf_r+0x2d8>
 800c992:	2f10      	cmp	r7, #16
 800c994:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c996:	4d96      	ldr	r5, [pc, #600]	; (800cbf0 <_svfprintf_r+0xa44>)
 800c998:	dd23      	ble.n	800c9e2 <_svfprintf_r+0x836>
 800c99a:	4632      	mov	r2, r6
 800c99c:	4626      	mov	r6, r4
 800c99e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c9a0:	e004      	b.n	800c9ac <_svfprintf_r+0x800>
 800c9a2:	3f10      	subs	r7, #16
 800c9a4:	2f10      	cmp	r7, #16
 800c9a6:	f109 0908 	add.w	r9, r9, #8
 800c9aa:	dd18      	ble.n	800c9de <_svfprintf_r+0x832>
 800c9ac:	3301      	adds	r3, #1
 800c9ae:	3210      	adds	r2, #16
 800c9b0:	2110      	movs	r1, #16
 800c9b2:	2b07      	cmp	r3, #7
 800c9b4:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800c9b8:	f8c9 5000 	str.w	r5, [r9]
 800c9bc:	f8c9 1004 	str.w	r1, [r9, #4]
 800c9c0:	ddef      	ble.n	800c9a2 <_svfprintf_r+0x7f6>
 800c9c2:	aa2c      	add	r2, sp, #176	; 0xb0
 800c9c4:	4621      	mov	r1, r4
 800c9c6:	4650      	mov	r0, sl
 800c9c8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c9cc:	f003 f8b4 	bl	800fb38 <__ssprint_r>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	d156      	bne.n	800ca82 <_svfprintf_r+0x8d6>
 800c9d4:	3f10      	subs	r7, #16
 800c9d6:	2f10      	cmp	r7, #16
 800c9d8:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800c9dc:	dce6      	bgt.n	800c9ac <_svfprintf_r+0x800>
 800c9de:	4634      	mov	r4, r6
 800c9e0:	4616      	mov	r6, r2
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	443e      	add	r6, r7
 800c9e6:	2b07      	cmp	r3, #7
 800c9e8:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800c9ec:	f8c9 5000 	str.w	r5, [r9]
 800c9f0:	f8c9 7004 	str.w	r7, [r9, #4]
 800c9f4:	f300 8516 	bgt.w	800d424 <_svfprintf_r+0x1278>
 800c9f8:	9b08      	ldr	r3, [sp, #32]
 800c9fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c9fc:	1a9f      	subs	r7, r3, r2
 800c9fe:	2f00      	cmp	r7, #0
 800ca00:	f109 0908 	add.w	r9, r9, #8
 800ca04:	f77f ad44 	ble.w	800c490 <_svfprintf_r+0x2e4>
 800ca08:	2f10      	cmp	r7, #16
 800ca0a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ca0c:	4d78      	ldr	r5, [pc, #480]	; (800cbf0 <_svfprintf_r+0xa44>)
 800ca0e:	dd22      	ble.n	800ca56 <_svfprintf_r+0x8aa>
 800ca10:	4632      	mov	r2, r6
 800ca12:	4626      	mov	r6, r4
 800ca14:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ca16:	e004      	b.n	800ca22 <_svfprintf_r+0x876>
 800ca18:	3f10      	subs	r7, #16
 800ca1a:	2f10      	cmp	r7, #16
 800ca1c:	f109 0908 	add.w	r9, r9, #8
 800ca20:	dd17      	ble.n	800ca52 <_svfprintf_r+0x8a6>
 800ca22:	3301      	adds	r3, #1
 800ca24:	3210      	adds	r2, #16
 800ca26:	2110      	movs	r1, #16
 800ca28:	2b07      	cmp	r3, #7
 800ca2a:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800ca2e:	f8c9 5000 	str.w	r5, [r9]
 800ca32:	f8c9 1004 	str.w	r1, [r9, #4]
 800ca36:	ddef      	ble.n	800ca18 <_svfprintf_r+0x86c>
 800ca38:	aa2c      	add	r2, sp, #176	; 0xb0
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	4650      	mov	r0, sl
 800ca3e:	f003 f87b 	bl	800fb38 <__ssprint_r>
 800ca42:	b9f0      	cbnz	r0, 800ca82 <_svfprintf_r+0x8d6>
 800ca44:	3f10      	subs	r7, #16
 800ca46:	2f10      	cmp	r7, #16
 800ca48:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800ca4c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ca50:	dce7      	bgt.n	800ca22 <_svfprintf_r+0x876>
 800ca52:	4634      	mov	r4, r6
 800ca54:	4616      	mov	r6, r2
 800ca56:	3301      	adds	r3, #1
 800ca58:	443e      	add	r6, r7
 800ca5a:	2b07      	cmp	r3, #7
 800ca5c:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ca60:	f8c9 5000 	str.w	r5, [r9]
 800ca64:	f8c9 7004 	str.w	r7, [r9, #4]
 800ca68:	f300 81cd 	bgt.w	800ce06 <_svfprintf_r+0xc5a>
 800ca6c:	f109 0908 	add.w	r9, r9, #8
 800ca70:	e50e      	b.n	800c490 <_svfprintf_r+0x2e4>
 800ca72:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ca74:	aa2c      	add	r2, sp, #176	; 0xb0
 800ca76:	4650      	mov	r0, sl
 800ca78:	f003 f85e 	bl	800fb38 <__ssprint_r>
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	f43f ad2e 	beq.w	800c4de <_svfprintf_r+0x332>
 800ca82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	f43f ac99 	beq.w	800c3bc <_svfprintf_r+0x210>
 800ca8a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ca8c:	4650      	mov	r0, sl
 800ca8e:	f002 fb47 	bl	800f120 <_free_r>
 800ca92:	e493      	b.n	800c3bc <_svfprintf_r+0x210>
 800ca94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ca96:	2b01      	cmp	r3, #1
 800ca98:	f340 816e 	ble.w	800cd78 <_svfprintf_r+0xbcc>
 800ca9c:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800ca9e:	f8c9 4000 	str.w	r4, [r9]
 800caa2:	2301      	movs	r3, #1
 800caa4:	441f      	add	r7, r3
 800caa6:	3601      	adds	r6, #1
 800caa8:	2f07      	cmp	r7, #7
 800caaa:	f8c9 3004 	str.w	r3, [r9, #4]
 800caae:	962e      	str	r6, [sp, #184]	; 0xb8
 800cab0:	972d      	str	r7, [sp, #180]	; 0xb4
 800cab2:	f300 81d9 	bgt.w	800ce68 <_svfprintf_r+0xcbc>
 800cab6:	f109 0908 	add.w	r9, r9, #8
 800caba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cabc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cabe:	3701      	adds	r7, #1
 800cac0:	441e      	add	r6, r3
 800cac2:	2f07      	cmp	r7, #7
 800cac4:	e9c9 2300 	strd	r2, r3, [r9]
 800cac8:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800cacc:	f300 81d9 	bgt.w	800ce82 <_svfprintf_r+0xcd6>
 800cad0:	f109 0908 	add.w	r9, r9, #8
 800cad4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800cad8:	2200      	movs	r2, #0
 800cada:	2300      	movs	r3, #0
 800cadc:	f7f4 fa22 	bl	8000f24 <__aeabi_dcmpeq>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	f040 8167 	bne.w	800cdb4 <_svfprintf_r+0xc08>
 800cae6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cae8:	3701      	adds	r7, #1
 800caea:	3b01      	subs	r3, #1
 800caec:	3401      	adds	r4, #1
 800caee:	441e      	add	r6, r3
 800caf0:	2f07      	cmp	r7, #7
 800caf2:	f8c9 4000 	str.w	r4, [r9]
 800caf6:	972d      	str	r7, [sp, #180]	; 0xb4
 800caf8:	f8c9 3004 	str.w	r3, [r9, #4]
 800cafc:	962e      	str	r6, [sp, #184]	; 0xb8
 800cafe:	f300 814c 	bgt.w	800cd9a <_svfprintf_r+0xbee>
 800cb02:	f109 0908 	add.w	r9, r9, #8
 800cb06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cb08:	f8c9 3004 	str.w	r3, [r9, #4]
 800cb0c:	3701      	adds	r7, #1
 800cb0e:	441e      	add	r6, r3
 800cb10:	2f07      	cmp	r7, #7
 800cb12:	ab26      	add	r3, sp, #152	; 0x98
 800cb14:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800cb18:	f8c9 3000 	str.w	r3, [r9]
 800cb1c:	f77f acc9 	ble.w	800c4b2 <_svfprintf_r+0x306>
 800cb20:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cb22:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb24:	4650      	mov	r0, sl
 800cb26:	f003 f807 	bl	800fb38 <__ssprint_r>
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	d1a9      	bne.n	800ca82 <_svfprintf_r+0x8d6>
 800cb2e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cb30:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cb34:	e4bf      	b.n	800c4b6 <_svfprintf_r+0x30a>
 800cb36:	2f10      	cmp	r7, #16
 800cb38:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800cb3c:	4d2d      	ldr	r5, [pc, #180]	; (800cbf4 <_svfprintf_r+0xa48>)
 800cb3e:	dd27      	ble.n	800cb90 <_svfprintf_r+0x9e4>
 800cb40:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 800cb44:	2610      	movs	r6, #16
 800cb46:	46d0      	mov	r8, sl
 800cb48:	46a2      	mov	sl, r4
 800cb4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cb4c:	e004      	b.n	800cb58 <_svfprintf_r+0x9ac>
 800cb4e:	3f10      	subs	r7, #16
 800cb50:	2f10      	cmp	r7, #16
 800cb52:	f109 0908 	add.w	r9, r9, #8
 800cb56:	dd16      	ble.n	800cb86 <_svfprintf_r+0x9da>
 800cb58:	3201      	adds	r2, #1
 800cb5a:	3110      	adds	r1, #16
 800cb5c:	2a07      	cmp	r2, #7
 800cb5e:	e9c9 5600 	strd	r5, r6, [r9]
 800cb62:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 800cb66:	ddf2      	ble.n	800cb4e <_svfprintf_r+0x9a2>
 800cb68:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb6a:	4621      	mov	r1, r4
 800cb6c:	4640      	mov	r0, r8
 800cb6e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cb72:	f002 ffe1 	bl	800fb38 <__ssprint_r>
 800cb76:	2800      	cmp	r0, #0
 800cb78:	f040 83f2 	bne.w	800d360 <_svfprintf_r+0x11b4>
 800cb7c:	3f10      	subs	r7, #16
 800cb7e:	2f10      	cmp	r7, #16
 800cb80:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800cb84:	dce8      	bgt.n	800cb58 <_svfprintf_r+0x9ac>
 800cb86:	4654      	mov	r4, sl
 800cb88:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cb8a:	46c2      	mov	sl, r8
 800cb8c:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800cb90:	f8c9 5000 	str.w	r5, [r9]
 800cb94:	3201      	adds	r2, #1
 800cb96:	187e      	adds	r6, r7, r1
 800cb98:	2a07      	cmp	r2, #7
 800cb9a:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 800cb9e:	f8c9 7004 	str.w	r7, [r9, #4]
 800cba2:	f300 83cc 	bgt.w	800d33e <_svfprintf_r+0x1192>
 800cba6:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800cbaa:	f109 0908 	add.w	r9, r9, #8
 800cbae:	e441      	b.n	800c434 <_svfprintf_r+0x288>
 800cbb0:	465d      	mov	r5, fp
 800cbb2:	2a0a      	cmp	r2, #10
 800cbb4:	f171 0300 	sbcs.w	r3, r1, #0
 800cbb8:	f080 8329 	bcs.w	800d20e <_svfprintf_r+0x1062>
 800cbbc:	3230      	adds	r2, #48	; 0x30
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 800cbc4:	46ab      	mov	fp, r5
 800cbc6:	930a      	str	r3, [sp, #40]	; 0x28
 800cbc8:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800cbcc:	e658      	b.n	800c880 <_svfprintf_r+0x6d4>
 800cbce:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cbd0:	931e      	str	r3, [sp, #120]	; 0x78
 800cbd2:	aa2c      	add	r2, sp, #176	; 0xb0
 800cbd4:	4650      	mov	r0, sl
 800cbd6:	f002 ffaf 	bl	800fb38 <__ssprint_r>
 800cbda:	2800      	cmp	r0, #0
 800cbdc:	f47f af51 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cbe0:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cbe2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cbe4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cbe8:	e436      	b.n	800c458 <_svfprintf_r+0x2ac>
 800cbea:	bf00      	nop
 800cbec:	080126c0 	.word	0x080126c0
 800cbf0:	080126d4 	.word	0x080126d4
 800cbf4:	080126c4 	.word	0x080126c4
 800cbf8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cbfa:	aa2c      	add	r2, sp, #176	; 0xb0
 800cbfc:	4650      	mov	r0, sl
 800cbfe:	f002 ff9b 	bl	800fb38 <__ssprint_r>
 800cc02:	2800      	cmp	r0, #0
 800cc04:	f47f af3d 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cc08:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cc0a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cc0e:	e435      	b.n	800c47c <_svfprintf_r+0x2d0>
 800cc10:	2c10      	cmp	r4, #16
 800cc12:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc14:	4db8      	ldr	r5, [pc, #736]	; (800cef8 <_svfprintf_r+0xd4c>)
 800cc16:	dd1f      	ble.n	800cc58 <_svfprintf_r+0xaac>
 800cc18:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800cc1c:	2710      	movs	r7, #16
 800cc1e:	e004      	b.n	800cc2a <_svfprintf_r+0xa7e>
 800cc20:	3c10      	subs	r4, #16
 800cc22:	2c10      	cmp	r4, #16
 800cc24:	f109 0908 	add.w	r9, r9, #8
 800cc28:	dd16      	ble.n	800cc58 <_svfprintf_r+0xaac>
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	3610      	adds	r6, #16
 800cc2e:	2b07      	cmp	r3, #7
 800cc30:	e9c9 5700 	strd	r5, r7, [r9]
 800cc34:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800cc38:	ddf2      	ble.n	800cc20 <_svfprintf_r+0xa74>
 800cc3a:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc3c:	4659      	mov	r1, fp
 800cc3e:	4650      	mov	r0, sl
 800cc40:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cc44:	f002 ff78 	bl	800fb38 <__ssprint_r>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	f47f af1a 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cc4e:	3c10      	subs	r4, #16
 800cc50:	2c10      	cmp	r4, #16
 800cc52:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 800cc56:	dce8      	bgt.n	800cc2a <_svfprintf_r+0xa7e>
 800cc58:	3301      	adds	r3, #1
 800cc5a:	4426      	add	r6, r4
 800cc5c:	2b07      	cmp	r3, #7
 800cc5e:	e9c9 5400 	strd	r5, r4, [r9]
 800cc62:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800cc66:	f77f ac2f 	ble.w	800c4c8 <_svfprintf_r+0x31c>
 800cc6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cc6c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc6e:	4650      	mov	r0, sl
 800cc70:	f002 ff62 	bl	800fb38 <__ssprint_r>
 800cc74:	2800      	cmp	r0, #0
 800cc76:	f47f af04 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cc7a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cc7c:	e424      	b.n	800c4c8 <_svfprintf_r+0x31c>
 800cc7e:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800cc80:	2900      	cmp	r1, #0
 800cc82:	f340 8327 	ble.w	800d2d4 <_svfprintf_r+0x1128>
 800cc86:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800cc88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cc8a:	429d      	cmp	r5, r3
 800cc8c:	bfa8      	it	ge
 800cc8e:	461d      	movge	r5, r3
 800cc90:	2d00      	cmp	r5, #0
 800cc92:	dd0b      	ble.n	800ccac <_svfprintf_r+0xb00>
 800cc94:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc96:	3301      	adds	r3, #1
 800cc98:	442e      	add	r6, r5
 800cc9a:	2b07      	cmp	r3, #7
 800cc9c:	e9c9 4500 	strd	r4, r5, [r9]
 800cca0:	962e      	str	r6, [sp, #184]	; 0xb8
 800cca2:	932d      	str	r3, [sp, #180]	; 0xb4
 800cca4:	f300 86dd 	bgt.w	800da62 <_svfprintf_r+0x18b6>
 800cca8:	f109 0908 	add.w	r9, r9, #8
 800ccac:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800ccae:	2d00      	cmp	r5, #0
 800ccb0:	bfa8      	it	ge
 800ccb2:	1b7f      	subge	r7, r7, r5
 800ccb4:	2f00      	cmp	r7, #0
 800ccb6:	f300 81f4 	bgt.w	800d0a2 <_svfprintf_r+0xef6>
 800ccba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ccbc:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800ccc0:	4423      	add	r3, r4
 800ccc2:	930a      	str	r3, [sp, #40]	; 0x28
 800ccc4:	f040 8214 	bne.w	800d0f0 <_svfprintf_r+0xf44>
 800ccc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ccca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cccc:	4293      	cmp	r3, r2
 800ccce:	db03      	blt.n	800ccd8 <_svfprintf_r+0xb2c>
 800ccd0:	f01b 0f01 	tst.w	fp, #1
 800ccd4:	f000 84a5 	beq.w	800d622 <_svfprintf_r+0x1476>
 800ccd8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ccda:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ccdc:	4416      	add	r6, r2
 800ccde:	e9c9 1200 	strd	r1, r2, [r9]
 800cce2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800cce4:	962e      	str	r6, [sp, #184]	; 0xb8
 800cce6:	3201      	adds	r2, #1
 800cce8:	2a07      	cmp	r2, #7
 800ccea:	922d      	str	r2, [sp, #180]	; 0xb4
 800ccec:	f300 86c6 	bgt.w	800da7c <_svfprintf_r+0x18d0>
 800ccf0:	f109 0908 	add.w	r9, r9, #8
 800ccf4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ccf6:	18a5      	adds	r5, r4, r2
 800ccf8:	1ad4      	subs	r4, r2, r3
 800ccfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccfc:	1aed      	subs	r5, r5, r3
 800ccfe:	42a5      	cmp	r5, r4
 800cd00:	bfa8      	it	ge
 800cd02:	4625      	movge	r5, r4
 800cd04:	2d00      	cmp	r5, #0
 800cd06:	dd0d      	ble.n	800cd24 <_svfprintf_r+0xb78>
 800cd08:	f8c9 3000 	str.w	r3, [r9]
 800cd0c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd0e:	f8c9 5004 	str.w	r5, [r9, #4]
 800cd12:	3301      	adds	r3, #1
 800cd14:	442e      	add	r6, r5
 800cd16:	2b07      	cmp	r3, #7
 800cd18:	962e      	str	r6, [sp, #184]	; 0xb8
 800cd1a:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd1c:	f300 86be 	bgt.w	800da9c <_svfprintf_r+0x18f0>
 800cd20:	f109 0908 	add.w	r9, r9, #8
 800cd24:	2d00      	cmp	r5, #0
 800cd26:	bfa8      	it	ge
 800cd28:	1b64      	subge	r4, r4, r5
 800cd2a:	2c00      	cmp	r4, #0
 800cd2c:	f77f abc3 	ble.w	800c4b6 <_svfprintf_r+0x30a>
 800cd30:	2c10      	cmp	r4, #16
 800cd32:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd34:	4d71      	ldr	r5, [pc, #452]	; (800cefc <_svfprintf_r+0xd50>)
 800cd36:	f340 835c 	ble.w	800d3f2 <_svfprintf_r+0x1246>
 800cd3a:	4632      	mov	r2, r6
 800cd3c:	2710      	movs	r7, #16
 800cd3e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cd40:	e005      	b.n	800cd4e <_svfprintf_r+0xba2>
 800cd42:	f109 0908 	add.w	r9, r9, #8
 800cd46:	3c10      	subs	r4, #16
 800cd48:	2c10      	cmp	r4, #16
 800cd4a:	f340 8351 	ble.w	800d3f0 <_svfprintf_r+0x1244>
 800cd4e:	3301      	adds	r3, #1
 800cd50:	3210      	adds	r2, #16
 800cd52:	2b07      	cmp	r3, #7
 800cd54:	e9c9 5700 	strd	r5, r7, [r9]
 800cd58:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800cd5c:	ddf1      	ble.n	800cd42 <_svfprintf_r+0xb96>
 800cd5e:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd60:	4631      	mov	r1, r6
 800cd62:	4650      	mov	r0, sl
 800cd64:	f002 fee8 	bl	800fb38 <__ssprint_r>
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	f47f ae8a 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cd6e:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800cd72:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cd76:	e7e6      	b.n	800cd46 <_svfprintf_r+0xb9a>
 800cd78:	f01b 0f01 	tst.w	fp, #1
 800cd7c:	f47f ae8e 	bne.w	800ca9c <_svfprintf_r+0x8f0>
 800cd80:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800cd82:	f8c9 4000 	str.w	r4, [r9]
 800cd86:	2301      	movs	r3, #1
 800cd88:	441f      	add	r7, r3
 800cd8a:	3601      	adds	r6, #1
 800cd8c:	2f07      	cmp	r7, #7
 800cd8e:	f8c9 3004 	str.w	r3, [r9, #4]
 800cd92:	962e      	str	r6, [sp, #184]	; 0xb8
 800cd94:	972d      	str	r7, [sp, #180]	; 0xb4
 800cd96:	f77f aeb4 	ble.w	800cb02 <_svfprintf_r+0x956>
 800cd9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cd9c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd9e:	4650      	mov	r0, sl
 800cda0:	f002 feca 	bl	800fb38 <__ssprint_r>
 800cda4:	2800      	cmp	r0, #0
 800cda6:	f47f ae6c 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cdaa:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800cdae:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cdb2:	e6a8      	b.n	800cb06 <_svfprintf_r+0x95a>
 800cdb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cdb6:	1e5c      	subs	r4, r3, #1
 800cdb8:	2c00      	cmp	r4, #0
 800cdba:	f77f aea4 	ble.w	800cb06 <_svfprintf_r+0x95a>
 800cdbe:	2c10      	cmp	r4, #16
 800cdc0:	4d4e      	ldr	r5, [pc, #312]	; (800cefc <_svfprintf_r+0xd50>)
 800cdc2:	f340 834c 	ble.w	800d45e <_svfprintf_r+0x12b2>
 800cdc6:	4632      	mov	r2, r6
 800cdc8:	2310      	movs	r3, #16
 800cdca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cdcc:	e005      	b.n	800cdda <_svfprintf_r+0xc2e>
 800cdce:	f109 0908 	add.w	r9, r9, #8
 800cdd2:	3c10      	subs	r4, #16
 800cdd4:	2c10      	cmp	r4, #16
 800cdd6:	f340 8341 	ble.w	800d45c <_svfprintf_r+0x12b0>
 800cdda:	3701      	adds	r7, #1
 800cddc:	3210      	adds	r2, #16
 800cdde:	2f07      	cmp	r7, #7
 800cde0:	e9c9 5300 	strd	r5, r3, [r9]
 800cde4:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 800cde8:	ddf1      	ble.n	800cdce <_svfprintf_r+0xc22>
 800cdea:	aa2c      	add	r2, sp, #176	; 0xb0
 800cdec:	4631      	mov	r1, r6
 800cdee:	4650      	mov	r0, sl
 800cdf0:	f002 fea2 	bl	800fb38 <__ssprint_r>
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	f47f ae44 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800cdfa:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 800cdfe:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ce02:	2310      	movs	r3, #16
 800ce04:	e7e5      	b.n	800cdd2 <_svfprintf_r+0xc26>
 800ce06:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce08:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce0a:	4650      	mov	r0, sl
 800ce0c:	f002 fe94 	bl	800fb38 <__ssprint_r>
 800ce10:	2800      	cmp	r0, #0
 800ce12:	f47f ae36 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800ce16:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ce18:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ce1c:	f7ff bb38 	b.w	800c490 <_svfprintf_r+0x2e4>
 800ce20:	f015 0310 	ands.w	r3, r5, #16
 800ce24:	d160      	bne.n	800cee8 <_svfprintf_r+0xd3c>
 800ce26:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 800ce2a:	f000 8373 	beq.w	800d514 <_svfprintf_r+0x1368>
 800ce2e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ce30:	f850 2b04 	ldr.w	r2, [r0], #4
 800ce34:	900e      	str	r0, [sp, #56]	; 0x38
 800ce36:	4619      	mov	r1, r3
 800ce38:	b292      	uxth	r2, r2
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	e45a      	b.n	800c6f4 <_svfprintf_r+0x548>
 800ce3e:	f01b 0310 	ands.w	r3, fp, #16
 800ce42:	d168      	bne.n	800cf16 <_svfprintf_r+0xd6a>
 800ce44:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800ce48:	f000 8356 	beq.w	800d4f8 <_svfprintf_r+0x134c>
 800ce4c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ce4e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ce52:	900e      	str	r0, [sp, #56]	; 0x38
 800ce54:	4619      	mov	r1, r3
 800ce56:	b292      	uxth	r2, r2
 800ce58:	e4af      	b.n	800c7ba <_svfprintf_r+0x60e>
 800ce5a:	4252      	negs	r2, r2
 800ce5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800ce60:	465d      	mov	r5, fp
 800ce62:	202d      	movs	r0, #45	; 0x2d
 800ce64:	2301      	movs	r3, #1
 800ce66:	e446      	b.n	800c6f6 <_svfprintf_r+0x54a>
 800ce68:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce6a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce6c:	4650      	mov	r0, sl
 800ce6e:	f002 fe63 	bl	800fb38 <__ssprint_r>
 800ce72:	2800      	cmp	r0, #0
 800ce74:	f47f ae05 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800ce78:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800ce7c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ce80:	e61b      	b.n	800caba <_svfprintf_r+0x90e>
 800ce82:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce84:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce86:	4650      	mov	r0, sl
 800ce88:	f002 fe56 	bl	800fb38 <__ssprint_r>
 800ce8c:	2800      	cmp	r0, #0
 800ce8e:	f47f adf8 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800ce92:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800ce96:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ce9a:	e61b      	b.n	800cad4 <_svfprintf_r+0x928>
 800ce9c:	f01b 0f01 	tst.w	fp, #1
 800cea0:	f43f ab09 	beq.w	800c4b6 <_svfprintf_r+0x30a>
 800cea4:	e538      	b.n	800c918 <_svfprintf_r+0x76c>
 800cea6:	930e      	str	r3, [sp, #56]	; 0x38
 800cea8:	f898 3000 	ldrb.w	r3, [r8]
 800ceac:	f7ff b9d7 	b.w	800c25e <_svfprintf_r+0xb2>
 800ceb0:	ac58      	add	r4, sp, #352	; 0x160
 800ceb2:	e4e5      	b.n	800c880 <_svfprintf_r+0x6d4>
 800ceb4:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800ceb8:	f040 83bd 	bne.w	800d636 <_svfprintf_r+0x148a>
 800cebc:	f853 2b04 	ldr.w	r2, [r3], #4
 800cec0:	930e      	str	r3, [sp, #56]	; 0x38
 800cec2:	17d1      	asrs	r1, r2, #31
 800cec4:	460b      	mov	r3, r1
 800cec6:	f7ff bbc4 	b.w	800c652 <_svfprintf_r+0x4a6>
 800ceca:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cecc:	2b00      	cmp	r3, #0
 800cece:	f43f aa4b 	beq.w	800c368 <_svfprintf_r+0x1bc>
 800ced2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ced4:	781b      	ldrb	r3, [r3, #0]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	f43f aa46 	beq.w	800c368 <_svfprintf_r+0x1bc>
 800cedc:	f898 3000 	ldrb.w	r3, [r8]
 800cee0:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 800cee4:	f7ff b9bb 	b.w	800c25e <_svfprintf_r+0xb2>
 800cee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ceea:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceee:	930e      	str	r3, [sp, #56]	; 0x38
 800cef0:	2301      	movs	r3, #1
 800cef2:	f7ff bbff 	b.w	800c6f4 <_svfprintf_r+0x548>
 800cef6:	bf00      	nop
 800cef8:	080126c4 	.word	0x080126c4
 800cefc:	080126d4 	.word	0x080126d4
 800cf00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf02:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf04:	f853 1b04 	ldr.w	r1, [r3], #4
 800cf08:	930e      	str	r3, [sp, #56]	; 0x38
 800cf0a:	17c2      	asrs	r2, r0, #31
 800cf0c:	e9c1 0200 	strd	r0, r2, [r1]
 800cf10:	4644      	mov	r4, r8
 800cf12:	f7ff b979 	b.w	800c208 <_svfprintf_r+0x5c>
 800cf16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf18:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf1c:	930e      	str	r3, [sp, #56]	; 0x38
 800cf1e:	e44c      	b.n	800c7ba <_svfprintf_r+0x60e>
 800cf20:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800cf24:	4602      	mov	r2, r0
 800cf26:	460b      	mov	r3, r1
 800cf28:	f7f4 f82e 	bl	8000f88 <__aeabi_dcmpun>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	f040 8675 	bne.w	800dc1c <_svfprintf_r+0x1a70>
 800cf32:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf34:	2b61      	cmp	r3, #97	; 0x61
 800cf36:	f000 855b 	beq.w	800d9f0 <_svfprintf_r+0x1844>
 800cf3a:	2b41      	cmp	r3, #65	; 0x41
 800cf3c:	f000 85ac 	beq.w	800da98 <_svfprintf_r+0x18ec>
 800cf40:	9b08      	ldr	r3, [sp, #32]
 800cf42:	3301      	adds	r3, #1
 800cf44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf46:	f023 0320 	bic.w	r3, r3, #32
 800cf4a:	9307      	str	r3, [sp, #28]
 800cf4c:	f000 8463 	beq.w	800d816 <_svfprintf_r+0x166a>
 800cf50:	2b47      	cmp	r3, #71	; 0x47
 800cf52:	d104      	bne.n	800cf5e <_svfprintf_r+0xdb2>
 800cf54:	9b08      	ldr	r3, [sp, #32]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	bf08      	it	eq
 800cf5a:	2301      	moveq	r3, #1
 800cf5c:	9308      	str	r3, [sp, #32]
 800cf5e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800cf62:	460a      	mov	r2, r1
 800cf64:	2a00      	cmp	r2, #0
 800cf66:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800cf6a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800cf6e:	f2c0 85e1 	blt.w	800db34 <_svfprintf_r+0x1988>
 800cf72:	469b      	mov	fp, r3
 800cf74:	2300      	movs	r3, #0
 800cf76:	4616      	mov	r6, r2
 800cf78:	931e      	str	r3, [sp, #120]	; 0x78
 800cf7a:	4607      	mov	r7, r0
 800cf7c:	930d      	str	r3, [sp, #52]	; 0x34
 800cf7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf80:	3b41      	subs	r3, #65	; 0x41
 800cf82:	2b25      	cmp	r3, #37	; 0x25
 800cf84:	f200 8367 	bhi.w	800d656 <_svfprintf_r+0x14aa>
 800cf88:	e8df f013 	tbh	[pc, r3, lsl #1]
 800cf8c:	03650452 	.word	0x03650452
 800cf90:	03650365 	.word	0x03650365
 800cf94:	044e0449 	.word	0x044e0449
 800cf98:	03650365 	.word	0x03650365
 800cf9c:	03650365 	.word	0x03650365
 800cfa0:	03650365 	.word	0x03650365
 800cfa4:	03650365 	.word	0x03650365
 800cfa8:	03650365 	.word	0x03650365
 800cfac:	03650365 	.word	0x03650365
 800cfb0:	03650365 	.word	0x03650365
 800cfb4:	03650365 	.word	0x03650365
 800cfb8:	03650365 	.word	0x03650365
 800cfbc:	03650365 	.word	0x03650365
 800cfc0:	03650365 	.word	0x03650365
 800cfc4:	03650365 	.word	0x03650365
 800cfc8:	03650365 	.word	0x03650365
 800cfcc:	03650365 	.word	0x03650365
 800cfd0:	03650365 	.word	0x03650365
 800cfd4:	044e0449 	.word	0x044e0449
 800cfd8:	9310      	str	r3, [sp, #64]	; 0x40
 800cfda:	465d      	mov	r5, fp
 800cfdc:	f7ff bbf4 	b.w	800c7c8 <_svfprintf_r+0x61c>
 800cfe0:	9310      	str	r3, [sp, #64]	; 0x40
 800cfe2:	4bb7      	ldr	r3, [pc, #732]	; (800d2c0 <_svfprintf_r+0x1114>)
 800cfe4:	9318      	str	r3, [sp, #96]	; 0x60
 800cfe6:	f01b 0120 	ands.w	r1, fp, #32
 800cfea:	f000 80fc 	beq.w	800d1e6 <_svfprintf_r+0x103a>
 800cfee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cff0:	3307      	adds	r3, #7
 800cff2:	f023 0307 	bic.w	r3, r3, #7
 800cff6:	6859      	ldr	r1, [r3, #4]
 800cff8:	f853 2b08 	ldr.w	r2, [r3], #8
 800cffc:	930e      	str	r3, [sp, #56]	; 0x38
 800cffe:	f01b 0f01 	tst.w	fp, #1
 800d002:	d00a      	beq.n	800d01a <_svfprintf_r+0xe6e>
 800d004:	ea52 0301 	orrs.w	r3, r2, r1
 800d008:	d007      	beq.n	800d01a <_svfprintf_r+0xe6e>
 800d00a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d00c:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800d010:	2330      	movs	r3, #48	; 0x30
 800d012:	f04b 0b02 	orr.w	fp, fp, #2
 800d016:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800d01a:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800d01e:	2302      	movs	r3, #2
 800d020:	f7ff bb68 	b.w	800c6f4 <_svfprintf_r+0x548>
 800d024:	9310      	str	r3, [sp, #64]	; 0x40
 800d026:	f7ff bbbc 	b.w	800c7a2 <_svfprintf_r+0x5f6>
 800d02a:	9310      	str	r3, [sp, #64]	; 0x40
 800d02c:	4ba5      	ldr	r3, [pc, #660]	; (800d2c4 <_svfprintf_r+0x1118>)
 800d02e:	9318      	str	r3, [sp, #96]	; 0x60
 800d030:	e7d9      	b.n	800cfe6 <_svfprintf_r+0xe3a>
 800d032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d034:	2101      	movs	r1, #1
 800d036:	f853 2b04 	ldr.w	r2, [r3], #4
 800d03a:	9107      	str	r1, [sp, #28]
 800d03c:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800d040:	930e      	str	r3, [sp, #56]	; 0x38
 800d042:	910a      	str	r1, [sp, #40]	; 0x28
 800d044:	ac3f      	add	r4, sp, #252	; 0xfc
 800d046:	f7ff babb 	b.w	800c5c0 <_svfprintf_r+0x414>
 800d04a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d04c:	aa2c      	add	r2, sp, #176	; 0xb0
 800d04e:	4650      	mov	r0, sl
 800d050:	f002 fd72 	bl	800fb38 <__ssprint_r>
 800d054:	2800      	cmp	r0, #0
 800d056:	f47f ad14 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d05a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d05c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d060:	e468      	b.n	800c934 <_svfprintf_r+0x788>
 800d062:	2140      	movs	r1, #64	; 0x40
 800d064:	4650      	mov	r0, sl
 800d066:	f7fe fde5 	bl	800bc34 <_malloc_r>
 800d06a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d06c:	6018      	str	r0, [r3, #0]
 800d06e:	6118      	str	r0, [r3, #16]
 800d070:	2800      	cmp	r0, #0
 800d072:	f000 8660 	beq.w	800dd36 <_svfprintf_r+0x1b8a>
 800d076:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d078:	2340      	movs	r3, #64	; 0x40
 800d07a:	6153      	str	r3, [r2, #20]
 800d07c:	f7ff b8b2 	b.w	800c1e4 <_svfprintf_r+0x38>
 800d080:	9b08      	ldr	r3, [sp, #32]
 800d082:	940d      	str	r4, [sp, #52]	; 0x34
 800d084:	2b06      	cmp	r3, #6
 800d086:	4621      	mov	r1, r4
 800d088:	bf28      	it	cs
 800d08a:	2306      	movcs	r3, #6
 800d08c:	9408      	str	r4, [sp, #32]
 800d08e:	4622      	mov	r2, r4
 800d090:	9307      	str	r3, [sp, #28]
 800d092:	4c8d      	ldr	r4, [pc, #564]	; (800d2c8 <_svfprintf_r+0x111c>)
 800d094:	970e      	str	r7, [sp, #56]	; 0x38
 800d096:	930a      	str	r3, [sp, #40]	; 0x28
 800d098:	9112      	str	r1, [sp, #72]	; 0x48
 800d09a:	9116      	str	r1, [sp, #88]	; 0x58
 800d09c:	9111      	str	r1, [sp, #68]	; 0x44
 800d09e:	f7ff ba69 	b.w	800c574 <_svfprintf_r+0x3c8>
 800d0a2:	2f10      	cmp	r7, #16
 800d0a4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d0a6:	4d89      	ldr	r5, [pc, #548]	; (800d2cc <_svfprintf_r+0x1120>)
 800d0a8:	f340 8245 	ble.w	800d536 <_svfprintf_r+0x138a>
 800d0ac:	4632      	mov	r2, r6
 800d0ae:	4626      	mov	r6, r4
 800d0b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d0b2:	e005      	b.n	800d0c0 <_svfprintf_r+0xf14>
 800d0b4:	f109 0908 	add.w	r9, r9, #8
 800d0b8:	3f10      	subs	r7, #16
 800d0ba:	2f10      	cmp	r7, #16
 800d0bc:	f340 8239 	ble.w	800d532 <_svfprintf_r+0x1386>
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	3210      	adds	r2, #16
 800d0c4:	2110      	movs	r1, #16
 800d0c6:	2b07      	cmp	r3, #7
 800d0c8:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800d0cc:	f8c9 5000 	str.w	r5, [r9]
 800d0d0:	f8c9 1004 	str.w	r1, [r9, #4]
 800d0d4:	ddee      	ble.n	800d0b4 <_svfprintf_r+0xf08>
 800d0d6:	aa2c      	add	r2, sp, #176	; 0xb0
 800d0d8:	4621      	mov	r1, r4
 800d0da:	4650      	mov	r0, sl
 800d0dc:	f002 fd2c 	bl	800fb38 <__ssprint_r>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	f47f acce 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d0e6:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800d0ea:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d0ee:	e7e3      	b.n	800d0b8 <_svfprintf_r+0xf0c>
 800d0f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0f2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d0f4:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800d0f8:	464a      	mov	r2, r9
 800d0fa:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800d0fe:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800d102:	18e3      	adds	r3, r4, r3
 800d104:	9308      	str	r3, [sp, #32]
 800d106:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800d108:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800d10c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800d110:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d112:	9410      	str	r4, [sp, #64]	; 0x40
 800d114:	4631      	mov	r1, r6
 800d116:	f1b9 0f00 	cmp.w	r9, #0
 800d11a:	d02e      	beq.n	800d17a <_svfprintf_r+0xfce>
 800d11c:	bb83      	cbnz	r3, 800d180 <_svfprintf_r+0xfd4>
 800d11e:	3f01      	subs	r7, #1
 800d120:	f109 39ff 	add.w	r9, r9, #4294967295
 800d124:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800d126:	e9c2 3b00 	strd	r3, fp, [r2]
 800d12a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d12c:	3301      	adds	r3, #1
 800d12e:	4459      	add	r1, fp
 800d130:	2b07      	cmp	r3, #7
 800d132:	912e      	str	r1, [sp, #184]	; 0xb8
 800d134:	932d      	str	r3, [sp, #180]	; 0xb4
 800d136:	dc5f      	bgt.n	800d1f8 <_svfprintf_r+0x104c>
 800d138:	3208      	adds	r2, #8
 800d13a:	9b08      	ldr	r3, [sp, #32]
 800d13c:	7838      	ldrb	r0, [r7, #0]
 800d13e:	1b5b      	subs	r3, r3, r5
 800d140:	4283      	cmp	r3, r0
 800d142:	bfa8      	it	ge
 800d144:	4603      	movge	r3, r0
 800d146:	2b00      	cmp	r3, #0
 800d148:	461e      	mov	r6, r3
 800d14a:	dd0b      	ble.n	800d164 <_svfprintf_r+0xfb8>
 800d14c:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800d14e:	3001      	adds	r0, #1
 800d150:	4419      	add	r1, r3
 800d152:	2807      	cmp	r0, #7
 800d154:	e9c2 5300 	strd	r5, r3, [r2]
 800d158:	912e      	str	r1, [sp, #184]	; 0xb8
 800d15a:	902d      	str	r0, [sp, #180]	; 0xb4
 800d15c:	f300 8156 	bgt.w	800d40c <_svfprintf_r+0x1260>
 800d160:	7838      	ldrb	r0, [r7, #0]
 800d162:	3208      	adds	r2, #8
 800d164:	2e00      	cmp	r6, #0
 800d166:	bfac      	ite	ge
 800d168:	1b84      	subge	r4, r0, r6
 800d16a:	4604      	movlt	r4, r0
 800d16c:	2c00      	cmp	r4, #0
 800d16e:	dc0b      	bgt.n	800d188 <_svfprintf_r+0xfdc>
 800d170:	4405      	add	r5, r0
 800d172:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d174:	f1b9 0f00 	cmp.w	r9, #0
 800d178:	d1d0      	bne.n	800d11c <_svfprintf_r+0xf70>
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	f000 83d4 	beq.w	800d928 <_svfprintf_r+0x177c>
 800d180:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d182:	3b01      	subs	r3, #1
 800d184:	9312      	str	r3, [sp, #72]	; 0x48
 800d186:	e7cd      	b.n	800d124 <_svfprintf_r+0xf78>
 800d188:	2c10      	cmp	r4, #16
 800d18a:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800d18c:	dd1d      	ble.n	800d1ca <_svfprintf_r+0x101e>
 800d18e:	2610      	movs	r6, #16
 800d190:	e004      	b.n	800d19c <_svfprintf_r+0xff0>
 800d192:	3c10      	subs	r4, #16
 800d194:	2c10      	cmp	r4, #16
 800d196:	f102 0208 	add.w	r2, r2, #8
 800d19a:	dd16      	ble.n	800d1ca <_svfprintf_r+0x101e>
 800d19c:	3001      	adds	r0, #1
 800d19e:	4b4b      	ldr	r3, [pc, #300]	; (800d2cc <_svfprintf_r+0x1120>)
 800d1a0:	3110      	adds	r1, #16
 800d1a2:	2807      	cmp	r0, #7
 800d1a4:	e9c2 3600 	strd	r3, r6, [r2]
 800d1a8:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800d1ac:	ddf1      	ble.n	800d192 <_svfprintf_r+0xfe6>
 800d1ae:	aa2c      	add	r2, sp, #176	; 0xb0
 800d1b0:	4641      	mov	r1, r8
 800d1b2:	4650      	mov	r0, sl
 800d1b4:	f002 fcc0 	bl	800fb38 <__ssprint_r>
 800d1b8:	2800      	cmp	r0, #0
 800d1ba:	f47f ac62 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d1be:	3c10      	subs	r4, #16
 800d1c0:	2c10      	cmp	r4, #16
 800d1c2:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 800d1c6:	aa2f      	add	r2, sp, #188	; 0xbc
 800d1c8:	dce8      	bgt.n	800d19c <_svfprintf_r+0xff0>
 800d1ca:	3001      	adds	r0, #1
 800d1cc:	4b3f      	ldr	r3, [pc, #252]	; (800d2cc <_svfprintf_r+0x1120>)
 800d1ce:	6054      	str	r4, [r2, #4]
 800d1d0:	4421      	add	r1, r4
 800d1d2:	2807      	cmp	r0, #7
 800d1d4:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800d1d8:	6013      	str	r3, [r2, #0]
 800d1da:	f300 83fb 	bgt.w	800d9d4 <_svfprintf_r+0x1828>
 800d1de:	7838      	ldrb	r0, [r7, #0]
 800d1e0:	3208      	adds	r2, #8
 800d1e2:	4405      	add	r5, r0
 800d1e4:	e7c5      	b.n	800d172 <_svfprintf_r+0xfc6>
 800d1e6:	f01b 0310 	ands.w	r3, fp, #16
 800d1ea:	f000 80bc 	beq.w	800d366 <_svfprintf_r+0x11ba>
 800d1ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d1f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1f4:	930e      	str	r3, [sp, #56]	; 0x38
 800d1f6:	e702      	b.n	800cffe <_svfprintf_r+0xe52>
 800d1f8:	aa2c      	add	r2, sp, #176	; 0xb0
 800d1fa:	4641      	mov	r1, r8
 800d1fc:	4650      	mov	r0, sl
 800d1fe:	f002 fc9b 	bl	800fb38 <__ssprint_r>
 800d202:	2800      	cmp	r0, #0
 800d204:	f47f ac3d 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d208:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800d20a:	aa2f      	add	r2, sp, #188	; 0xbc
 800d20c:	e795      	b.n	800d13a <_svfprintf_r+0xf8e>
 800d20e:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800d212:	4b2f      	ldr	r3, [pc, #188]	; (800d2d0 <_svfprintf_r+0x1124>)
 800d214:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800d218:	f8cd 801c 	str.w	r8, [sp, #28]
 800d21c:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 800d220:	f04f 0c00 	mov.w	ip, #0
 800d224:	ac58      	add	r4, sp, #352	; 0x160
 800d226:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 800d22a:	950a      	str	r5, [sp, #40]	; 0x28
 800d22c:	e005      	b.n	800d23a <_svfprintf_r+0x108e>
 800d22e:	2a0a      	cmp	r2, #10
 800d230:	f171 0100 	sbcs.w	r1, r1, #0
 800d234:	d334      	bcc.n	800d2a0 <_svfprintf_r+0x10f4>
 800d236:	4642      	mov	r2, r8
 800d238:	4631      	mov	r1, r6
 800d23a:	1850      	adds	r0, r2, r1
 800d23c:	f140 0000 	adc.w	r0, r0, #0
 800d240:	fba3 5600 	umull	r5, r6, r3, r0
 800d244:	f026 0503 	bic.w	r5, r6, #3
 800d248:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 800d24c:	1b40      	subs	r0, r0, r5
 800d24e:	1a15      	subs	r5, r2, r0
 800d250:	f161 0e00 	sbc.w	lr, r1, #0
 800d254:	fb0b f605 	mul.w	r6, fp, r5
 800d258:	fb03 660e 	mla	r6, r3, lr, r6
 800d25c:	fba5 8503 	umull	r8, r5, r5, r3
 800d260:	442e      	add	r6, r5
 800d262:	f008 0e01 	and.w	lr, r8, #1
 800d266:	2505      	movs	r5, #5
 800d268:	fbae 5e05 	umull	r5, lr, lr, r5
 800d26c:	182d      	adds	r5, r5, r0
 800d26e:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800d272:	3530      	adds	r5, #48	; 0x30
 800d274:	f804 5c01 	strb.w	r5, [r4, #-1]
 800d278:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 800d27c:	f10c 0c01 	add.w	ip, ip, #1
 800d280:	3c01      	subs	r4, #1
 800d282:	0876      	lsrs	r6, r6, #1
 800d284:	2f00      	cmp	r7, #0
 800d286:	d0d2      	beq.n	800d22e <_svfprintf_r+0x1082>
 800d288:	f899 0000 	ldrb.w	r0, [r9]
 800d28c:	4584      	cmp	ip, r0
 800d28e:	d1ce      	bne.n	800d22e <_svfprintf_r+0x1082>
 800d290:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800d294:	d0cb      	beq.n	800d22e <_svfprintf_r+0x1082>
 800d296:	2a0a      	cmp	r2, #10
 800d298:	f171 0100 	sbcs.w	r1, r1, #0
 800d29c:	f080 8198 	bcs.w	800d5d0 <_svfprintf_r+0x1424>
 800d2a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d2a2:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800d2a6:	ab58      	add	r3, sp, #352	; 0x160
 800d2a8:	1b1b      	subs	r3, r3, r4
 800d2aa:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d2ae:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800d2b2:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800d2b6:	46ab      	mov	fp, r5
 800d2b8:	930a      	str	r3, [sp, #40]	; 0x28
 800d2ba:	f7ff bae1 	b.w	800c880 <_svfprintf_r+0x6d4>
 800d2be:	bf00      	nop
 800d2c0:	08012690 	.word	0x08012690
 800d2c4:	080126a4 	.word	0x080126a4
 800d2c8:	080126b8 	.word	0x080126b8
 800d2cc:	080126d4 	.word	0x080126d4
 800d2d0:	cccccccd 	.word	0xcccccccd
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	f8c9 3004 	str.w	r3, [r9, #4]
 800d2da:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d2dc:	4aba      	ldr	r2, [pc, #744]	; (800d5c8 <_svfprintf_r+0x141c>)
 800d2de:	f8c9 2000 	str.w	r2, [r9]
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	3601      	adds	r6, #1
 800d2e6:	2b07      	cmp	r3, #7
 800d2e8:	962e      	str	r6, [sp, #184]	; 0xb8
 800d2ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800d2ec:	f300 818c 	bgt.w	800d608 <_svfprintf_r+0x145c>
 800d2f0:	f109 0908 	add.w	r9, r9, #8
 800d2f4:	2900      	cmp	r1, #0
 800d2f6:	f040 80be 	bne.w	800d476 <_svfprintf_r+0x12ca>
 800d2fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d2fc:	f00b 0301 	and.w	r3, fp, #1
 800d300:	4313      	orrs	r3, r2
 800d302:	f43f a8d8 	beq.w	800c4b6 <_svfprintf_r+0x30a>
 800d306:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d308:	9919      	ldr	r1, [sp, #100]	; 0x64
 800d30a:	199a      	adds	r2, r3, r6
 800d30c:	e9c9 1300 	strd	r1, r3, [r9]
 800d310:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d312:	922e      	str	r2, [sp, #184]	; 0xb8
 800d314:	3301      	adds	r3, #1
 800d316:	2b07      	cmp	r3, #7
 800d318:	932d      	str	r3, [sp, #180]	; 0xb4
 800d31a:	f300 826e 	bgt.w	800d7fa <_svfprintf_r+0x164e>
 800d31e:	f109 0908 	add.w	r9, r9, #8
 800d322:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d324:	f8c9 4000 	str.w	r4, [r9]
 800d328:	3301      	adds	r3, #1
 800d32a:	188e      	adds	r6, r1, r2
 800d32c:	2b07      	cmp	r3, #7
 800d32e:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800d332:	f8c9 1004 	str.w	r1, [r9, #4]
 800d336:	f77f a8bc 	ble.w	800c4b2 <_svfprintf_r+0x306>
 800d33a:	f7ff bbf1 	b.w	800cb20 <_svfprintf_r+0x974>
 800d33e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d340:	931e      	str	r3, [sp, #120]	; 0x78
 800d342:	aa2c      	add	r2, sp, #176	; 0xb0
 800d344:	4650      	mov	r0, sl
 800d346:	f002 fbf7 	bl	800fb38 <__ssprint_r>
 800d34a:	2800      	cmp	r0, #0
 800d34c:	f47f ab99 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d350:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d354:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d356:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d358:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d35c:	f7ff b86a 	b.w	800c434 <_svfprintf_r+0x288>
 800d360:	46c2      	mov	sl, r8
 800d362:	f7ff bb8e 	b.w	800ca82 <_svfprintf_r+0x8d6>
 800d366:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800d36a:	f000 80b8 	beq.w	800d4de <_svfprintf_r+0x1332>
 800d36e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d370:	f850 2b04 	ldr.w	r2, [r0], #4
 800d374:	900e      	str	r0, [sp, #56]	; 0x38
 800d376:	4619      	mov	r1, r3
 800d378:	b292      	uxth	r2, r2
 800d37a:	e640      	b.n	800cffe <_svfprintf_r+0xe52>
 800d37c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d37e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d380:	4650      	mov	r0, sl
 800d382:	f002 fbd9 	bl	800fb38 <__ssprint_r>
 800d386:	2800      	cmp	r0, #0
 800d388:	f47f ab7b 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d38c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d38e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d392:	f7ff babc 	b.w	800c90e <_svfprintf_r+0x762>
 800d396:	ae2a      	add	r6, sp, #168	; 0xa8
 800d398:	2208      	movs	r2, #8
 800d39a:	2100      	movs	r1, #0
 800d39c:	4630      	mov	r0, r6
 800d39e:	9425      	str	r4, [sp, #148]	; 0x94
 800d3a0:	f7fe fbb0 	bl	800bb04 <memset>
 800d3a4:	9b08      	ldr	r3, [sp, #32]
 800d3a6:	1c5a      	adds	r2, r3, #1
 800d3a8:	f000 80d4 	beq.w	800d554 <_svfprintf_r+0x13a8>
 800d3ac:	2500      	movs	r5, #0
 800d3ae:	f8cd 801c 	str.w	r8, [sp, #28]
 800d3b2:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800d3b6:	46a8      	mov	r8, r5
 800d3b8:	469b      	mov	fp, r3
 800d3ba:	e00c      	b.n	800d3d6 <_svfprintf_r+0x122a>
 800d3bc:	a93f      	add	r1, sp, #252	; 0xfc
 800d3be:	4650      	mov	r0, sl
 800d3c0:	f002 fb86 	bl	800fad0 <_wcrtomb_r>
 800d3c4:	1c43      	adds	r3, r0, #1
 800d3c6:	4440      	add	r0, r8
 800d3c8:	f000 83b8 	beq.w	800db3c <_svfprintf_r+0x1990>
 800d3cc:	4558      	cmp	r0, fp
 800d3ce:	dc08      	bgt.n	800d3e2 <_svfprintf_r+0x1236>
 800d3d0:	f000 8435 	beq.w	800dc3e <_svfprintf_r+0x1a92>
 800d3d4:	4680      	mov	r8, r0
 800d3d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800d3d8:	5952      	ldr	r2, [r2, r5]
 800d3da:	4633      	mov	r3, r6
 800d3dc:	3504      	adds	r5, #4
 800d3de:	2a00      	cmp	r2, #0
 800d3e0:	d1ec      	bne.n	800d3bc <_svfprintf_r+0x1210>
 800d3e2:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800d3e6:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800d3ea:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d3ee:	e0be      	b.n	800d56e <_svfprintf_r+0x13c2>
 800d3f0:	4616      	mov	r6, r2
 800d3f2:	3301      	adds	r3, #1
 800d3f4:	4426      	add	r6, r4
 800d3f6:	2b07      	cmp	r3, #7
 800d3f8:	f8c9 5000 	str.w	r5, [r9]
 800d3fc:	f8c9 4004 	str.w	r4, [r9, #4]
 800d400:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800d404:	f77f a855 	ble.w	800c4b2 <_svfprintf_r+0x306>
 800d408:	f7ff bb8a 	b.w	800cb20 <_svfprintf_r+0x974>
 800d40c:	aa2c      	add	r2, sp, #176	; 0xb0
 800d40e:	4641      	mov	r1, r8
 800d410:	4650      	mov	r0, sl
 800d412:	f002 fb91 	bl	800fb38 <__ssprint_r>
 800d416:	2800      	cmp	r0, #0
 800d418:	f47f ab33 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d41c:	7838      	ldrb	r0, [r7, #0]
 800d41e:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800d420:	aa2f      	add	r2, sp, #188	; 0xbc
 800d422:	e69f      	b.n	800d164 <_svfprintf_r+0xfb8>
 800d424:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d426:	aa2c      	add	r2, sp, #176	; 0xb0
 800d428:	4650      	mov	r0, sl
 800d42a:	f002 fb85 	bl	800fb38 <__ssprint_r>
 800d42e:	2800      	cmp	r0, #0
 800d430:	f47f ab27 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d434:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d436:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d43a:	f7ff b823 	b.w	800c484 <_svfprintf_r+0x2d8>
 800d43e:	2b01      	cmp	r3, #1
 800d440:	465d      	mov	r5, fp
 800d442:	f47f aa09 	bne.w	800c858 <_svfprintf_r+0x6ac>
 800d446:	f7ff bbb9 	b.w	800cbbc <_svfprintf_r+0xa10>
 800d44a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d44c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d44e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d452:	4644      	mov	r4, r8
 800d454:	6011      	str	r1, [r2, #0]
 800d456:	930e      	str	r3, [sp, #56]	; 0x38
 800d458:	f7fe bed6 	b.w	800c208 <_svfprintf_r+0x5c>
 800d45c:	4616      	mov	r6, r2
 800d45e:	3701      	adds	r7, #1
 800d460:	4426      	add	r6, r4
 800d462:	2f07      	cmp	r7, #7
 800d464:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800d468:	f8c9 5000 	str.w	r5, [r9]
 800d46c:	f8c9 4004 	str.w	r4, [r9, #4]
 800d470:	f77f ab47 	ble.w	800cb02 <_svfprintf_r+0x956>
 800d474:	e491      	b.n	800cd9a <_svfprintf_r+0xbee>
 800d476:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d478:	9819      	ldr	r0, [sp, #100]	; 0x64
 800d47a:	199a      	adds	r2, r3, r6
 800d47c:	e9c9 0300 	strd	r0, r3, [r9]
 800d480:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d482:	922e      	str	r2, [sp, #184]	; 0xb8
 800d484:	3301      	adds	r3, #1
 800d486:	2b07      	cmp	r3, #7
 800d488:	932d      	str	r3, [sp, #180]	; 0xb4
 800d48a:	f300 81b6 	bgt.w	800d7fa <_svfprintf_r+0x164e>
 800d48e:	f109 0908 	add.w	r9, r9, #8
 800d492:	2900      	cmp	r1, #0
 800d494:	f6bf af45 	bge.w	800d322 <_svfprintf_r+0x1176>
 800d498:	424f      	negs	r7, r1
 800d49a:	3110      	adds	r1, #16
 800d49c:	4d4b      	ldr	r5, [pc, #300]	; (800d5cc <_svfprintf_r+0x1420>)
 800d49e:	f280 8388 	bge.w	800dbb2 <_svfprintf_r+0x1a06>
 800d4a2:	4649      	mov	r1, r9
 800d4a4:	2610      	movs	r6, #16
 800d4a6:	46a1      	mov	r9, r4
 800d4a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d4aa:	e004      	b.n	800d4b6 <_svfprintf_r+0x130a>
 800d4ac:	3108      	adds	r1, #8
 800d4ae:	3f10      	subs	r7, #16
 800d4b0:	2f10      	cmp	r7, #16
 800d4b2:	f340 837c 	ble.w	800dbae <_svfprintf_r+0x1a02>
 800d4b6:	3301      	adds	r3, #1
 800d4b8:	3210      	adds	r2, #16
 800d4ba:	2b07      	cmp	r3, #7
 800d4bc:	e9c1 5600 	strd	r5, r6, [r1]
 800d4c0:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800d4c4:	ddf2      	ble.n	800d4ac <_svfprintf_r+0x1300>
 800d4c6:	aa2c      	add	r2, sp, #176	; 0xb0
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	4650      	mov	r0, sl
 800d4cc:	f002 fb34 	bl	800fb38 <__ssprint_r>
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	f47f aad6 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d4d6:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800d4da:	a92f      	add	r1, sp, #188	; 0xbc
 800d4dc:	e7e7      	b.n	800d4ae <_svfprintf_r+0x1302>
 800d4de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4e0:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800d4e4:	bf1a      	itte	ne
 800d4e6:	4611      	movne	r1, r2
 800d4e8:	f853 2b04 	ldrne.w	r2, [r3], #4
 800d4ec:	f853 2b04 	ldreq.w	r2, [r3], #4
 800d4f0:	930e      	str	r3, [sp, #56]	; 0x38
 800d4f2:	bf18      	it	ne
 800d4f4:	b2d2      	uxtbne	r2, r2
 800d4f6:	e582      	b.n	800cffe <_svfprintf_r+0xe52>
 800d4f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4fa:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800d4fe:	bf1a      	itte	ne
 800d500:	4611      	movne	r1, r2
 800d502:	f853 2b04 	ldrne.w	r2, [r3], #4
 800d506:	f853 2b04 	ldreq.w	r2, [r3], #4
 800d50a:	930e      	str	r3, [sp, #56]	; 0x38
 800d50c:	bf18      	it	ne
 800d50e:	b2d2      	uxtbne	r2, r2
 800d510:	f7ff b953 	b.w	800c7ba <_svfprintf_r+0x60e>
 800d514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d516:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 800d51a:	bf1a      	itte	ne
 800d51c:	4611      	movne	r1, r2
 800d51e:	f853 2b04 	ldrne.w	r2, [r3], #4
 800d522:	f853 2b04 	ldreq.w	r2, [r3], #4
 800d526:	930e      	str	r3, [sp, #56]	; 0x38
 800d528:	bf18      	it	ne
 800d52a:	b2d2      	uxtbne	r2, r2
 800d52c:	2301      	movs	r3, #1
 800d52e:	f7ff b8e1 	b.w	800c6f4 <_svfprintf_r+0x548>
 800d532:	4634      	mov	r4, r6
 800d534:	4616      	mov	r6, r2
 800d536:	3301      	adds	r3, #1
 800d538:	443e      	add	r6, r7
 800d53a:	2b07      	cmp	r3, #7
 800d53c:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800d540:	f8c9 5000 	str.w	r5, [r9]
 800d544:	f8c9 7004 	str.w	r7, [r9, #4]
 800d548:	f300 814a 	bgt.w	800d7e0 <_svfprintf_r+0x1634>
 800d54c:	f109 0908 	add.w	r9, r9, #8
 800d550:	f7ff bbb3 	b.w	800ccba <_svfprintf_r+0xb0e>
 800d554:	2300      	movs	r3, #0
 800d556:	4619      	mov	r1, r3
 800d558:	9600      	str	r6, [sp, #0]
 800d55a:	aa25      	add	r2, sp, #148	; 0x94
 800d55c:	4650      	mov	r0, sl
 800d55e:	f002 fadd 	bl	800fb1c <_wcsrtombs_r>
 800d562:	4603      	mov	r3, r0
 800d564:	3301      	adds	r3, #1
 800d566:	900a      	str	r0, [sp, #40]	; 0x28
 800d568:	f000 82e8 	beq.w	800db3c <_svfprintf_r+0x1990>
 800d56c:	9425      	str	r4, [sp, #148]	; 0x94
 800d56e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d570:	2b00      	cmp	r3, #0
 800d572:	d03d      	beq.n	800d5f0 <_svfprintf_r+0x1444>
 800d574:	2b63      	cmp	r3, #99	; 0x63
 800d576:	f300 8129 	bgt.w	800d7cc <_svfprintf_r+0x1620>
 800d57a:	2300      	movs	r3, #0
 800d57c:	930d      	str	r3, [sp, #52]	; 0x34
 800d57e:	ac3f      	add	r4, sp, #252	; 0xfc
 800d580:	2208      	movs	r2, #8
 800d582:	2100      	movs	r1, #0
 800d584:	4630      	mov	r0, r6
 800d586:	f7fe fabd 	bl	800bb04 <memset>
 800d58a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d58c:	9600      	str	r6, [sp, #0]
 800d58e:	462b      	mov	r3, r5
 800d590:	aa25      	add	r2, sp, #148	; 0x94
 800d592:	4621      	mov	r1, r4
 800d594:	4650      	mov	r0, sl
 800d596:	f002 fac1 	bl	800fb1c <_wcsrtombs_r>
 800d59a:	4285      	cmp	r5, r0
 800d59c:	f040 83c4 	bne.w	800dd28 <_svfprintf_r+0x1b7c>
 800d5a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d5a2:	970e      	str	r7, [sp, #56]	; 0x38
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	5463      	strb	r3, [r4, r1]
 800d5a8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d5ac:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d5b0:	9308      	str	r3, [sp, #32]
 800d5b2:	9107      	str	r1, [sp, #28]
 800d5b4:	9312      	str	r3, [sp, #72]	; 0x48
 800d5b6:	9316      	str	r3, [sp, #88]	; 0x58
 800d5b8:	9311      	str	r3, [sp, #68]	; 0x44
 800d5ba:	f7fe bfdb 	b.w	800c574 <_svfprintf_r+0x3c8>
 800d5be:	222d      	movs	r2, #45	; 0x2d
 800d5c0:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800d5c4:	f7fe bfc5 	b.w	800c552 <_svfprintf_r+0x3a6>
 800d5c8:	080126c0 	.word	0x080126c0
 800d5cc:	080126d4 	.word	0x080126d4
 800d5d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d5d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d5d4:	1ae4      	subs	r4, r4, r3
 800d5d6:	461a      	mov	r2, r3
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f000 fce3 	bl	800dfa4 <strncpy>
 800d5de:	f899 2001 	ldrb.w	r2, [r9, #1]
 800d5e2:	4ba5      	ldr	r3, [pc, #660]	; (800d878 <_svfprintf_r+0x16cc>)
 800d5e4:	b10a      	cbz	r2, 800d5ea <_svfprintf_r+0x143e>
 800d5e6:	f109 0901 	add.w	r9, r9, #1
 800d5ea:	f04f 0c00 	mov.w	ip, #0
 800d5ee:	e622      	b.n	800d236 <_svfprintf_r+0x108a>
 800d5f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5f2:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d5f6:	970e      	str	r7, [sp, #56]	; 0x38
 800d5f8:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d5fc:	9312      	str	r3, [sp, #72]	; 0x48
 800d5fe:	9316      	str	r3, [sp, #88]	; 0x58
 800d600:	9311      	str	r3, [sp, #68]	; 0x44
 800d602:	930d      	str	r3, [sp, #52]	; 0x34
 800d604:	f7fe bfb6 	b.w	800c574 <_svfprintf_r+0x3c8>
 800d608:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d60a:	aa2c      	add	r2, sp, #176	; 0xb0
 800d60c:	4650      	mov	r0, sl
 800d60e:	f002 fa93 	bl	800fb38 <__ssprint_r>
 800d612:	2800      	cmp	r0, #0
 800d614:	f47f aa35 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d618:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800d61a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d61c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d620:	e668      	b.n	800d2f4 <_svfprintf_r+0x1148>
 800d622:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d624:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d626:	18a5      	adds	r5, r4, r2
 800d628:	1a6d      	subs	r5, r5, r1
 800d62a:	1ad4      	subs	r4, r2, r3
 800d62c:	42a5      	cmp	r5, r4
 800d62e:	bfa8      	it	ge
 800d630:	4625      	movge	r5, r4
 800d632:	f7ff bb77 	b.w	800cd24 <_svfprintf_r+0xb78>
 800d636:	f913 2b04 	ldrsb.w	r2, [r3], #4
 800d63a:	930e      	str	r3, [sp, #56]	; 0x38
 800d63c:	17d1      	asrs	r1, r2, #31
 800d63e:	460b      	mov	r3, r1
 800d640:	f7ff b807 	b.w	800c652 <_svfprintf_r+0x4a6>
 800d644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d646:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d648:	f853 2b04 	ldr.w	r2, [r3], #4
 800d64c:	930e      	str	r3, [sp, #56]	; 0x38
 800d64e:	8011      	strh	r1, [r2, #0]
 800d650:	4644      	mov	r4, r8
 800d652:	f7fe bdd9 	b.w	800c208 <_svfprintf_r+0x5c>
 800d656:	9b08      	ldr	r3, [sp, #32]
 800d658:	930a      	str	r3, [sp, #40]	; 0x28
 800d65a:	2302      	movs	r3, #2
 800d65c:	a92a      	add	r1, sp, #168	; 0xa8
 800d65e:	9104      	str	r1, [sp, #16]
 800d660:	a925      	add	r1, sp, #148	; 0x94
 800d662:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d664:	9103      	str	r1, [sp, #12]
 800d666:	a923      	add	r1, sp, #140	; 0x8c
 800d668:	9300      	str	r3, [sp, #0]
 800d66a:	463a      	mov	r2, r7
 800d66c:	4633      	mov	r3, r6
 800d66e:	9501      	str	r5, [sp, #4]
 800d670:	9102      	str	r1, [sp, #8]
 800d672:	4650      	mov	r0, sl
 800d674:	f000 fda8 	bl	800e1c8 <_dtoa_r>
 800d678:	9b07      	ldr	r3, [sp, #28]
 800d67a:	2b47      	cmp	r3, #71	; 0x47
 800d67c:	4604      	mov	r4, r0
 800d67e:	f000 81a3 	beq.w	800d9c8 <_svfprintf_r+0x181c>
 800d682:	2b46      	cmp	r3, #70	; 0x46
 800d684:	4405      	add	r5, r0
 800d686:	d105      	bne.n	800d694 <_svfprintf_r+0x14e8>
 800d688:	7803      	ldrb	r3, [r0, #0]
 800d68a:	2b30      	cmp	r3, #48	; 0x30
 800d68c:	f000 82b8 	beq.w	800dc00 <_svfprintf_r+0x1a54>
 800d690:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d692:	441d      	add	r5, r3
 800d694:	4638      	mov	r0, r7
 800d696:	4631      	mov	r1, r6
 800d698:	2200      	movs	r2, #0
 800d69a:	2300      	movs	r3, #0
 800d69c:	f7f3 fc42 	bl	8000f24 <__aeabi_dcmpeq>
 800d6a0:	2800      	cmp	r0, #0
 800d6a2:	f000 8166 	beq.w	800d972 <_svfprintf_r+0x17c6>
 800d6a6:	462b      	mov	r3, r5
 800d6a8:	1b1b      	subs	r3, r3, r4
 800d6aa:	9313      	str	r3, [sp, #76]	; 0x4c
 800d6ac:	9b07      	ldr	r3, [sp, #28]
 800d6ae:	2b47      	cmp	r3, #71	; 0x47
 800d6b0:	f000 814a 	beq.w	800d948 <_svfprintf_r+0x179c>
 800d6b4:	9b07      	ldr	r3, [sp, #28]
 800d6b6:	2b46      	cmp	r3, #70	; 0x46
 800d6b8:	f000 8200 	beq.w	800dabc <_svfprintf_r+0x1910>
 800d6bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6be:	9311      	str	r3, [sp, #68]	; 0x44
 800d6c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d6c2:	9a07      	ldr	r2, [sp, #28]
 800d6c4:	3b01      	subs	r3, #1
 800d6c6:	2a41      	cmp	r2, #65	; 0x41
 800d6c8:	9323      	str	r3, [sp, #140]	; 0x8c
 800d6ca:	f000 8223 	beq.w	800db14 <_svfprintf_r+0x1968>
 800d6ce:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800d6d2:	2100      	movs	r1, #0
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	bfb8      	it	lt
 800d6d8:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 800d6da:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800d6de:	bfba      	itte	lt
 800d6e0:	f1c3 0301 	rsblt	r3, r3, #1
 800d6e4:	222d      	movlt	r2, #45	; 0x2d
 800d6e6:	222b      	movge	r2, #43	; 0x2b
 800d6e8:	2b09      	cmp	r3, #9
 800d6ea:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 800d6ee:	f340 824f 	ble.w	800db90 <_svfprintf_r+0x19e4>
 800d6f2:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 800d6f6:	4e61      	ldr	r6, [pc, #388]	; (800d87c <_svfprintf_r+0x16d0>)
 800d6f8:	462a      	mov	r2, r5
 800d6fa:	4610      	mov	r0, r2
 800d6fc:	fb86 2103 	smull	r2, r1, r6, r3
 800d700:	17da      	asrs	r2, r3, #31
 800d702:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800d706:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800d70a:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 800d70e:	3130      	adds	r1, #48	; 0x30
 800d710:	f800 1c01 	strb.w	r1, [r0, #-1]
 800d714:	4619      	mov	r1, r3
 800d716:	2963      	cmp	r1, #99	; 0x63
 800d718:	4613      	mov	r3, r2
 800d71a:	f100 32ff 	add.w	r2, r0, #4294967295
 800d71e:	dcec      	bgt.n	800d6fa <_svfprintf_r+0x154e>
 800d720:	3330      	adds	r3, #48	; 0x30
 800d722:	b2d9      	uxtb	r1, r3
 800d724:	1e83      	subs	r3, r0, #2
 800d726:	429d      	cmp	r5, r3
 800d728:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d72c:	f240 82e9 	bls.w	800dd02 <_svfprintf_r+0x1b56>
 800d730:	4613      	mov	r3, r2
 800d732:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800d736:	e001      	b.n	800d73c <_svfprintf_r+0x1590>
 800d738:	f813 1b01 	ldrb.w	r1, [r3], #1
 800d73c:	f802 1b01 	strb.w	r1, [r2], #1
 800d740:	429d      	cmp	r5, r3
 800d742:	d1f9      	bne.n	800d738 <_svfprintf_r+0x158c>
 800d744:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 800d748:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800d74c:	1a1b      	subs	r3, r3, r0
 800d74e:	4413      	add	r3, r2
 800d750:	aa26      	add	r2, sp, #152	; 0x98
 800d752:	1a9b      	subs	r3, r3, r2
 800d754:	931b      	str	r3, [sp, #108]	; 0x6c
 800d756:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d758:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	441a      	add	r2, r3
 800d75e:	920a      	str	r2, [sp, #40]	; 0x28
 800d760:	f340 8249 	ble.w	800dbf6 <_svfprintf_r+0x1a4a>
 800d764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d766:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d768:	4413      	add	r3, r2
 800d76a:	930a      	str	r3, [sp, #40]	; 0x28
 800d76c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d76e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d770:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d774:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 800d778:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800d77c:	2300      	movs	r3, #0
 800d77e:	9312      	str	r3, [sp, #72]	; 0x48
 800d780:	9207      	str	r2, [sp, #28]
 800d782:	9316      	str	r3, [sp, #88]	; 0x58
 800d784:	9311      	str	r3, [sp, #68]	; 0x44
 800d786:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d788:	2b00      	cmp	r3, #0
 800d78a:	f040 80eb 	bne.w	800d964 <_svfprintf_r+0x17b8>
 800d78e:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d792:	9308      	str	r3, [sp, #32]
 800d794:	f7fe beee 	b.w	800c574 <_svfprintf_r+0x3c8>
 800d798:	4620      	mov	r0, r4
 800d79a:	970e      	str	r7, [sp, #56]	; 0x38
 800d79c:	f7f2 ff30 	bl	8000600 <strlen>
 800d7a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d7a2:	9308      	str	r3, [sp, #32]
 800d7a4:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800d7a8:	9312      	str	r3, [sp, #72]	; 0x48
 800d7aa:	9316      	str	r3, [sp, #88]	; 0x58
 800d7ac:	930d      	str	r3, [sp, #52]	; 0x34
 800d7ae:	2373      	movs	r3, #115	; 0x73
 800d7b0:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d7b4:	900a      	str	r0, [sp, #40]	; 0x28
 800d7b6:	9107      	str	r1, [sp, #28]
 800d7b8:	9310      	str	r3, [sp, #64]	; 0x40
 800d7ba:	f7fe bedb 	b.w	800c574 <_svfprintf_r+0x3c8>
 800d7be:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d7c0:	aa2c      	add	r2, sp, #176	; 0xb0
 800d7c2:	4650      	mov	r0, sl
 800d7c4:	f002 f9b8 	bl	800fb38 <__ssprint_r>
 800d7c8:	f7fe bdf8 	b.w	800c3bc <_svfprintf_r+0x210>
 800d7cc:	1c59      	adds	r1, r3, #1
 800d7ce:	4650      	mov	r0, sl
 800d7d0:	f7fe fa30 	bl	800bc34 <_malloc_r>
 800d7d4:	4604      	mov	r4, r0
 800d7d6:	2800      	cmp	r0, #0
 800d7d8:	f000 81b0 	beq.w	800db3c <_svfprintf_r+0x1990>
 800d7dc:	900d      	str	r0, [sp, #52]	; 0x34
 800d7de:	e6cf      	b.n	800d580 <_svfprintf_r+0x13d4>
 800d7e0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d7e2:	aa2c      	add	r2, sp, #176	; 0xb0
 800d7e4:	4650      	mov	r0, sl
 800d7e6:	f002 f9a7 	bl	800fb38 <__ssprint_r>
 800d7ea:	2800      	cmp	r0, #0
 800d7ec:	f47f a949 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d7f0:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d7f2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d7f6:	f7ff ba60 	b.w	800ccba <_svfprintf_r+0xb0e>
 800d7fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d7fc:	aa2c      	add	r2, sp, #176	; 0xb0
 800d7fe:	4650      	mov	r0, sl
 800d800:	f002 f99a 	bl	800fb38 <__ssprint_r>
 800d804:	2800      	cmp	r0, #0
 800d806:	f47f a93c 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d80a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800d80e:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800d810:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d814:	e63d      	b.n	800d492 <_svfprintf_r+0x12e6>
 800d816:	2306      	movs	r3, #6
 800d818:	9308      	str	r3, [sp, #32]
 800d81a:	f7ff bba0 	b.w	800cf5e <_svfprintf_r+0xdb2>
 800d81e:	9b08      	ldr	r3, [sp, #32]
 800d820:	3301      	adds	r3, #1
 800d822:	930a      	str	r3, [sp, #40]	; 0x28
 800d824:	2302      	movs	r3, #2
 800d826:	e719      	b.n	800d65c <_svfprintf_r+0x14b0>
 800d828:	9b08      	ldr	r3, [sp, #32]
 800d82a:	930a      	str	r3, [sp, #40]	; 0x28
 800d82c:	2303      	movs	r3, #3
 800d82e:	e715      	b.n	800d65c <_svfprintf_r+0x14b0>
 800d830:	4638      	mov	r0, r7
 800d832:	4631      	mov	r1, r6
 800d834:	aa23      	add	r2, sp, #140	; 0x8c
 800d836:	f000 fbf9 	bl	800e02c <frexp>
 800d83a:	2200      	movs	r2, #0
 800d83c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d840:	f7f3 f908 	bl	8000a54 <__aeabi_dmul>
 800d844:	2200      	movs	r2, #0
 800d846:	2300      	movs	r3, #0
 800d848:	4606      	mov	r6, r0
 800d84a:	460f      	mov	r7, r1
 800d84c:	f7f3 fb6a 	bl	8000f24 <__aeabi_dcmpeq>
 800d850:	b108      	cbz	r0, 800d856 <_svfprintf_r+0x16aa>
 800d852:	2301      	movs	r3, #1
 800d854:	9323      	str	r3, [sp, #140]	; 0x8c
 800d856:	4b0a      	ldr	r3, [pc, #40]	; (800d880 <_svfprintf_r+0x16d4>)
 800d858:	930a      	str	r3, [sp, #40]	; 0x28
 800d85a:	9b08      	ldr	r3, [sp, #32]
 800d85c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d860:	3b01      	subs	r3, #1
 800d862:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800d866:	4625      	mov	r5, r4
 800d868:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d86c:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800d870:	4698      	mov	r8, r3
 800d872:	941f      	str	r4, [sp, #124]	; 0x7c
 800d874:	e00d      	b.n	800d892 <_svfprintf_r+0x16e6>
 800d876:	bf00      	nop
 800d878:	cccccccd 	.word	0xcccccccd
 800d87c:	66666667 	.word	0x66666667
 800d880:	080126a4 	.word	0x080126a4
 800d884:	2200      	movs	r2, #0
 800d886:	2300      	movs	r3, #0
 800d888:	f108 38ff 	add.w	r8, r8, #4294967295
 800d88c:	f7f3 fb4a 	bl	8000f24 <__aeabi_dcmpeq>
 800d890:	b9e8      	cbnz	r0, 800d8ce <_svfprintf_r+0x1722>
 800d892:	4bae      	ldr	r3, [pc, #696]	; (800db4c <_svfprintf_r+0x19a0>)
 800d894:	2200      	movs	r2, #0
 800d896:	4630      	mov	r0, r6
 800d898:	4639      	mov	r1, r7
 800d89a:	f7f3 f8db 	bl	8000a54 <__aeabi_dmul>
 800d89e:	460f      	mov	r7, r1
 800d8a0:	4606      	mov	r6, r0
 800d8a2:	f7f3 fb87 	bl	8000fb4 <__aeabi_d2iz>
 800d8a6:	4604      	mov	r4, r0
 800d8a8:	f7f3 f86a 	bl	8000980 <__aeabi_i2d>
 800d8ac:	460b      	mov	r3, r1
 800d8ae:	4602      	mov	r2, r0
 800d8b0:	4639      	mov	r1, r7
 800d8b2:	4630      	mov	r0, r6
 800d8b4:	f7f2 ff16 	bl	80006e4 <__aeabi_dsub>
 800d8b8:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800d8bc:	f1b8 3fff 	cmp.w	r8, #4294967295
 800d8c0:	46aa      	mov	sl, r5
 800d8c2:	46c1      	mov	r9, r8
 800d8c4:	f805 3b01 	strb.w	r3, [r5], #1
 800d8c8:	4606      	mov	r6, r0
 800d8ca:	460f      	mov	r7, r1
 800d8cc:	d1da      	bne.n	800d884 <_svfprintf_r+0x16d8>
 800d8ce:	4ba0      	ldr	r3, [pc, #640]	; (800db50 <_svfprintf_r+0x19a4>)
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	4630      	mov	r0, r6
 800d8d4:	4639      	mov	r1, r7
 800d8d6:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800d8da:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800d8de:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800d8e2:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800d8e6:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800d8ea:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800d8ec:	f7f3 fb42 	bl	8000f74 <__aeabi_dcmpgt>
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	f040 8131 	bne.w	800db58 <_svfprintf_r+0x19ac>
 800d8f6:	4b96      	ldr	r3, [pc, #600]	; (800db50 <_svfprintf_r+0x19a4>)
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	4639      	mov	r1, r7
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	f7f3 fb11 	bl	8000f24 <__aeabi_dcmpeq>
 800d902:	b118      	cbz	r0, 800d90c <_svfprintf_r+0x1760>
 800d904:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d906:	07de      	lsls	r6, r3, #31
 800d908:	f100 8126 	bmi.w	800db58 <_svfprintf_r+0x19ac>
 800d90c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d90e:	2b00      	cmp	r3, #0
 800d910:	db07      	blt.n	800d922 <_svfprintf_r+0x1776>
 800d912:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d914:	3301      	adds	r3, #1
 800d916:	442b      	add	r3, r5
 800d918:	2230      	movs	r2, #48	; 0x30
 800d91a:	f805 2b01 	strb.w	r2, [r5], #1
 800d91e:	42ab      	cmp	r3, r5
 800d920:	d1fb      	bne.n	800d91a <_svfprintf_r+0x176e>
 800d922:	1b2b      	subs	r3, r5, r4
 800d924:	9313      	str	r3, [sp, #76]	; 0x4c
 800d926:	e6c1      	b.n	800d6ac <_svfprintf_r+0x1500>
 800d928:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d92a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d92c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d930:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800d934:	971a      	str	r7, [sp, #104]	; 0x68
 800d936:	18e3      	adds	r3, r4, r3
 800d938:	429d      	cmp	r5, r3
 800d93a:	bf28      	it	cs
 800d93c:	461d      	movcs	r5, r3
 800d93e:	4691      	mov	r9, r2
 800d940:	460e      	mov	r6, r1
 800d942:	950a      	str	r5, [sp, #40]	; 0x28
 800d944:	f7ff b9c0 	b.w	800ccc8 <_svfprintf_r+0xb1c>
 800d948:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d94a:	9311      	str	r3, [sp, #68]	; 0x44
 800d94c:	1cdd      	adds	r5, r3, #3
 800d94e:	db02      	blt.n	800d956 <_svfprintf_r+0x17aa>
 800d950:	9a08      	ldr	r2, [sp, #32]
 800d952:	4293      	cmp	r3, r2
 800d954:	dd19      	ble.n	800d98a <_svfprintf_r+0x17de>
 800d956:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d958:	3b02      	subs	r3, #2
 800d95a:	9310      	str	r3, [sp, #64]	; 0x40
 800d95c:	f023 0320 	bic.w	r3, r3, #32
 800d960:	9307      	str	r3, [sp, #28]
 800d962:	e6ad      	b.n	800d6c0 <_svfprintf_r+0x1514>
 800d964:	222d      	movs	r2, #45	; 0x2d
 800d966:	2300      	movs	r3, #0
 800d968:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800d96c:	9308      	str	r3, [sp, #32]
 800d96e:	f7fe be04 	b.w	800c57a <_svfprintf_r+0x3ce>
 800d972:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d974:	42ab      	cmp	r3, r5
 800d976:	f4bf ae97 	bcs.w	800d6a8 <_svfprintf_r+0x14fc>
 800d97a:	2130      	movs	r1, #48	; 0x30
 800d97c:	1c5a      	adds	r2, r3, #1
 800d97e:	922a      	str	r2, [sp, #168]	; 0xa8
 800d980:	7019      	strb	r1, [r3, #0]
 800d982:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d984:	429d      	cmp	r5, r3
 800d986:	d8f9      	bhi.n	800d97c <_svfprintf_r+0x17d0>
 800d988:	e68e      	b.n	800d6a8 <_svfprintf_r+0x14fc>
 800d98a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d98c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d98e:	4293      	cmp	r3, r2
 800d990:	f2c0 80c5 	blt.w	800db1e <_svfprintf_r+0x1972>
 800d994:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d996:	f013 0f01 	tst.w	r3, #1
 800d99a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d99c:	f000 814d 	beq.w	800dc3a <_svfprintf_r+0x1a8e>
 800d9a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d9a2:	4413      	add	r3, r2
 800d9a4:	930a      	str	r3, [sp, #40]	; 0x28
 800d9a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9a8:	0559      	lsls	r1, r3, #21
 800d9aa:	d503      	bpl.n	800d9b4 <_svfprintf_r+0x1808>
 800d9ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	f300 8156 	bgt.w	800dc60 <_svfprintf_r+0x1ab4>
 800d9b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d9ba:	9307      	str	r3, [sp, #28]
 800d9bc:	2367      	movs	r3, #103	; 0x67
 800d9be:	9310      	str	r3, [sp, #64]	; 0x40
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	9312      	str	r3, [sp, #72]	; 0x48
 800d9c4:	9316      	str	r3, [sp, #88]	; 0x58
 800d9c6:	e6de      	b.n	800d786 <_svfprintf_r+0x15da>
 800d9c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9ca:	07db      	lsls	r3, r3, #31
 800d9cc:	f100 809f 	bmi.w	800db0e <_svfprintf_r+0x1962>
 800d9d0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d9d2:	e669      	b.n	800d6a8 <_svfprintf_r+0x14fc>
 800d9d4:	aa2c      	add	r2, sp, #176	; 0xb0
 800d9d6:	4641      	mov	r1, r8
 800d9d8:	4650      	mov	r0, sl
 800d9da:	f002 f8ad 	bl	800fb38 <__ssprint_r>
 800d9de:	2800      	cmp	r0, #0
 800d9e0:	f47f a84f 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800d9e4:	7838      	ldrb	r0, [r7, #0]
 800d9e6:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800d9e8:	aa2f      	add	r2, sp, #188	; 0xbc
 800d9ea:	4405      	add	r5, r0
 800d9ec:	f7ff bbc1 	b.w	800d172 <_svfprintf_r+0xfc6>
 800d9f0:	2378      	movs	r3, #120	; 0x78
 800d9f2:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800d9f6:	2330      	movs	r3, #48	; 0x30
 800d9f8:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800d9fc:	f04b 0302 	orr.w	r3, fp, #2
 800da00:	930f      	str	r3, [sp, #60]	; 0x3c
 800da02:	9b08      	ldr	r3, [sp, #32]
 800da04:	2b63      	cmp	r3, #99	; 0x63
 800da06:	f300 80ed 	bgt.w	800dbe4 <_svfprintf_r+0x1a38>
 800da0a:	2300      	movs	r3, #0
 800da0c:	930d      	str	r3, [sp, #52]	; 0x34
 800da0e:	ac3f      	add	r4, sp, #252	; 0xfc
 800da10:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800da14:	4613      	mov	r3, r2
 800da16:	2b00      	cmp	r3, #0
 800da18:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800da1c:	db67      	blt.n	800daee <_svfprintf_r+0x1942>
 800da1e:	461e      	mov	r6, r3
 800da20:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da22:	f023 0320 	bic.w	r3, r3, #32
 800da26:	9307      	str	r3, [sp, #28]
 800da28:	2300      	movs	r3, #0
 800da2a:	460f      	mov	r7, r1
 800da2c:	931e      	str	r3, [sp, #120]	; 0x78
 800da2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da30:	2b61      	cmp	r3, #97	; 0x61
 800da32:	f47f aaa4 	bne.w	800cf7e <_svfprintf_r+0xdd2>
 800da36:	4638      	mov	r0, r7
 800da38:	4631      	mov	r1, r6
 800da3a:	aa23      	add	r2, sp, #140	; 0x8c
 800da3c:	f000 faf6 	bl	800e02c <frexp>
 800da40:	2200      	movs	r2, #0
 800da42:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800da46:	f7f3 f805 	bl	8000a54 <__aeabi_dmul>
 800da4a:	2200      	movs	r2, #0
 800da4c:	2300      	movs	r3, #0
 800da4e:	4606      	mov	r6, r0
 800da50:	460f      	mov	r7, r1
 800da52:	f7f3 fa67 	bl	8000f24 <__aeabi_dcmpeq>
 800da56:	b108      	cbz	r0, 800da5c <_svfprintf_r+0x18b0>
 800da58:	2301      	movs	r3, #1
 800da5a:	9323      	str	r3, [sp, #140]	; 0x8c
 800da5c:	4b3d      	ldr	r3, [pc, #244]	; (800db54 <_svfprintf_r+0x19a8>)
 800da5e:	930a      	str	r3, [sp, #40]	; 0x28
 800da60:	e6fb      	b.n	800d85a <_svfprintf_r+0x16ae>
 800da62:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da64:	aa2c      	add	r2, sp, #176	; 0xb0
 800da66:	4650      	mov	r0, sl
 800da68:	f002 f866 	bl	800fb38 <__ssprint_r>
 800da6c:	2800      	cmp	r0, #0
 800da6e:	f47f a808 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800da72:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800da74:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800da78:	f7ff b918 	b.w	800ccac <_svfprintf_r+0xb00>
 800da7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da7e:	aa2c      	add	r2, sp, #176	; 0xb0
 800da80:	4650      	mov	r0, sl
 800da82:	f002 f859 	bl	800fb38 <__ssprint_r>
 800da86:	2800      	cmp	r0, #0
 800da88:	f47e affb 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800da8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800da8e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800da90:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800da94:	f7ff b92e 	b.w	800ccf4 <_svfprintf_r+0xb48>
 800da98:	2358      	movs	r3, #88	; 0x58
 800da9a:	e7aa      	b.n	800d9f2 <_svfprintf_r+0x1846>
 800da9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da9e:	aa2c      	add	r2, sp, #176	; 0xb0
 800daa0:	4650      	mov	r0, sl
 800daa2:	f002 f849 	bl	800fb38 <__ssprint_r>
 800daa6:	2800      	cmp	r0, #0
 800daa8:	f47e afeb 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800daac:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800daae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dab0:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800dab2:	1b1c      	subs	r4, r3, r4
 800dab4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800dab8:	f7ff b934 	b.w	800cd24 <_svfprintf_r+0xb78>
 800dabc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800dabe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dac0:	9211      	str	r2, [sp, #68]	; 0x44
 800dac2:	2a00      	cmp	r2, #0
 800dac4:	f003 0301 	and.w	r3, r3, #1
 800dac8:	f340 8108 	ble.w	800dcdc <_svfprintf_r+0x1b30>
 800dacc:	9908      	ldr	r1, [sp, #32]
 800dace:	430b      	orrs	r3, r1
 800dad0:	f040 80fd 	bne.w	800dcce <_svfprintf_r+0x1b22>
 800dad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dad6:	930a      	str	r3, [sp, #40]	; 0x28
 800dad8:	2366      	movs	r3, #102	; 0x66
 800dada:	9310      	str	r3, [sp, #64]	; 0x40
 800dadc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dade:	055a      	lsls	r2, r3, #21
 800dae0:	f100 80c0 	bmi.w	800dc64 <_svfprintf_r+0x1ab8>
 800dae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dae6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800daea:	9307      	str	r3, [sp, #28]
 800daec:	e768      	b.n	800d9c0 <_svfprintf_r+0x1814>
 800daee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daf0:	f023 0320 	bic.w	r3, r3, #32
 800daf4:	9307      	str	r3, [sp, #28]
 800daf6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800dafa:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800dafe:	232d      	movs	r3, #45	; 0x2d
 800db00:	4617      	mov	r7, r2
 800db02:	931e      	str	r3, [sp, #120]	; 0x78
 800db04:	e793      	b.n	800da2e <_svfprintf_r+0x1882>
 800db06:	2200      	movs	r2, #0
 800db08:	9208      	str	r2, [sp, #32]
 800db0a:	f7fe bbaa 	b.w	800c262 <_svfprintf_r+0xb6>
 800db0e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800db10:	4425      	add	r5, r4
 800db12:	e5bf      	b.n	800d694 <_svfprintf_r+0x14e8>
 800db14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800db16:	320f      	adds	r2, #15
 800db18:	b2d2      	uxtb	r2, r2
 800db1a:	2101      	movs	r1, #1
 800db1c:	e5da      	b.n	800d6d4 <_svfprintf_r+0x1528>
 800db1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800db20:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800db22:	189a      	adds	r2, r3, r2
 800db24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db26:	920a      	str	r2, [sp, #40]	; 0x28
 800db28:	2b00      	cmp	r3, #0
 800db2a:	f340 808f 	ble.w	800dc4c <_svfprintf_r+0x1aa0>
 800db2e:	2367      	movs	r3, #103	; 0x67
 800db30:	9310      	str	r3, [sp, #64]	; 0x40
 800db32:	e7d3      	b.n	800dadc <_svfprintf_r+0x1930>
 800db34:	469b      	mov	fp, r3
 800db36:	2300      	movs	r3, #0
 800db38:	930d      	str	r3, [sp, #52]	; 0x34
 800db3a:	e7dc      	b.n	800daf6 <_svfprintf_r+0x194a>
 800db3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db3e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800db42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db46:	8193      	strh	r3, [r2, #12]
 800db48:	f7fe bc3b 	b.w	800c3c2 <_svfprintf_r+0x216>
 800db4c:	40300000 	.word	0x40300000
 800db50:	3fe00000 	.word	0x3fe00000
 800db54:	08012690 	.word	0x08012690
 800db58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db5c:	932a      	str	r3, [sp, #168]	; 0xa8
 800db5e:	7bd1      	ldrb	r1, [r2, #15]
 800db60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db64:	428b      	cmp	r3, r1
 800db66:	462a      	mov	r2, r5
 800db68:	d109      	bne.n	800db7e <_svfprintf_r+0x19d2>
 800db6a:	2030      	movs	r0, #48	; 0x30
 800db6c:	f802 0c01 	strb.w	r0, [r2, #-1]
 800db70:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800db72:	1e53      	subs	r3, r2, #1
 800db74:	932a      	str	r3, [sp, #168]	; 0xa8
 800db76:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800db7a:	4299      	cmp	r1, r3
 800db7c:	d0f6      	beq.n	800db6c <_svfprintf_r+0x19c0>
 800db7e:	2b39      	cmp	r3, #57	; 0x39
 800db80:	bf0b      	itete	eq
 800db82:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800db84:	3301      	addne	r3, #1
 800db86:	7a9b      	ldrbeq	r3, [r3, #10]
 800db88:	b2db      	uxtbne	r3, r3
 800db8a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800db8e:	e6c8      	b.n	800d922 <_svfprintf_r+0x1776>
 800db90:	2900      	cmp	r1, #0
 800db92:	f040 808c 	bne.w	800dcae <_svfprintf_r+0x1b02>
 800db96:	2230      	movs	r2, #48	; 0x30
 800db98:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800db9c:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800dba0:	3330      	adds	r3, #48	; 0x30
 800dba2:	f802 3b01 	strb.w	r3, [r2], #1
 800dba6:	ab26      	add	r3, sp, #152	; 0x98
 800dba8:	1ad3      	subs	r3, r2, r3
 800dbaa:	931b      	str	r3, [sp, #108]	; 0x6c
 800dbac:	e5d3      	b.n	800d756 <_svfprintf_r+0x15aa>
 800dbae:	464c      	mov	r4, r9
 800dbb0:	4689      	mov	r9, r1
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	443a      	add	r2, r7
 800dbb6:	2b07      	cmp	r3, #7
 800dbb8:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800dbbc:	f8c9 5000 	str.w	r5, [r9]
 800dbc0:	f8c9 7004 	str.w	r7, [r9, #4]
 800dbc4:	f77f abab 	ble.w	800d31e <_svfprintf_r+0x1172>
 800dbc8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dbca:	aa2c      	add	r2, sp, #176	; 0xb0
 800dbcc:	4650      	mov	r0, sl
 800dbce:	f001 ffb3 	bl	800fb38 <__ssprint_r>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	f47e af55 	bne.w	800ca82 <_svfprintf_r+0x8d6>
 800dbd8:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800dbdc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800dbe0:	f7ff bb9f 	b.w	800d322 <_svfprintf_r+0x1176>
 800dbe4:	1c59      	adds	r1, r3, #1
 800dbe6:	4650      	mov	r0, sl
 800dbe8:	f7fe f824 	bl	800bc34 <_malloc_r>
 800dbec:	4604      	mov	r4, r0
 800dbee:	2800      	cmp	r0, #0
 800dbf0:	d0a4      	beq.n	800db3c <_svfprintf_r+0x1990>
 800dbf2:	900d      	str	r0, [sp, #52]	; 0x34
 800dbf4:	e70c      	b.n	800da10 <_svfprintf_r+0x1864>
 800dbf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbf8:	07d8      	lsls	r0, r3, #31
 800dbfa:	f57f adb7 	bpl.w	800d76c <_svfprintf_r+0x15c0>
 800dbfe:	e5b1      	b.n	800d764 <_svfprintf_r+0x15b8>
 800dc00:	4638      	mov	r0, r7
 800dc02:	4631      	mov	r1, r6
 800dc04:	2200      	movs	r2, #0
 800dc06:	2300      	movs	r3, #0
 800dc08:	f7f3 f98c 	bl	8000f24 <__aeabi_dcmpeq>
 800dc0c:	2800      	cmp	r0, #0
 800dc0e:	f47f ad3f 	bne.w	800d690 <_svfprintf_r+0x14e4>
 800dc12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc14:	f1c3 0301 	rsb	r3, r3, #1
 800dc18:	9323      	str	r3, [sp, #140]	; 0x8c
 800dc1a:	e53a      	b.n	800d692 <_svfprintf_r+0x14e6>
 800dc1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc1e:	4c4a      	ldr	r4, [pc, #296]	; (800dd48 <_svfprintf_r+0x1b9c>)
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	bfb4      	ite	lt
 800dc24:	222d      	movlt	r2, #45	; 0x2d
 800dc26:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800dc2a:	4b48      	ldr	r3, [pc, #288]	; (800dd4c <_svfprintf_r+0x1ba0>)
 800dc2c:	bfb8      	it	lt
 800dc2e:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800dc32:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800dc36:	f7fe bc90 	b.w	800c55a <_svfprintf_r+0x3ae>
 800dc3a:	930a      	str	r3, [sp, #40]	; 0x28
 800dc3c:	e6b3      	b.n	800d9a6 <_svfprintf_r+0x17fa>
 800dc3e:	9b08      	ldr	r3, [sp, #32]
 800dc40:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800dc44:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800dc48:	930a      	str	r3, [sp, #40]	; 0x28
 800dc4a:	e490      	b.n	800d56e <_svfprintf_r+0x13c2>
 800dc4c:	f1c3 0301 	rsb	r3, r3, #1
 800dc50:	441a      	add	r2, r3
 800dc52:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc56:	9307      	str	r3, [sp, #28]
 800dc58:	2367      	movs	r3, #103	; 0x67
 800dc5a:	920a      	str	r2, [sp, #40]	; 0x28
 800dc5c:	9310      	str	r3, [sp, #64]	; 0x40
 800dc5e:	e6af      	b.n	800d9c0 <_svfprintf_r+0x1814>
 800dc60:	2367      	movs	r3, #103	; 0x67
 800dc62:	9310      	str	r3, [sp, #64]	; 0x40
 800dc64:	991a      	ldr	r1, [sp, #104]	; 0x68
 800dc66:	780b      	ldrb	r3, [r1, #0]
 800dc68:	2bff      	cmp	r3, #255	; 0xff
 800dc6a:	d059      	beq.n	800dd20 <_svfprintf_r+0x1b74>
 800dc6c:	2500      	movs	r5, #0
 800dc6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800dc70:	4628      	mov	r0, r5
 800dc72:	e003      	b.n	800dc7c <_svfprintf_r+0x1ad0>
 800dc74:	3001      	adds	r0, #1
 800dc76:	3101      	adds	r1, #1
 800dc78:	2bff      	cmp	r3, #255	; 0xff
 800dc7a:	d008      	beq.n	800dc8e <_svfprintf_r+0x1ae2>
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	da06      	bge.n	800dc8e <_svfprintf_r+0x1ae2>
 800dc80:	1ad2      	subs	r2, r2, r3
 800dc82:	784b      	ldrb	r3, [r1, #1]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d1f5      	bne.n	800dc74 <_svfprintf_r+0x1ac8>
 800dc88:	780b      	ldrb	r3, [r1, #0]
 800dc8a:	3501      	adds	r5, #1
 800dc8c:	e7f4      	b.n	800dc78 <_svfprintf_r+0x1acc>
 800dc8e:	9211      	str	r2, [sp, #68]	; 0x44
 800dc90:	911a      	str	r1, [sp, #104]	; 0x68
 800dc92:	9016      	str	r0, [sp, #88]	; 0x58
 800dc94:	9512      	str	r5, [sp, #72]	; 0x48
 800dc96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dc98:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dc9a:	991d      	ldr	r1, [sp, #116]	; 0x74
 800dc9c:	4413      	add	r3, r2
 800dc9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dca0:	fb01 2303 	mla	r3, r1, r3, r2
 800dca4:	930a      	str	r3, [sp, #40]	; 0x28
 800dca6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dcaa:	9307      	str	r3, [sp, #28]
 800dcac:	e56b      	b.n	800d786 <_svfprintf_r+0x15da>
 800dcae:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800dcb2:	e775      	b.n	800dba0 <_svfprintf_r+0x19f4>
 800dcb4:	9b08      	ldr	r3, [sp, #32]
 800dcb6:	9307      	str	r3, [sp, #28]
 800dcb8:	930a      	str	r3, [sp, #40]	; 0x28
 800dcba:	2373      	movs	r3, #115	; 0x73
 800dcbc:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800dcc0:	970e      	str	r7, [sp, #56]	; 0x38
 800dcc2:	9008      	str	r0, [sp, #32]
 800dcc4:	9012      	str	r0, [sp, #72]	; 0x48
 800dcc6:	9016      	str	r0, [sp, #88]	; 0x58
 800dcc8:	9310      	str	r3, [sp, #64]	; 0x40
 800dcca:	f7fe bc53 	b.w	800c574 <_svfprintf_r+0x3c8>
 800dcce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dcd0:	18d5      	adds	r5, r2, r3
 800dcd2:	4429      	add	r1, r5
 800dcd4:	2366      	movs	r3, #102	; 0x66
 800dcd6:	910a      	str	r1, [sp, #40]	; 0x28
 800dcd8:	9310      	str	r3, [sp, #64]	; 0x40
 800dcda:	e6ff      	b.n	800dadc <_svfprintf_r+0x1930>
 800dcdc:	9a08      	ldr	r2, [sp, #32]
 800dcde:	4313      	orrs	r3, r2
 800dce0:	d105      	bne.n	800dcee <_svfprintf_r+0x1b42>
 800dce2:	2301      	movs	r3, #1
 800dce4:	2266      	movs	r2, #102	; 0x66
 800dce6:	9307      	str	r3, [sp, #28]
 800dce8:	9210      	str	r2, [sp, #64]	; 0x40
 800dcea:	930a      	str	r3, [sp, #40]	; 0x28
 800dcec:	e668      	b.n	800d9c0 <_svfprintf_r+0x1814>
 800dcee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dcf0:	1c5d      	adds	r5, r3, #1
 800dcf2:	442a      	add	r2, r5
 800dcf4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dcf8:	9307      	str	r3, [sp, #28]
 800dcfa:	2366      	movs	r3, #102	; 0x66
 800dcfc:	920a      	str	r2, [sp, #40]	; 0x28
 800dcfe:	9310      	str	r3, [sp, #64]	; 0x40
 800dd00:	e65e      	b.n	800d9c0 <_svfprintf_r+0x1814>
 800dd02:	2302      	movs	r3, #2
 800dd04:	931b      	str	r3, [sp, #108]	; 0x6c
 800dd06:	e526      	b.n	800d756 <_svfprintf_r+0x15aa>
 800dd08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd0a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800dd0e:	4688      	mov	r8, r1
 800dd10:	f852 1b04 	ldr.w	r1, [r2], #4
 800dd14:	920e      	str	r2, [sp, #56]	; 0x38
 800dd16:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800dd1a:	9108      	str	r1, [sp, #32]
 800dd1c:	f7fe ba9f 	b.w	800c25e <_svfprintf_r+0xb2>
 800dd20:	2300      	movs	r3, #0
 800dd22:	9312      	str	r3, [sp, #72]	; 0x48
 800dd24:	9316      	str	r3, [sp, #88]	; 0x58
 800dd26:	e7b6      	b.n	800dc96 <_svfprintf_r+0x1aea>
 800dd28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dd2a:	8993      	ldrh	r3, [r2, #12]
 800dd2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd30:	8193      	strh	r3, [r2, #12]
 800dd32:	f7fe bea6 	b.w	800ca82 <_svfprintf_r+0x8d6>
 800dd36:	230c      	movs	r3, #12
 800dd38:	f8ca 3000 	str.w	r3, [sl]
 800dd3c:	f04f 33ff 	mov.w	r3, #4294967295
 800dd40:	9309      	str	r3, [sp, #36]	; 0x24
 800dd42:	f7fe bb45 	b.w	800c3d0 <_svfprintf_r+0x224>
 800dd46:	bf00      	nop
 800dd48:	08012688 	.word	0x08012688
 800dd4c:	0801268c 	.word	0x0801268c

0800dd50 <stdio_exit_handler>:
 800dd50:	4a02      	ldr	r2, [pc, #8]	; (800dd5c <stdio_exit_handler+0xc>)
 800dd52:	4903      	ldr	r1, [pc, #12]	; (800dd60 <stdio_exit_handler+0x10>)
 800dd54:	4803      	ldr	r0, [pc, #12]	; (800dd64 <stdio_exit_handler+0x14>)
 800dd56:	f000 b8bb 	b.w	800ded0 <_fwalk_sglue>
 800dd5a:	bf00      	nop
 800dd5c:	2400055c 	.word	0x2400055c
 800dd60:	0800fc39 	.word	0x0800fc39
 800dd64:	24000028 	.word	0x24000028

0800dd68 <cleanup_stdio>:
 800dd68:	4b0c      	ldr	r3, [pc, #48]	; (800dd9c <cleanup_stdio+0x34>)
 800dd6a:	6841      	ldr	r1, [r0, #4]
 800dd6c:	4299      	cmp	r1, r3
 800dd6e:	b510      	push	{r4, lr}
 800dd70:	4604      	mov	r4, r0
 800dd72:	d001      	beq.n	800dd78 <cleanup_stdio+0x10>
 800dd74:	f001 ff60 	bl	800fc38 <_fclose_r>
 800dd78:	68a1      	ldr	r1, [r4, #8]
 800dd7a:	4b09      	ldr	r3, [pc, #36]	; (800dda0 <cleanup_stdio+0x38>)
 800dd7c:	4299      	cmp	r1, r3
 800dd7e:	d002      	beq.n	800dd86 <cleanup_stdio+0x1e>
 800dd80:	4620      	mov	r0, r4
 800dd82:	f001 ff59 	bl	800fc38 <_fclose_r>
 800dd86:	68e1      	ldr	r1, [r4, #12]
 800dd88:	4b06      	ldr	r3, [pc, #24]	; (800dda4 <cleanup_stdio+0x3c>)
 800dd8a:	4299      	cmp	r1, r3
 800dd8c:	d004      	beq.n	800dd98 <cleanup_stdio+0x30>
 800dd8e:	4620      	mov	r0, r4
 800dd90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd94:	f001 bf50 	b.w	800fc38 <_fclose_r>
 800dd98:	bd10      	pop	{r4, pc}
 800dd9a:	bf00      	nop
 800dd9c:	2400246c 	.word	0x2400246c
 800dda0:	240024d4 	.word	0x240024d4
 800dda4:	2400253c 	.word	0x2400253c

0800dda8 <global_stdio_init.part.0>:
 800dda8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddac:	4c2a      	ldr	r4, [pc, #168]	; (800de58 <global_stdio_init.part.0+0xb0>)
 800ddae:	4b2b      	ldr	r3, [pc, #172]	; (800de5c <global_stdio_init.part.0+0xb4>)
 800ddb0:	482b      	ldr	r0, [pc, #172]	; (800de60 <global_stdio_init.part.0+0xb8>)
 800ddb2:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800de64 <global_stdio_init.part.0+0xbc>
 800ddb6:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800de68 <global_stdio_init.part.0+0xc0>
 800ddba:	4f2c      	ldr	r7, [pc, #176]	; (800de6c <global_stdio_init.part.0+0xc4>)
 800ddbc:	6018      	str	r0, [r3, #0]
 800ddbe:	2500      	movs	r5, #0
 800ddc0:	2304      	movs	r3, #4
 800ddc2:	2208      	movs	r2, #8
 800ddc4:	4629      	mov	r1, r5
 800ddc6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ddca:	4e29      	ldr	r6, [pc, #164]	; (800de70 <global_stdio_init.part.0+0xc8>)
 800ddcc:	6665      	str	r5, [r4, #100]	; 0x64
 800ddce:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800ddd2:	e9c4 5500 	strd	r5, r5, [r4]
 800ddd6:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ddda:	61a5      	str	r5, [r4, #24]
 800dddc:	f7fd fe92 	bl	800bb04 <memset>
 800dde0:	4b24      	ldr	r3, [pc, #144]	; (800de74 <global_stdio_init.part.0+0xcc>)
 800dde2:	6763      	str	r3, [r4, #116]	; 0x74
 800dde4:	2208      	movs	r2, #8
 800dde6:	4629      	mov	r1, r5
 800dde8:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800ddec:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800ddf0:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800ddf4:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800ddf8:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800ddfc:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800de00:	6725      	str	r5, [r4, #112]	; 0x70
 800de02:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800de06:	62e6      	str	r6, [r4, #44]	; 0x2c
 800de08:	f7fd fe7c 	bl	800bb04 <memset>
 800de0c:	4b1a      	ldr	r3, [pc, #104]	; (800de78 <global_stdio_init.part.0+0xd0>)
 800de0e:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800de12:	4629      	mov	r1, r5
 800de14:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800de18:	2208      	movs	r2, #8
 800de1a:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800de1e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800de22:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800de26:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800de2a:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800de2e:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800de32:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800de36:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800de3a:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800de3e:	f7fd fe61 	bl	800bb04 <memset>
 800de42:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800de46:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800de4a:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800de4e:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800de52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de56:	bf00      	nop
 800de58:	2400246c 	.word	0x2400246c
 800de5c:	240025a4 	.word	0x240025a4
 800de60:	0800dd51 	.word	0x0800dd51
 800de64:	0800df19 	.word	0x0800df19
 800de68:	0800df3d 	.word	0x0800df3d
 800de6c:	0800df7d 	.word	0x0800df7d
 800de70:	0800df9d 	.word	0x0800df9d
 800de74:	00010009 	.word	0x00010009
 800de78:	00020012 	.word	0x00020012

0800de7c <__sinit>:
 800de7c:	b510      	push	{r4, lr}
 800de7e:	4604      	mov	r4, r0
 800de80:	480a      	ldr	r0, [pc, #40]	; (800deac <__sinit+0x30>)
 800de82:	f000 f8cf 	bl	800e024 <__retarget_lock_acquire_recursive>
 800de86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800de88:	b923      	cbnz	r3, 800de94 <__sinit+0x18>
 800de8a:	4b09      	ldr	r3, [pc, #36]	; (800deb0 <__sinit+0x34>)
 800de8c:	4a09      	ldr	r2, [pc, #36]	; (800deb4 <__sinit+0x38>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	6362      	str	r2, [r4, #52]	; 0x34
 800de92:	b123      	cbz	r3, 800de9e <__sinit+0x22>
 800de94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de98:	4804      	ldr	r0, [pc, #16]	; (800deac <__sinit+0x30>)
 800de9a:	f000 b8c5 	b.w	800e028 <__retarget_lock_release_recursive>
 800de9e:	f7ff ff83 	bl	800dda8 <global_stdio_init.part.0>
 800dea2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dea6:	4801      	ldr	r0, [pc, #4]	; (800deac <__sinit+0x30>)
 800dea8:	f000 b8be 	b.w	800e028 <__retarget_lock_release_recursive>
 800deac:	240025b0 	.word	0x240025b0
 800deb0:	240025a4 	.word	0x240025a4
 800deb4:	0800dd69 	.word	0x0800dd69

0800deb8 <__sfp_lock_acquire>:
 800deb8:	4801      	ldr	r0, [pc, #4]	; (800dec0 <__sfp_lock_acquire+0x8>)
 800deba:	f000 b8b3 	b.w	800e024 <__retarget_lock_acquire_recursive>
 800debe:	bf00      	nop
 800dec0:	240025b0 	.word	0x240025b0

0800dec4 <__sfp_lock_release>:
 800dec4:	4801      	ldr	r0, [pc, #4]	; (800decc <__sfp_lock_release+0x8>)
 800dec6:	f000 b8af 	b.w	800e028 <__retarget_lock_release_recursive>
 800deca:	bf00      	nop
 800decc:	240025b0 	.word	0x240025b0

0800ded0 <_fwalk_sglue>:
 800ded0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ded4:	4680      	mov	r8, r0
 800ded6:	460f      	mov	r7, r1
 800ded8:	4616      	mov	r6, r2
 800deda:	f04f 0900 	mov.w	r9, #0
 800dede:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800dee2:	3d01      	subs	r5, #1
 800dee4:	d411      	bmi.n	800df0a <_fwalk_sglue+0x3a>
 800dee6:	89a3      	ldrh	r3, [r4, #12]
 800dee8:	2b01      	cmp	r3, #1
 800deea:	f105 35ff 	add.w	r5, r5, #4294967295
 800deee:	d908      	bls.n	800df02 <_fwalk_sglue+0x32>
 800def0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800def4:	3301      	adds	r3, #1
 800def6:	4621      	mov	r1, r4
 800def8:	d003      	beq.n	800df02 <_fwalk_sglue+0x32>
 800defa:	4640      	mov	r0, r8
 800defc:	47b8      	blx	r7
 800defe:	ea49 0900 	orr.w	r9, r9, r0
 800df02:	1c6b      	adds	r3, r5, #1
 800df04:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800df08:	d1ed      	bne.n	800dee6 <_fwalk_sglue+0x16>
 800df0a:	6836      	ldr	r6, [r6, #0]
 800df0c:	2e00      	cmp	r6, #0
 800df0e:	d1e6      	bne.n	800dede <_fwalk_sglue+0xe>
 800df10:	4648      	mov	r0, r9
 800df12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df16:	bf00      	nop

0800df18 <__sread>:
 800df18:	b510      	push	{r4, lr}
 800df1a:	460c      	mov	r4, r1
 800df1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df20:	f7fb fab0 	bl	8009484 <_read_r>
 800df24:	2800      	cmp	r0, #0
 800df26:	db03      	blt.n	800df30 <__sread+0x18>
 800df28:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800df2a:	4403      	add	r3, r0
 800df2c:	6523      	str	r3, [r4, #80]	; 0x50
 800df2e:	bd10      	pop	{r4, pc}
 800df30:	89a3      	ldrh	r3, [r4, #12]
 800df32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800df36:	81a3      	strh	r3, [r4, #12]
 800df38:	bd10      	pop	{r4, pc}
 800df3a:	bf00      	nop

0800df3c <__swrite>:
 800df3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df40:	460c      	mov	r4, r1
 800df42:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800df46:	461f      	mov	r7, r3
 800df48:	05cb      	lsls	r3, r1, #23
 800df4a:	4605      	mov	r5, r0
 800df4c:	4616      	mov	r6, r2
 800df4e:	d40b      	bmi.n	800df68 <__swrite+0x2c>
 800df50:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800df54:	81a1      	strh	r1, [r4, #12]
 800df56:	463b      	mov	r3, r7
 800df58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df5c:	4632      	mov	r2, r6
 800df5e:	4628      	mov	r0, r5
 800df60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df64:	f7fb baac 	b.w	80094c0 <_write_r>
 800df68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df6c:	2302      	movs	r3, #2
 800df6e:	2200      	movs	r2, #0
 800df70:	f7fb fa99 	bl	80094a6 <_lseek_r>
 800df74:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800df78:	e7ea      	b.n	800df50 <__swrite+0x14>
 800df7a:	bf00      	nop

0800df7c <__sseek>:
 800df7c:	b510      	push	{r4, lr}
 800df7e:	460c      	mov	r4, r1
 800df80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df84:	f7fb fa8f 	bl	80094a6 <_lseek_r>
 800df88:	89a3      	ldrh	r3, [r4, #12]
 800df8a:	1c42      	adds	r2, r0, #1
 800df8c:	bf0e      	itee	eq
 800df8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800df92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800df96:	6520      	strne	r0, [r4, #80]	; 0x50
 800df98:	81a3      	strh	r3, [r4, #12]
 800df9a:	bd10      	pop	{r4, pc}

0800df9c <__sclose>:
 800df9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfa0:	f7fb ba9b 	b.w	80094da <_close_r>

0800dfa4 <strncpy>:
 800dfa4:	ea40 0301 	orr.w	r3, r0, r1
 800dfa8:	079b      	lsls	r3, r3, #30
 800dfaa:	b530      	push	{r4, r5, lr}
 800dfac:	d101      	bne.n	800dfb2 <strncpy+0xe>
 800dfae:	2a03      	cmp	r2, #3
 800dfb0:	d80f      	bhi.n	800dfd2 <strncpy+0x2e>
 800dfb2:	4684      	mov	ip, r0
 800dfb4:	f101 3eff 	add.w	lr, r1, #4294967295
 800dfb8:	e007      	b.n	800dfca <strncpy+0x26>
 800dfba:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800dfbe:	f803 1b01 	strb.w	r1, [r3], #1
 800dfc2:	1e54      	subs	r4, r2, #1
 800dfc4:	b1c1      	cbz	r1, 800dff8 <strncpy+0x54>
 800dfc6:	469c      	mov	ip, r3
 800dfc8:	4622      	mov	r2, r4
 800dfca:	4663      	mov	r3, ip
 800dfcc:	2a00      	cmp	r2, #0
 800dfce:	d1f4      	bne.n	800dfba <strncpy+0x16>
 800dfd0:	bd30      	pop	{r4, r5, pc}
 800dfd2:	460b      	mov	r3, r1
 800dfd4:	4684      	mov	ip, r0
 800dfd6:	4619      	mov	r1, r3
 800dfd8:	f853 5b04 	ldr.w	r5, [r3], #4
 800dfdc:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800dfe0:	ea24 0405 	bic.w	r4, r4, r5
 800dfe4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800dfe8:	d1e4      	bne.n	800dfb4 <strncpy+0x10>
 800dfea:	3a04      	subs	r2, #4
 800dfec:	2a03      	cmp	r2, #3
 800dfee:	f84c 5b04 	str.w	r5, [ip], #4
 800dff2:	4619      	mov	r1, r3
 800dff4:	d8ef      	bhi.n	800dfd6 <strncpy+0x32>
 800dff6:	e7dd      	b.n	800dfb4 <strncpy+0x10>
 800dff8:	4494      	add	ip, r2
 800dffa:	2c00      	cmp	r4, #0
 800dffc:	d0e8      	beq.n	800dfd0 <strncpy+0x2c>
 800dffe:	f803 1b01 	strb.w	r1, [r3], #1
 800e002:	4563      	cmp	r3, ip
 800e004:	d1fb      	bne.n	800dffe <strncpy+0x5a>
 800e006:	bd30      	pop	{r4, r5, pc}

0800e008 <__locale_mb_cur_max>:
 800e008:	4b01      	ldr	r3, [pc, #4]	; (800e010 <__locale_mb_cur_max+0x8>)
 800e00a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800e00e:	4770      	bx	lr
 800e010:	24000568 	.word	0x24000568

0800e014 <_localeconv_r>:
 800e014:	4800      	ldr	r0, [pc, #0]	; (800e018 <_localeconv_r+0x4>)
 800e016:	4770      	bx	lr
 800e018:	24000658 	.word	0x24000658

0800e01c <__retarget_lock_init_recursive>:
 800e01c:	4770      	bx	lr
 800e01e:	bf00      	nop

0800e020 <__retarget_lock_close_recursive>:
 800e020:	4770      	bx	lr
 800e022:	bf00      	nop

0800e024 <__retarget_lock_acquire_recursive>:
 800e024:	4770      	bx	lr
 800e026:	bf00      	nop

0800e028 <__retarget_lock_release_recursive>:
 800e028:	4770      	bx	lr
 800e02a:	bf00      	nop

0800e02c <frexp>:
 800e02c:	f8df c060 	ldr.w	ip, [pc, #96]	; 800e090 <frexp+0x64>
 800e030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e032:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e036:	2700      	movs	r7, #0
 800e038:	4563      	cmp	r3, ip
 800e03a:	4604      	mov	r4, r0
 800e03c:	460d      	mov	r5, r1
 800e03e:	4616      	mov	r6, r2
 800e040:	6017      	str	r7, [r2, #0]
 800e042:	dc22      	bgt.n	800e08a <frexp+0x5e>
 800e044:	4684      	mov	ip, r0
 800e046:	ea53 0c0c 	orrs.w	ip, r3, ip
 800e04a:	d01e      	beq.n	800e08a <frexp+0x5e>
 800e04c:	f8df c044 	ldr.w	ip, [pc, #68]	; 800e094 <frexp+0x68>
 800e050:	ea01 0c0c 	and.w	ip, r1, ip
 800e054:	460a      	mov	r2, r1
 800e056:	f1bc 0f00 	cmp.w	ip, #0
 800e05a:	d109      	bne.n	800e070 <frexp+0x44>
 800e05c:	4b0e      	ldr	r3, [pc, #56]	; (800e098 <frexp+0x6c>)
 800e05e:	2200      	movs	r2, #0
 800e060:	f7f2 fcf8 	bl	8000a54 <__aeabi_dmul>
 800e064:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800e068:	4604      	mov	r4, r0
 800e06a:	460a      	mov	r2, r1
 800e06c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e070:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800e074:	151b      	asrs	r3, r3, #20
 800e076:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800e07a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e07e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800e082:	443b      	add	r3, r7
 800e084:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800e088:	6033      	str	r3, [r6, #0]
 800e08a:	4620      	mov	r0, r4
 800e08c:	4629      	mov	r1, r5
 800e08e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e090:	7fefffff 	.word	0x7fefffff
 800e094:	7ff00000 	.word	0x7ff00000
 800e098:	43500000 	.word	0x43500000

0800e09c <quorem>:
 800e09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0a0:	6903      	ldr	r3, [r0, #16]
 800e0a2:	690c      	ldr	r4, [r1, #16]
 800e0a4:	42a3      	cmp	r3, r4
 800e0a6:	b083      	sub	sp, #12
 800e0a8:	f2c0 8088 	blt.w	800e1bc <quorem+0x120>
 800e0ac:	3c01      	subs	r4, #1
 800e0ae:	f101 0514 	add.w	r5, r1, #20
 800e0b2:	00a3      	lsls	r3, r4, #2
 800e0b4:	f100 0814 	add.w	r8, r0, #20
 800e0b8:	9300      	str	r3, [sp, #0]
 800e0ba:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800e0be:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	468a      	mov	sl, r1
 800e0c6:	429a      	cmp	r2, r3
 800e0c8:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800e0cc:	4681      	mov	r9, r0
 800e0ce:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800e0d2:	9101      	str	r1, [sp, #4]
 800e0d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800e0d8:	d33a      	bcc.n	800e150 <quorem+0xb4>
 800e0da:	f04f 0c00 	mov.w	ip, #0
 800e0de:	46ae      	mov	lr, r5
 800e0e0:	4640      	mov	r0, r8
 800e0e2:	4662      	mov	r2, ip
 800e0e4:	4663      	mov	r3, ip
 800e0e6:	f85e bb04 	ldr.w	fp, [lr], #4
 800e0ea:	6801      	ldr	r1, [r0, #0]
 800e0ec:	fa1f fc8b 	uxth.w	ip, fp
 800e0f0:	fb06 330c 	mla	r3, r6, ip, r3
 800e0f4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800e0f8:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800e0fc:	fb06 cc0b 	mla	ip, r6, fp, ip
 800e100:	b29b      	uxth	r3, r3
 800e102:	1ad3      	subs	r3, r2, r3
 800e104:	fa1f f28c 	uxth.w	r2, ip
 800e108:	fa13 f381 	uxtah	r3, r3, r1
 800e10c:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800e110:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e114:	b29b      	uxth	r3, r3
 800e116:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e11a:	4577      	cmp	r7, lr
 800e11c:	f840 3b04 	str.w	r3, [r0], #4
 800e120:	ea4f 4222 	mov.w	r2, r2, asr #16
 800e124:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800e128:	d2dd      	bcs.n	800e0e6 <quorem+0x4a>
 800e12a:	9b00      	ldr	r3, [sp, #0]
 800e12c:	f858 3003 	ldr.w	r3, [r8, r3]
 800e130:	b973      	cbnz	r3, 800e150 <quorem+0xb4>
 800e132:	9b01      	ldr	r3, [sp, #4]
 800e134:	3b04      	subs	r3, #4
 800e136:	4598      	cmp	r8, r3
 800e138:	d304      	bcc.n	800e144 <quorem+0xa8>
 800e13a:	e007      	b.n	800e14c <quorem+0xb0>
 800e13c:	4598      	cmp	r8, r3
 800e13e:	f104 34ff 	add.w	r4, r4, #4294967295
 800e142:	d203      	bcs.n	800e14c <quorem+0xb0>
 800e144:	f853 2904 	ldr.w	r2, [r3], #-4
 800e148:	2a00      	cmp	r2, #0
 800e14a:	d0f7      	beq.n	800e13c <quorem+0xa0>
 800e14c:	f8c9 4010 	str.w	r4, [r9, #16]
 800e150:	4651      	mov	r1, sl
 800e152:	4648      	mov	r0, r9
 800e154:	f001 fb84 	bl	800f860 <__mcmp>
 800e158:	2800      	cmp	r0, #0
 800e15a:	db2b      	blt.n	800e1b4 <quorem+0x118>
 800e15c:	3601      	adds	r6, #1
 800e15e:	4641      	mov	r1, r8
 800e160:	2300      	movs	r3, #0
 800e162:	f855 0b04 	ldr.w	r0, [r5], #4
 800e166:	f8d1 c000 	ldr.w	ip, [r1]
 800e16a:	b282      	uxth	r2, r0
 800e16c:	1a9a      	subs	r2, r3, r2
 800e16e:	0c03      	lsrs	r3, r0, #16
 800e170:	fa12 f28c 	uxtah	r2, r2, ip
 800e174:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800e178:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800e17c:	b292      	uxth	r2, r2
 800e17e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e182:	42af      	cmp	r7, r5
 800e184:	f841 2b04 	str.w	r2, [r1], #4
 800e188:	ea4f 4323 	mov.w	r3, r3, asr #16
 800e18c:	d2e9      	bcs.n	800e162 <quorem+0xc6>
 800e18e:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800e192:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800e196:	b96a      	cbnz	r2, 800e1b4 <quorem+0x118>
 800e198:	3b04      	subs	r3, #4
 800e19a:	4598      	cmp	r8, r3
 800e19c:	d304      	bcc.n	800e1a8 <quorem+0x10c>
 800e19e:	e007      	b.n	800e1b0 <quorem+0x114>
 800e1a0:	4598      	cmp	r8, r3
 800e1a2:	f104 34ff 	add.w	r4, r4, #4294967295
 800e1a6:	d203      	bcs.n	800e1b0 <quorem+0x114>
 800e1a8:	f853 2904 	ldr.w	r2, [r3], #-4
 800e1ac:	2a00      	cmp	r2, #0
 800e1ae:	d0f7      	beq.n	800e1a0 <quorem+0x104>
 800e1b0:	f8c9 4010 	str.w	r4, [r9, #16]
 800e1b4:	4630      	mov	r0, r6
 800e1b6:	b003      	add	sp, #12
 800e1b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1bc:	2000      	movs	r0, #0
 800e1be:	b003      	add	sp, #12
 800e1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1c4:	0000      	movs	r0, r0
	...

0800e1c8 <_dtoa_r>:
 800e1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1cc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800e1ce:	b099      	sub	sp, #100	; 0x64
 800e1d0:	4690      	mov	r8, r2
 800e1d2:	4699      	mov	r9, r3
 800e1d4:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800e1d8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800e1da:	4604      	mov	r4, r0
 800e1dc:	b141      	cbz	r1, 800e1f0 <_dtoa_r+0x28>
 800e1de:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e1e0:	604a      	str	r2, [r1, #4]
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	4093      	lsls	r3, r2
 800e1e6:	608b      	str	r3, [r1, #8]
 800e1e8:	f001 f8dc 	bl	800f3a4 <_Bfree>
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	63a3      	str	r3, [r4, #56]	; 0x38
 800e1f0:	f1b9 0a00 	subs.w	sl, r9, #0
 800e1f4:	bfb4      	ite	lt
 800e1f6:	2301      	movlt	r3, #1
 800e1f8:	2300      	movge	r3, #0
 800e1fa:	602b      	str	r3, [r5, #0]
 800e1fc:	4b76      	ldr	r3, [pc, #472]	; (800e3d8 <_dtoa_r+0x210>)
 800e1fe:	bfbc      	itt	lt
 800e200:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800e204:	f8cd a014 	strlt.w	sl, [sp, #20]
 800e208:	ea33 030a 	bics.w	r3, r3, sl
 800e20c:	f000 80ab 	beq.w	800e366 <_dtoa_r+0x19e>
 800e210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e214:	4610      	mov	r0, r2
 800e216:	4619      	mov	r1, r3
 800e218:	2200      	movs	r2, #0
 800e21a:	2300      	movs	r3, #0
 800e21c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e220:	f7f2 fe80 	bl	8000f24 <__aeabi_dcmpeq>
 800e224:	4607      	mov	r7, r0
 800e226:	b178      	cbz	r0, 800e248 <_dtoa_r+0x80>
 800e228:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e22a:	2301      	movs	r3, #1
 800e22c:	6013      	str	r3, [r2, #0]
 800e22e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e230:	2b00      	cmp	r3, #0
 800e232:	f000 83ae 	beq.w	800e992 <_dtoa_r+0x7ca>
 800e236:	4b69      	ldr	r3, [pc, #420]	; (800e3dc <_dtoa_r+0x214>)
 800e238:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e23a:	6013      	str	r3, [r2, #0]
 800e23c:	3b01      	subs	r3, #1
 800e23e:	9303      	str	r3, [sp, #12]
 800e240:	9803      	ldr	r0, [sp, #12]
 800e242:	b019      	add	sp, #100	; 0x64
 800e244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e248:	ab16      	add	r3, sp, #88	; 0x58
 800e24a:	9301      	str	r3, [sp, #4]
 800e24c:	ab17      	add	r3, sp, #92	; 0x5c
 800e24e:	9300      	str	r3, [sp, #0]
 800e250:	4620      	mov	r0, r4
 800e252:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e256:	f001 fbcd 	bl	800f9f4 <__d2b>
 800e25a:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800e25e:	4605      	mov	r5, r0
 800e260:	f040 8097 	bne.w	800e392 <_dtoa_r+0x1ca>
 800e264:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800e268:	443e      	add	r6, r7
 800e26a:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800e26e:	2b20      	cmp	r3, #32
 800e270:	f340 83a6 	ble.w	800e9c0 <_dtoa_r+0x7f8>
 800e274:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800e278:	fa0a fa03 	lsl.w	sl, sl, r3
 800e27c:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800e280:	fa28 f003 	lsr.w	r0, r8, r3
 800e284:	ea4a 0000 	orr.w	r0, sl, r0
 800e288:	f7f2 fb6a 	bl	8000960 <__aeabi_ui2d>
 800e28c:	2301      	movs	r3, #1
 800e28e:	3e01      	subs	r6, #1
 800e290:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800e294:	930f      	str	r3, [sp, #60]	; 0x3c
 800e296:	4b52      	ldr	r3, [pc, #328]	; (800e3e0 <_dtoa_r+0x218>)
 800e298:	2200      	movs	r2, #0
 800e29a:	f7f2 fa23 	bl	80006e4 <__aeabi_dsub>
 800e29e:	a348      	add	r3, pc, #288	; (adr r3, 800e3c0 <_dtoa_r+0x1f8>)
 800e2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a4:	f7f2 fbd6 	bl	8000a54 <__aeabi_dmul>
 800e2a8:	a347      	add	r3, pc, #284	; (adr r3, 800e3c8 <_dtoa_r+0x200>)
 800e2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ae:	f7f2 fa1b 	bl	80006e8 <__adddf3>
 800e2b2:	4680      	mov	r8, r0
 800e2b4:	4630      	mov	r0, r6
 800e2b6:	4689      	mov	r9, r1
 800e2b8:	f7f2 fb62 	bl	8000980 <__aeabi_i2d>
 800e2bc:	a344      	add	r3, pc, #272	; (adr r3, 800e3d0 <_dtoa_r+0x208>)
 800e2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c2:	f7f2 fbc7 	bl	8000a54 <__aeabi_dmul>
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	4640      	mov	r0, r8
 800e2cc:	4649      	mov	r1, r9
 800e2ce:	f7f2 fa0b 	bl	80006e8 <__adddf3>
 800e2d2:	4680      	mov	r8, r0
 800e2d4:	4689      	mov	r9, r1
 800e2d6:	f7f2 fe6d 	bl	8000fb4 <__aeabi_d2iz>
 800e2da:	2200      	movs	r2, #0
 800e2dc:	4683      	mov	fp, r0
 800e2de:	2300      	movs	r3, #0
 800e2e0:	4640      	mov	r0, r8
 800e2e2:	4649      	mov	r1, r9
 800e2e4:	f7f2 fe28 	bl	8000f38 <__aeabi_dcmplt>
 800e2e8:	2800      	cmp	r0, #0
 800e2ea:	f040 8345 	bne.w	800e978 <_dtoa_r+0x7b0>
 800e2ee:	f1bb 0f16 	cmp.w	fp, #22
 800e2f2:	f200 8334 	bhi.w	800e95e <_dtoa_r+0x796>
 800e2f6:	4b3b      	ldr	r3, [pc, #236]	; (800e3e4 <_dtoa_r+0x21c>)
 800e2f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e300:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e304:	f7f2 fe18 	bl	8000f38 <__aeabi_dcmplt>
 800e308:	2800      	cmp	r0, #0
 800e30a:	d071      	beq.n	800e3f0 <_dtoa_r+0x228>
 800e30c:	2300      	movs	r3, #0
 800e30e:	1bbf      	subs	r7, r7, r6
 800e310:	930e      	str	r3, [sp, #56]	; 0x38
 800e312:	1e7b      	subs	r3, r7, #1
 800e314:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e318:	9306      	str	r3, [sp, #24]
 800e31a:	f100 8327 	bmi.w	800e96c <_dtoa_r+0x7a4>
 800e31e:	2300      	movs	r3, #0
 800e320:	9309      	str	r3, [sp, #36]	; 0x24
 800e322:	f1bb 0f00 	cmp.w	fp, #0
 800e326:	da6a      	bge.n	800e3fe <_dtoa_r+0x236>
 800e328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e32a:	f8cd b01c 	str.w	fp, [sp, #28]
 800e32e:	eba3 030b 	sub.w	r3, r3, fp
 800e332:	9309      	str	r3, [sp, #36]	; 0x24
 800e334:	f1cb 0300 	rsb	r3, fp, #0
 800e338:	930d      	str	r3, [sp, #52]	; 0x34
 800e33a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e33c:	2b09      	cmp	r3, #9
 800e33e:	f04f 0b00 	mov.w	fp, #0
 800e342:	d865      	bhi.n	800e410 <_dtoa_r+0x248>
 800e344:	2b05      	cmp	r3, #5
 800e346:	f340 8339 	ble.w	800e9bc <_dtoa_r+0x7f4>
 800e34a:	3b04      	subs	r3, #4
 800e34c:	9322      	str	r3, [sp, #136]	; 0x88
 800e34e:	2600      	movs	r6, #0
 800e350:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e352:	3b02      	subs	r3, #2
 800e354:	2b03      	cmp	r3, #3
 800e356:	f200 8667 	bhi.w	800f028 <_dtoa_r+0xe60>
 800e35a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e35e:	044e      	.short	0x044e
 800e360:	0442044b 	.word	0x0442044b
 800e364:	0425      	.short	0x0425
 800e366:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e368:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800e36c:	f242 730f 	movw	r3, #9999	; 0x270f
 800e370:	ea5a 0a08 	orrs.w	sl, sl, r8
 800e374:	6013      	str	r3, [r2, #0]
 800e376:	d11a      	bne.n	800e3ae <_dtoa_r+0x1e6>
 800e378:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	f000 8663 	beq.w	800f046 <_dtoa_r+0xe7e>
 800e380:	4b19      	ldr	r3, [pc, #100]	; (800e3e8 <_dtoa_r+0x220>)
 800e382:	9303      	str	r3, [sp, #12]
 800e384:	3308      	adds	r3, #8
 800e386:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e388:	9803      	ldr	r0, [sp, #12]
 800e38a:	6013      	str	r3, [r2, #0]
 800e38c:	b019      	add	sp, #100	; 0x64
 800e38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e392:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800e396:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800e39a:	4608      	mov	r0, r1
 800e39c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800e3a0:	970f      	str	r7, [sp, #60]	; 0x3c
 800e3a2:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800e3a6:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800e3a8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e3ac:	e773      	b.n	800e296 <_dtoa_r+0xce>
 800e3ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	f040 83db 	bne.w	800eb6c <_dtoa_r+0x9a4>
 800e3b6:	4b0d      	ldr	r3, [pc, #52]	; (800e3ec <_dtoa_r+0x224>)
 800e3b8:	9303      	str	r3, [sp, #12]
 800e3ba:	e741      	b.n	800e240 <_dtoa_r+0x78>
 800e3bc:	f3af 8000 	nop.w
 800e3c0:	636f4361 	.word	0x636f4361
 800e3c4:	3fd287a7 	.word	0x3fd287a7
 800e3c8:	8b60c8b3 	.word	0x8b60c8b3
 800e3cc:	3fc68a28 	.word	0x3fc68a28
 800e3d0:	509f79fb 	.word	0x509f79fb
 800e3d4:	3fd34413 	.word	0x3fd34413
 800e3d8:	7ff00000 	.word	0x7ff00000
 800e3dc:	080126c1 	.word	0x080126c1
 800e3e0:	3ff80000 	.word	0x3ff80000
 800e3e4:	08012830 	.word	0x08012830
 800e3e8:	0801272c 	.word	0x0801272c
 800e3ec:	08012738 	.word	0x08012738
 800e3f0:	1bbf      	subs	r7, r7, r6
 800e3f2:	1e7b      	subs	r3, r7, #1
 800e3f4:	9306      	str	r3, [sp, #24]
 800e3f6:	f100 847e 	bmi.w	800ecf6 <_dtoa_r+0xb2e>
 800e3fa:	900e      	str	r0, [sp, #56]	; 0x38
 800e3fc:	9009      	str	r0, [sp, #36]	; 0x24
 800e3fe:	9b06      	ldr	r3, [sp, #24]
 800e400:	445b      	add	r3, fp
 800e402:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800e406:	2300      	movs	r3, #0
 800e408:	930d      	str	r3, [sp, #52]	; 0x34
 800e40a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e40c:	2b09      	cmp	r3, #9
 800e40e:	d999      	bls.n	800e344 <_dtoa_r+0x17c>
 800e410:	2300      	movs	r3, #0
 800e412:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800e416:	2601      	movs	r6, #1
 800e418:	f04f 33ff 	mov.w	r3, #4294967295
 800e41c:	960c      	str	r6, [sp, #48]	; 0x30
 800e41e:	9308      	str	r3, [sp, #32]
 800e420:	9b08      	ldr	r3, [sp, #32]
 800e422:	9312      	str	r3, [sp, #72]	; 0x48
 800e424:	2100      	movs	r1, #0
 800e426:	63e1      	str	r1, [r4, #60]	; 0x3c
 800e428:	4620      	mov	r0, r4
 800e42a:	f000 ff95 	bl	800f358 <_Balloc>
 800e42e:	9003      	str	r0, [sp, #12]
 800e430:	2800      	cmp	r0, #0
 800e432:	f000 8601 	beq.w	800f038 <_dtoa_r+0xe70>
 800e436:	9b03      	ldr	r3, [sp, #12]
 800e438:	63a3      	str	r3, [r4, #56]	; 0x38
 800e43a:	9b08      	ldr	r3, [sp, #32]
 800e43c:	2b0e      	cmp	r3, #14
 800e43e:	f200 8113 	bhi.w	800e668 <_dtoa_r+0x4a0>
 800e442:	2e00      	cmp	r6, #0
 800e444:	f000 8110 	beq.w	800e668 <_dtoa_r+0x4a0>
 800e448:	9907      	ldr	r1, [sp, #28]
 800e44a:	2900      	cmp	r1, #0
 800e44c:	f340 8455 	ble.w	800ecfa <_dtoa_r+0xb32>
 800e450:	4bae      	ldr	r3, [pc, #696]	; (800e70c <_dtoa_r+0x544>)
 800e452:	f001 020f 	and.w	r2, r1, #15
 800e456:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e45a:	ea4f 1821 	mov.w	r8, r1, asr #4
 800e45e:	05c9      	lsls	r1, r1, #23
 800e460:	e9d3 6700 	ldrd	r6, r7, [r3]
 800e464:	f140 8411 	bpl.w	800ec8a <_dtoa_r+0xac2>
 800e468:	4ba9      	ldr	r3, [pc, #676]	; (800e710 <_dtoa_r+0x548>)
 800e46a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e46e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e472:	f7f2 fc19 	bl	8000ca8 <__aeabi_ddiv>
 800e476:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e47a:	f008 080f 	and.w	r8, r8, #15
 800e47e:	f04f 0a03 	mov.w	sl, #3
 800e482:	f1b8 0f00 	cmp.w	r8, #0
 800e486:	d013      	beq.n	800e4b0 <_dtoa_r+0x2e8>
 800e488:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800e710 <_dtoa_r+0x548>
 800e48c:	f018 0f01 	tst.w	r8, #1
 800e490:	d009      	beq.n	800e4a6 <_dtoa_r+0x2de>
 800e492:	4630      	mov	r0, r6
 800e494:	4639      	mov	r1, r7
 800e496:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e49a:	f7f2 fadb 	bl	8000a54 <__aeabi_dmul>
 800e49e:	f10a 0a01 	add.w	sl, sl, #1
 800e4a2:	4606      	mov	r6, r0
 800e4a4:	460f      	mov	r7, r1
 800e4a6:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e4aa:	f109 0908 	add.w	r9, r9, #8
 800e4ae:	d1ed      	bne.n	800e48c <_dtoa_r+0x2c4>
 800e4b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e4b4:	4632      	mov	r2, r6
 800e4b6:	463b      	mov	r3, r7
 800e4b8:	f7f2 fbf6 	bl	8000ca8 <__aeabi_ddiv>
 800e4bc:	4680      	mov	r8, r0
 800e4be:	4689      	mov	r9, r1
 800e4c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4c2:	b143      	cbz	r3, 800e4d6 <_dtoa_r+0x30e>
 800e4c4:	4b93      	ldr	r3, [pc, #588]	; (800e714 <_dtoa_r+0x54c>)
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	4640      	mov	r0, r8
 800e4ca:	4649      	mov	r1, r9
 800e4cc:	f7f2 fd34 	bl	8000f38 <__aeabi_dcmplt>
 800e4d0:	2800      	cmp	r0, #0
 800e4d2:	f040 852a 	bne.w	800ef2a <_dtoa_r+0xd62>
 800e4d6:	4650      	mov	r0, sl
 800e4d8:	f7f2 fa52 	bl	8000980 <__aeabi_i2d>
 800e4dc:	4642      	mov	r2, r8
 800e4de:	464b      	mov	r3, r9
 800e4e0:	f7f2 fab8 	bl	8000a54 <__aeabi_dmul>
 800e4e4:	4b8c      	ldr	r3, [pc, #560]	; (800e718 <_dtoa_r+0x550>)
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	f7f2 f8fe 	bl	80006e8 <__adddf3>
 800e4ec:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e4f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e4f4:	9311      	str	r3, [sp, #68]	; 0x44
 800e4f6:	9b08      	ldr	r3, [sp, #32]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f000 8099 	beq.w	800e630 <_dtoa_r+0x468>
 800e4fe:	9b07      	ldr	r3, [sp, #28]
 800e500:	9314      	str	r3, [sp, #80]	; 0x50
 800e502:	9b08      	ldr	r3, [sp, #32]
 800e504:	9313      	str	r3, [sp, #76]	; 0x4c
 800e506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e508:	2b00      	cmp	r3, #0
 800e50a:	f000 84a5 	beq.w	800ee58 <_dtoa_r+0xc90>
 800e50e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e510:	4b7e      	ldr	r3, [pc, #504]	; (800e70c <_dtoa_r+0x544>)
 800e512:	4982      	ldr	r1, [pc, #520]	; (800e71c <_dtoa_r+0x554>)
 800e514:	9e03      	ldr	r6, [sp, #12]
 800e516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e51a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e51e:	2000      	movs	r0, #0
 800e520:	f7f2 fbc2 	bl	8000ca8 <__aeabi_ddiv>
 800e524:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e528:	f7f2 f8dc 	bl	80006e4 <__aeabi_dsub>
 800e52c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e530:	4649      	mov	r1, r9
 800e532:	4640      	mov	r0, r8
 800e534:	f7f2 fd3e 	bl	8000fb4 <__aeabi_d2iz>
 800e538:	4607      	mov	r7, r0
 800e53a:	f7f2 fa21 	bl	8000980 <__aeabi_i2d>
 800e53e:	4602      	mov	r2, r0
 800e540:	460b      	mov	r3, r1
 800e542:	4640      	mov	r0, r8
 800e544:	4649      	mov	r1, r9
 800e546:	f7f2 f8cd 	bl	80006e4 <__aeabi_dsub>
 800e54a:	3730      	adds	r7, #48	; 0x30
 800e54c:	4680      	mov	r8, r0
 800e54e:	4689      	mov	r9, r1
 800e550:	4602      	mov	r2, r0
 800e552:	460b      	mov	r3, r1
 800e554:	f806 7b01 	strb.w	r7, [r6], #1
 800e558:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e55c:	f7f2 fd0a 	bl	8000f74 <__aeabi_dcmpgt>
 800e560:	2800      	cmp	r0, #0
 800e562:	f040 8527 	bne.w	800efb4 <_dtoa_r+0xdec>
 800e566:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800e56a:	2700      	movs	r7, #0
 800e56c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800e570:	9510      	str	r5, [sp, #64]	; 0x40
 800e572:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800e574:	9413      	str	r4, [sp, #76]	; 0x4c
 800e576:	e02a      	b.n	800e5ce <_dtoa_r+0x406>
 800e578:	3701      	adds	r7, #1
 800e57a:	42af      	cmp	r7, r5
 800e57c:	f280 852a 	bge.w	800efd4 <_dtoa_r+0xe0c>
 800e580:	4b67      	ldr	r3, [pc, #412]	; (800e720 <_dtoa_r+0x558>)
 800e582:	4650      	mov	r0, sl
 800e584:	4659      	mov	r1, fp
 800e586:	2200      	movs	r2, #0
 800e588:	f7f2 fa64 	bl	8000a54 <__aeabi_dmul>
 800e58c:	4b64      	ldr	r3, [pc, #400]	; (800e720 <_dtoa_r+0x558>)
 800e58e:	2200      	movs	r2, #0
 800e590:	4682      	mov	sl, r0
 800e592:	468b      	mov	fp, r1
 800e594:	4640      	mov	r0, r8
 800e596:	4649      	mov	r1, r9
 800e598:	f7f2 fa5c 	bl	8000a54 <__aeabi_dmul>
 800e59c:	4689      	mov	r9, r1
 800e59e:	4680      	mov	r8, r0
 800e5a0:	f7f2 fd08 	bl	8000fb4 <__aeabi_d2iz>
 800e5a4:	4604      	mov	r4, r0
 800e5a6:	f7f2 f9eb 	bl	8000980 <__aeabi_i2d>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	4640      	mov	r0, r8
 800e5b0:	4649      	mov	r1, r9
 800e5b2:	f7f2 f897 	bl	80006e4 <__aeabi_dsub>
 800e5b6:	3430      	adds	r4, #48	; 0x30
 800e5b8:	f806 4b01 	strb.w	r4, [r6], #1
 800e5bc:	4652      	mov	r2, sl
 800e5be:	465b      	mov	r3, fp
 800e5c0:	4680      	mov	r8, r0
 800e5c2:	4689      	mov	r9, r1
 800e5c4:	f7f2 fcb8 	bl	8000f38 <__aeabi_dcmplt>
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	f040 84f1 	bne.w	800efb0 <_dtoa_r+0xde8>
 800e5ce:	4642      	mov	r2, r8
 800e5d0:	464b      	mov	r3, r9
 800e5d2:	4950      	ldr	r1, [pc, #320]	; (800e714 <_dtoa_r+0x54c>)
 800e5d4:	2000      	movs	r0, #0
 800e5d6:	f7f2 f885 	bl	80006e4 <__aeabi_dsub>
 800e5da:	4652      	mov	r2, sl
 800e5dc:	465b      	mov	r3, fp
 800e5de:	f7f2 fcab 	bl	8000f38 <__aeabi_dcmplt>
 800e5e2:	2800      	cmp	r0, #0
 800e5e4:	d0c8      	beq.n	800e578 <_dtoa_r+0x3b0>
 800e5e6:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800e5ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e5ec:	9a03      	ldr	r2, [sp, #12]
 800e5ee:	9307      	str	r3, [sp, #28]
 800e5f0:	e002      	b.n	800e5f8 <_dtoa_r+0x430>
 800e5f2:	42b2      	cmp	r2, r6
 800e5f4:	f000 84c6 	beq.w	800ef84 <_dtoa_r+0xdbc>
 800e5f8:	46b1      	mov	r9, r6
 800e5fa:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800e5fe:	2b39      	cmp	r3, #57	; 0x39
 800e600:	d0f7      	beq.n	800e5f2 <_dtoa_r+0x42a>
 800e602:	3301      	adds	r3, #1
 800e604:	b2db      	uxtb	r3, r3
 800e606:	7033      	strb	r3, [r6, #0]
 800e608:	9b07      	ldr	r3, [sp, #28]
 800e60a:	3301      	adds	r3, #1
 800e60c:	9307      	str	r3, [sp, #28]
 800e60e:	e192      	b.n	800e936 <_dtoa_r+0x76e>
 800e610:	4650      	mov	r0, sl
 800e612:	f7f2 f9b5 	bl	8000980 <__aeabi_i2d>
 800e616:	4642      	mov	r2, r8
 800e618:	464b      	mov	r3, r9
 800e61a:	f7f2 fa1b 	bl	8000a54 <__aeabi_dmul>
 800e61e:	4b3e      	ldr	r3, [pc, #248]	; (800e718 <_dtoa_r+0x550>)
 800e620:	2200      	movs	r2, #0
 800e622:	f7f2 f861 	bl	80006e8 <__adddf3>
 800e626:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e62a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e62e:	9311      	str	r3, [sp, #68]	; 0x44
 800e630:	4b3c      	ldr	r3, [pc, #240]	; (800e724 <_dtoa_r+0x55c>)
 800e632:	4640      	mov	r0, r8
 800e634:	4649      	mov	r1, r9
 800e636:	2200      	movs	r2, #0
 800e638:	f7f2 f854 	bl	80006e4 <__aeabi_dsub>
 800e63c:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800e640:	4642      	mov	r2, r8
 800e642:	464b      	mov	r3, r9
 800e644:	4606      	mov	r6, r0
 800e646:	460f      	mov	r7, r1
 800e648:	f7f2 fc94 	bl	8000f74 <__aeabi_dcmpgt>
 800e64c:	4682      	mov	sl, r0
 800e64e:	2800      	cmp	r0, #0
 800e650:	f040 84a8 	bne.w	800efa4 <_dtoa_r+0xddc>
 800e654:	4642      	mov	r2, r8
 800e656:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e65a:	4630      	mov	r0, r6
 800e65c:	4639      	mov	r1, r7
 800e65e:	f7f2 fc6b 	bl	8000f38 <__aeabi_dcmplt>
 800e662:	2800      	cmp	r0, #0
 800e664:	f040 8345 	bne.w	800ecf2 <_dtoa_r+0xb2a>
 800e668:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	f2c0 808c 	blt.w	800e788 <_dtoa_r+0x5c0>
 800e670:	9a07      	ldr	r2, [sp, #28]
 800e672:	2a0e      	cmp	r2, #14
 800e674:	f300 8088 	bgt.w	800e788 <_dtoa_r+0x5c0>
 800e678:	4b24      	ldr	r3, [pc, #144]	; (800e70c <_dtoa_r+0x544>)
 800e67a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e67e:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800e682:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e684:	2b00      	cmp	r3, #0
 800e686:	da1b      	bge.n	800e6c0 <_dtoa_r+0x4f8>
 800e688:	9b08      	ldr	r3, [sp, #32]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	dc18      	bgt.n	800e6c0 <_dtoa_r+0x4f8>
 800e68e:	f040 832e 	bne.w	800ecee <_dtoa_r+0xb26>
 800e692:	4b24      	ldr	r3, [pc, #144]	; (800e724 <_dtoa_r+0x55c>)
 800e694:	4650      	mov	r0, sl
 800e696:	2200      	movs	r2, #0
 800e698:	4659      	mov	r1, fp
 800e69a:	f7f2 f9db 	bl	8000a54 <__aeabi_dmul>
 800e69e:	4602      	mov	r2, r0
 800e6a0:	460b      	mov	r3, r1
 800e6a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e6a6:	f7f2 fc51 	bl	8000f4c <__aeabi_dcmple>
 800e6aa:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e6ae:	4656      	mov	r6, sl
 800e6b0:	2800      	cmp	r0, #0
 800e6b2:	f000 82b9 	beq.w	800ec28 <_dtoa_r+0xa60>
 800e6b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e6b8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e6bc:	43df      	mvns	r7, r3
 800e6be:	e2bb      	b.n	800ec38 <_dtoa_r+0xa70>
 800e6c0:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800e6c4:	4652      	mov	r2, sl
 800e6c6:	465b      	mov	r3, fp
 800e6c8:	4638      	mov	r0, r7
 800e6ca:	4641      	mov	r1, r8
 800e6cc:	f7f2 faec 	bl	8000ca8 <__aeabi_ddiv>
 800e6d0:	f7f2 fc70 	bl	8000fb4 <__aeabi_d2iz>
 800e6d4:	4681      	mov	r9, r0
 800e6d6:	9009      	str	r0, [sp, #36]	; 0x24
 800e6d8:	f7f2 f952 	bl	8000980 <__aeabi_i2d>
 800e6dc:	4652      	mov	r2, sl
 800e6de:	465b      	mov	r3, fp
 800e6e0:	f7f2 f9b8 	bl	8000a54 <__aeabi_dmul>
 800e6e4:	9e03      	ldr	r6, [sp, #12]
 800e6e6:	460b      	mov	r3, r1
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	4641      	mov	r1, r8
 800e6ec:	4638      	mov	r0, r7
 800e6ee:	f7f1 fff9 	bl	80006e4 <__aeabi_dsub>
 800e6f2:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800e6f6:	f806 3b01 	strb.w	r3, [r6], #1
 800e6fa:	9b08      	ldr	r3, [sp, #32]
 800e6fc:	2b01      	cmp	r3, #1
 800e6fe:	f000 835c 	beq.w	800edba <_dtoa_r+0xbf2>
 800e702:	9406      	str	r4, [sp, #24]
 800e704:	2701      	movs	r7, #1
 800e706:	9504      	str	r5, [sp, #16]
 800e708:	461c      	mov	r4, r3
 800e70a:	e02a      	b.n	800e762 <_dtoa_r+0x59a>
 800e70c:	08012830 	.word	0x08012830
 800e710:	08012808 	.word	0x08012808
 800e714:	3ff00000 	.word	0x3ff00000
 800e718:	401c0000 	.word	0x401c0000
 800e71c:	3fe00000 	.word	0x3fe00000
 800e720:	40240000 	.word	0x40240000
 800e724:	40140000 	.word	0x40140000
 800e728:	4652      	mov	r2, sl
 800e72a:	465b      	mov	r3, fp
 800e72c:	4640      	mov	r0, r8
 800e72e:	4649      	mov	r1, r9
 800e730:	f7f2 faba 	bl	8000ca8 <__aeabi_ddiv>
 800e734:	f7f2 fc3e 	bl	8000fb4 <__aeabi_d2iz>
 800e738:	4605      	mov	r5, r0
 800e73a:	f7f2 f921 	bl	8000980 <__aeabi_i2d>
 800e73e:	4652      	mov	r2, sl
 800e740:	465b      	mov	r3, fp
 800e742:	f7f2 f987 	bl	8000a54 <__aeabi_dmul>
 800e746:	3701      	adds	r7, #1
 800e748:	460b      	mov	r3, r1
 800e74a:	4602      	mov	r2, r0
 800e74c:	4649      	mov	r1, r9
 800e74e:	4640      	mov	r0, r8
 800e750:	f7f1 ffc8 	bl	80006e4 <__aeabi_dsub>
 800e754:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800e758:	42a7      	cmp	r7, r4
 800e75a:	f806 3b01 	strb.w	r3, [r6], #1
 800e75e:	f000 8329 	beq.w	800edb4 <_dtoa_r+0xbec>
 800e762:	4ba5      	ldr	r3, [pc, #660]	; (800e9f8 <_dtoa_r+0x830>)
 800e764:	2200      	movs	r2, #0
 800e766:	f7f2 f975 	bl	8000a54 <__aeabi_dmul>
 800e76a:	2200      	movs	r2, #0
 800e76c:	2300      	movs	r3, #0
 800e76e:	4680      	mov	r8, r0
 800e770:	4689      	mov	r9, r1
 800e772:	f7f2 fbd7 	bl	8000f24 <__aeabi_dcmpeq>
 800e776:	2800      	cmp	r0, #0
 800e778:	d0d6      	beq.n	800e728 <_dtoa_r+0x560>
 800e77a:	9d04      	ldr	r5, [sp, #16]
 800e77c:	9c06      	ldr	r4, [sp, #24]
 800e77e:	9b07      	ldr	r3, [sp, #28]
 800e780:	3301      	adds	r3, #1
 800e782:	9307      	str	r3, [sp, #28]
 800e784:	46b1      	mov	r9, r6
 800e786:	e0d6      	b.n	800e936 <_dtoa_r+0x76e>
 800e788:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e78a:	2a00      	cmp	r2, #0
 800e78c:	f000 8107 	beq.w	800e99e <_dtoa_r+0x7d6>
 800e790:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e792:	2a01      	cmp	r2, #1
 800e794:	f340 8294 	ble.w	800ecc0 <_dtoa_r+0xaf8>
 800e798:	9b08      	ldr	r3, [sp, #32]
 800e79a:	f103 38ff 	add.w	r8, r3, #4294967295
 800e79e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e7a0:	4543      	cmp	r3, r8
 800e7a2:	f280 825e 	bge.w	800ec62 <_dtoa_r+0xa9a>
 800e7a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e7a8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800e7ac:	eba8 0303 	sub.w	r3, r8, r3
 800e7b0:	449b      	add	fp, r3
 800e7b2:	f04f 0800 	mov.w	r8, #0
 800e7b6:	9b08      	ldr	r3, [sp, #32]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	f2c0 832f 	blt.w	800ee1c <_dtoa_r+0xc54>
 800e7be:	9a06      	ldr	r2, [sp, #24]
 800e7c0:	441a      	add	r2, r3
 800e7c2:	9206      	str	r2, [sp, #24]
 800e7c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7c6:	4617      	mov	r7, r2
 800e7c8:	441a      	add	r2, r3
 800e7ca:	9209      	str	r2, [sp, #36]	; 0x24
 800e7cc:	2101      	movs	r1, #1
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	f000 fe92 	bl	800f4f8 <__i2b>
 800e7d4:	4606      	mov	r6, r0
 800e7d6:	b167      	cbz	r7, 800e7f2 <_dtoa_r+0x62a>
 800e7d8:	9906      	ldr	r1, [sp, #24]
 800e7da:	2900      	cmp	r1, #0
 800e7dc:	460b      	mov	r3, r1
 800e7de:	dd08      	ble.n	800e7f2 <_dtoa_r+0x62a>
 800e7e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7e2:	42b9      	cmp	r1, r7
 800e7e4:	bfa8      	it	ge
 800e7e6:	463b      	movge	r3, r7
 800e7e8:	1ad2      	subs	r2, r2, r3
 800e7ea:	1aff      	subs	r7, r7, r3
 800e7ec:	1acb      	subs	r3, r1, r3
 800e7ee:	9209      	str	r2, [sp, #36]	; 0x24
 800e7f0:	9306      	str	r3, [sp, #24]
 800e7f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e7f4:	b163      	cbz	r3, 800e810 <_dtoa_r+0x648>
 800e7f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	f000 82b6 	beq.w	800ed6a <_dtoa_r+0xba2>
 800e7fe:	f1b8 0f00 	cmp.w	r8, #0
 800e802:	f300 8231 	bgt.w	800ec68 <_dtoa_r+0xaa0>
 800e806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e808:	ebb3 0208 	subs.w	r2, r3, r8
 800e80c:	f040 8316 	bne.w	800ee3c <_dtoa_r+0xc74>
 800e810:	2101      	movs	r1, #1
 800e812:	4620      	mov	r0, r4
 800e814:	f000 fe70 	bl	800f4f8 <__i2b>
 800e818:	f1bb 0f00 	cmp.w	fp, #0
 800e81c:	4682      	mov	sl, r0
 800e81e:	f300 80d4 	bgt.w	800e9ca <_dtoa_r+0x802>
 800e822:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e824:	2b01      	cmp	r3, #1
 800e826:	f340 81a7 	ble.w	800eb78 <_dtoa_r+0x9b0>
 800e82a:	f04f 0900 	mov.w	r9, #0
 800e82e:	2001      	movs	r0, #1
 800e830:	f1bb 0f00 	cmp.w	fp, #0
 800e834:	f040 80d5 	bne.w	800e9e2 <_dtoa_r+0x81a>
 800e838:	9b06      	ldr	r3, [sp, #24]
 800e83a:	4418      	add	r0, r3
 800e83c:	f010 001f 	ands.w	r0, r0, #31
 800e840:	f000 8198 	beq.w	800eb74 <_dtoa_r+0x9ac>
 800e844:	f1c0 0320 	rsb	r3, r0, #32
 800e848:	2b04      	cmp	r3, #4
 800e84a:	f300 80ad 	bgt.w	800e9a8 <_dtoa_r+0x7e0>
 800e84e:	f040 8224 	bne.w	800ec9a <_dtoa_r+0xad2>
 800e852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e854:	2b00      	cmp	r3, #0
 800e856:	dd05      	ble.n	800e864 <_dtoa_r+0x69c>
 800e858:	4629      	mov	r1, r5
 800e85a:	461a      	mov	r2, r3
 800e85c:	4620      	mov	r0, r4
 800e85e:	f000 ff87 	bl	800f770 <__lshift>
 800e862:	4605      	mov	r5, r0
 800e864:	9b06      	ldr	r3, [sp, #24]
 800e866:	2b00      	cmp	r3, #0
 800e868:	dd05      	ble.n	800e876 <_dtoa_r+0x6ae>
 800e86a:	4651      	mov	r1, sl
 800e86c:	461a      	mov	r2, r3
 800e86e:	4620      	mov	r0, r4
 800e870:	f000 ff7e 	bl	800f770 <__lshift>
 800e874:	4682      	mov	sl, r0
 800e876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e878:	2b00      	cmp	r3, #0
 800e87a:	f040 815c 	bne.w	800eb36 <_dtoa_r+0x96e>
 800e87e:	9b08      	ldr	r3, [sp, #32]
 800e880:	2b00      	cmp	r3, #0
 800e882:	f340 8143 	ble.w	800eb0c <_dtoa_r+0x944>
 800e886:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e888:	2b00      	cmp	r3, #0
 800e88a:	f040 80c6 	bne.w	800ea1a <_dtoa_r+0x852>
 800e88e:	9b07      	ldr	r3, [sp, #28]
 800e890:	3301      	adds	r3, #1
 800e892:	9307      	str	r3, [sp, #28]
 800e894:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e898:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e89c:	2701      	movs	r7, #1
 800e89e:	e007      	b.n	800e8b0 <_dtoa_r+0x6e8>
 800e8a0:	4629      	mov	r1, r5
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	220a      	movs	r2, #10
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	f000 fd86 	bl	800f3b8 <__multadd>
 800e8ac:	3701      	adds	r7, #1
 800e8ae:	4605      	mov	r5, r0
 800e8b0:	4651      	mov	r1, sl
 800e8b2:	4628      	mov	r0, r5
 800e8b4:	f7ff fbf2 	bl	800e09c <quorem>
 800e8b8:	45b9      	cmp	r9, r7
 800e8ba:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e8be:	f808 3b01 	strb.w	r3, [r8], #1
 800e8c2:	dced      	bgt.n	800e8a0 <_dtoa_r+0x6d8>
 800e8c4:	9a08      	ldr	r2, [sp, #32]
 800e8c6:	2a00      	cmp	r2, #0
 800e8c8:	bfc8      	it	gt
 800e8ca:	4693      	movgt	fp, r2
 800e8cc:	9a03      	ldr	r2, [sp, #12]
 800e8ce:	bfd8      	it	le
 800e8d0:	f04f 0b01 	movle.w	fp, #1
 800e8d4:	4493      	add	fp, r2
 800e8d6:	2700      	movs	r7, #0
 800e8d8:	4629      	mov	r1, r5
 800e8da:	2201      	movs	r2, #1
 800e8dc:	4620      	mov	r0, r4
 800e8de:	9304      	str	r3, [sp, #16]
 800e8e0:	f000 ff46 	bl	800f770 <__lshift>
 800e8e4:	4651      	mov	r1, sl
 800e8e6:	4605      	mov	r5, r0
 800e8e8:	f000 ffba 	bl	800f860 <__mcmp>
 800e8ec:	2800      	cmp	r0, #0
 800e8ee:	f340 81dc 	ble.w	800ecaa <_dtoa_r+0xae2>
 800e8f2:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800e8f6:	9a03      	ldr	r2, [sp, #12]
 800e8f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e8fc:	e004      	b.n	800e908 <_dtoa_r+0x740>
 800e8fe:	455a      	cmp	r2, fp
 800e900:	f000 81ee 	beq.w	800ece0 <_dtoa_r+0xb18>
 800e904:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800e908:	2b39      	cmp	r3, #57	; 0x39
 800e90a:	f10b 0901 	add.w	r9, fp, #1
 800e90e:	d0f6      	beq.n	800e8fe <_dtoa_r+0x736>
 800e910:	3301      	adds	r3, #1
 800e912:	f88b 3000 	strb.w	r3, [fp]
 800e916:	4651      	mov	r1, sl
 800e918:	4620      	mov	r0, r4
 800e91a:	f000 fd43 	bl	800f3a4 <_Bfree>
 800e91e:	b156      	cbz	r6, 800e936 <_dtoa_r+0x76e>
 800e920:	b12f      	cbz	r7, 800e92e <_dtoa_r+0x766>
 800e922:	42b7      	cmp	r7, r6
 800e924:	d003      	beq.n	800e92e <_dtoa_r+0x766>
 800e926:	4639      	mov	r1, r7
 800e928:	4620      	mov	r0, r4
 800e92a:	f000 fd3b 	bl	800f3a4 <_Bfree>
 800e92e:	4631      	mov	r1, r6
 800e930:	4620      	mov	r0, r4
 800e932:	f000 fd37 	bl	800f3a4 <_Bfree>
 800e936:	4629      	mov	r1, r5
 800e938:	4620      	mov	r0, r4
 800e93a:	f000 fd33 	bl	800f3a4 <_Bfree>
 800e93e:	2300      	movs	r3, #0
 800e940:	f889 3000 	strb.w	r3, [r9]
 800e944:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e946:	9a07      	ldr	r2, [sp, #28]
 800e948:	601a      	str	r2, [r3, #0]
 800e94a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	f43f ac77 	beq.w	800e240 <_dtoa_r+0x78>
 800e952:	9803      	ldr	r0, [sp, #12]
 800e954:	f8c3 9000 	str.w	r9, [r3]
 800e958:	b019      	add	sp, #100	; 0x64
 800e95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e95e:	2301      	movs	r3, #1
 800e960:	1bbf      	subs	r7, r7, r6
 800e962:	930e      	str	r3, [sp, #56]	; 0x38
 800e964:	1e7b      	subs	r3, r7, #1
 800e966:	9306      	str	r3, [sp, #24]
 800e968:	f57f acd9 	bpl.w	800e31e <_dtoa_r+0x156>
 800e96c:	f1c7 0301 	rsb	r3, r7, #1
 800e970:	9309      	str	r3, [sp, #36]	; 0x24
 800e972:	2300      	movs	r3, #0
 800e974:	9306      	str	r3, [sp, #24]
 800e976:	e4d4      	b.n	800e322 <_dtoa_r+0x15a>
 800e978:	4658      	mov	r0, fp
 800e97a:	f7f2 f801 	bl	8000980 <__aeabi_i2d>
 800e97e:	4642      	mov	r2, r8
 800e980:	464b      	mov	r3, r9
 800e982:	f7f2 facf 	bl	8000f24 <__aeabi_dcmpeq>
 800e986:	2800      	cmp	r0, #0
 800e988:	f47f acb1 	bne.w	800e2ee <_dtoa_r+0x126>
 800e98c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e990:	e4ad      	b.n	800e2ee <_dtoa_r+0x126>
 800e992:	4b1a      	ldr	r3, [pc, #104]	; (800e9fc <_dtoa_r+0x834>)
 800e994:	9303      	str	r3, [sp, #12]
 800e996:	9803      	ldr	r0, [sp, #12]
 800e998:	b019      	add	sp, #100	; 0x64
 800e99a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e99e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800e9a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e9a4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e9a6:	e716      	b.n	800e7d6 <_dtoa_r+0x60e>
 800e9a8:	f1c0 001c 	rsb	r0, r0, #28
 800e9ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9ae:	4403      	add	r3, r0
 800e9b0:	9309      	str	r3, [sp, #36]	; 0x24
 800e9b2:	9b06      	ldr	r3, [sp, #24]
 800e9b4:	4403      	add	r3, r0
 800e9b6:	4407      	add	r7, r0
 800e9b8:	9306      	str	r3, [sp, #24]
 800e9ba:	e74a      	b.n	800e852 <_dtoa_r+0x68a>
 800e9bc:	2601      	movs	r6, #1
 800e9be:	e4c7      	b.n	800e350 <_dtoa_r+0x188>
 800e9c0:	f1c3 0320 	rsb	r3, r3, #32
 800e9c4:	fa08 f003 	lsl.w	r0, r8, r3
 800e9c8:	e45e      	b.n	800e288 <_dtoa_r+0xc0>
 800e9ca:	4601      	mov	r1, r0
 800e9cc:	465a      	mov	r2, fp
 800e9ce:	4620      	mov	r0, r4
 800e9d0:	f000 fe6e 	bl	800f6b0 <__pow5mult>
 800e9d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e9d6:	2b01      	cmp	r3, #1
 800e9d8:	4682      	mov	sl, r0
 800e9da:	f340 81ba 	ble.w	800ed52 <_dtoa_r+0xb8a>
 800e9de:	f04f 0900 	mov.w	r9, #0
 800e9e2:	f8da 3010 	ldr.w	r3, [sl, #16]
 800e9e6:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800e9ea:	6918      	ldr	r0, [r3, #16]
 800e9ec:	f000 fd34 	bl	800f458 <__hi0bits>
 800e9f0:	f1c0 0020 	rsb	r0, r0, #32
 800e9f4:	e720      	b.n	800e838 <_dtoa_r+0x670>
 800e9f6:	bf00      	nop
 800e9f8:	40240000 	.word	0x40240000
 800e9fc:	080126c0 	.word	0x080126c0
 800ea00:	4631      	mov	r1, r6
 800ea02:	2300      	movs	r3, #0
 800ea04:	220a      	movs	r2, #10
 800ea06:	4620      	mov	r0, r4
 800ea08:	f000 fcd6 	bl	800f3b8 <__multadd>
 800ea0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	4606      	mov	r6, r0
 800ea12:	f340 82f3 	ble.w	800effc <_dtoa_r+0xe34>
 800ea16:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800ea1a:	2f00      	cmp	r7, #0
 800ea1c:	f300 811a 	bgt.w	800ec54 <_dtoa_r+0xa8c>
 800ea20:	f1b9 0f00 	cmp.w	r9, #0
 800ea24:	f040 81e3 	bne.w	800edee <_dtoa_r+0xc26>
 800ea28:	46b0      	mov	r8, r6
 800ea2a:	9b04      	ldr	r3, [sp, #16]
 800ea2c:	9f03      	ldr	r7, [sp, #12]
 800ea2e:	9908      	ldr	r1, [sp, #32]
 800ea30:	f003 0201 	and.w	r2, r3, #1
 800ea34:	1e7b      	subs	r3, r7, #1
 800ea36:	4419      	add	r1, r3
 800ea38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ea3a:	920c      	str	r2, [sp, #48]	; 0x30
 800ea3c:	4313      	orrs	r3, r2
 800ea3e:	9109      	str	r1, [sp, #36]	; 0x24
 800ea40:	930a      	str	r3, [sp, #40]	; 0x28
 800ea42:	4651      	mov	r1, sl
 800ea44:	4628      	mov	r0, r5
 800ea46:	f7ff fb29 	bl	800e09c <quorem>
 800ea4a:	4631      	mov	r1, r6
 800ea4c:	4683      	mov	fp, r0
 800ea4e:	4628      	mov	r0, r5
 800ea50:	f000 ff06 	bl	800f860 <__mcmp>
 800ea54:	4642      	mov	r2, r8
 800ea56:	4651      	mov	r1, sl
 800ea58:	4681      	mov	r9, r0
 800ea5a:	4620      	mov	r0, r4
 800ea5c:	f000 ff20 	bl	800f8a0 <__mdiff>
 800ea60:	68c2      	ldr	r2, [r0, #12]
 800ea62:	4601      	mov	r1, r0
 800ea64:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800ea68:	2a00      	cmp	r2, #0
 800ea6a:	d142      	bne.n	800eaf2 <_dtoa_r+0x92a>
 800ea6c:	9006      	str	r0, [sp, #24]
 800ea6e:	4628      	mov	r0, r5
 800ea70:	9308      	str	r3, [sp, #32]
 800ea72:	f000 fef5 	bl	800f860 <__mcmp>
 800ea76:	9906      	ldr	r1, [sp, #24]
 800ea78:	9004      	str	r0, [sp, #16]
 800ea7a:	4620      	mov	r0, r4
 800ea7c:	f000 fc92 	bl	800f3a4 <_Bfree>
 800ea80:	9a04      	ldr	r2, [sp, #16]
 800ea82:	9b08      	ldr	r3, [sp, #32]
 800ea84:	b91a      	cbnz	r2, 800ea8e <_dtoa_r+0x8c6>
 800ea86:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea88:	2900      	cmp	r1, #0
 800ea8a:	f000 82a9 	beq.w	800efe0 <_dtoa_r+0xe18>
 800ea8e:	f1b9 0f00 	cmp.w	r9, #0
 800ea92:	f2c0 8171 	blt.w	800ed78 <_dtoa_r+0xbb0>
 800ea96:	9922      	ldr	r1, [sp, #136]	; 0x88
 800ea98:	ea49 0901 	orr.w	r9, r9, r1
 800ea9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ea9e:	ea51 0909 	orrs.w	r9, r1, r9
 800eaa2:	f000 8169 	beq.w	800ed78 <_dtoa_r+0xbb0>
 800eaa6:	2a00      	cmp	r2, #0
 800eaa8:	f300 81bc 	bgt.w	800ee24 <_dtoa_r+0xc5c>
 800eaac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eaae:	703b      	strb	r3, [r7, #0]
 800eab0:	f107 0901 	add.w	r9, r7, #1
 800eab4:	4297      	cmp	r7, r2
 800eab6:	46cb      	mov	fp, r9
 800eab8:	f000 81ba 	beq.w	800ee30 <_dtoa_r+0xc68>
 800eabc:	4629      	mov	r1, r5
 800eabe:	2300      	movs	r3, #0
 800eac0:	220a      	movs	r2, #10
 800eac2:	4620      	mov	r0, r4
 800eac4:	f000 fc78 	bl	800f3b8 <__multadd>
 800eac8:	4546      	cmp	r6, r8
 800eaca:	4605      	mov	r5, r0
 800eacc:	4631      	mov	r1, r6
 800eace:	f04f 0300 	mov.w	r3, #0
 800ead2:	f04f 020a 	mov.w	r2, #10
 800ead6:	4620      	mov	r0, r4
 800ead8:	d012      	beq.n	800eb00 <_dtoa_r+0x938>
 800eada:	f000 fc6d 	bl	800f3b8 <__multadd>
 800eade:	4641      	mov	r1, r8
 800eae0:	4606      	mov	r6, r0
 800eae2:	2300      	movs	r3, #0
 800eae4:	220a      	movs	r2, #10
 800eae6:	4620      	mov	r0, r4
 800eae8:	f000 fc66 	bl	800f3b8 <__multadd>
 800eaec:	464f      	mov	r7, r9
 800eaee:	4680      	mov	r8, r0
 800eaf0:	e7a7      	b.n	800ea42 <_dtoa_r+0x87a>
 800eaf2:	4620      	mov	r0, r4
 800eaf4:	9304      	str	r3, [sp, #16]
 800eaf6:	f000 fc55 	bl	800f3a4 <_Bfree>
 800eafa:	9b04      	ldr	r3, [sp, #16]
 800eafc:	2201      	movs	r2, #1
 800eafe:	e7c6      	b.n	800ea8e <_dtoa_r+0x8c6>
 800eb00:	f000 fc5a 	bl	800f3b8 <__multadd>
 800eb04:	464f      	mov	r7, r9
 800eb06:	4606      	mov	r6, r0
 800eb08:	4680      	mov	r8, r0
 800eb0a:	e79a      	b.n	800ea42 <_dtoa_r+0x87a>
 800eb0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eb0e:	2b02      	cmp	r3, #2
 800eb10:	dc79      	bgt.n	800ec06 <_dtoa_r+0xa3e>
 800eb12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d180      	bne.n	800ea1a <_dtoa_r+0x852>
 800eb18:	9b07      	ldr	r3, [sp, #28]
 800eb1a:	4651      	mov	r1, sl
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	4628      	mov	r0, r5
 800eb20:	9307      	str	r3, [sp, #28]
 800eb22:	f7ff fabb 	bl	800e09c <quorem>
 800eb26:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800eb2a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800eb2e:	f80b 3b01 	strb.w	r3, [fp], #1
 800eb32:	2700      	movs	r7, #0
 800eb34:	e6d0      	b.n	800e8d8 <_dtoa_r+0x710>
 800eb36:	4651      	mov	r1, sl
 800eb38:	4628      	mov	r0, r5
 800eb3a:	f000 fe91 	bl	800f860 <__mcmp>
 800eb3e:	2800      	cmp	r0, #0
 800eb40:	f6bf ae9d 	bge.w	800e87e <_dtoa_r+0x6b6>
 800eb44:	4629      	mov	r1, r5
 800eb46:	2300      	movs	r3, #0
 800eb48:	220a      	movs	r2, #10
 800eb4a:	4620      	mov	r0, r4
 800eb4c:	f000 fc34 	bl	800f3b8 <__multadd>
 800eb50:	9b07      	ldr	r3, [sp, #28]
 800eb52:	f103 38ff 	add.w	r8, r3, #4294967295
 800eb56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb58:	4605      	mov	r5, r0
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	f47f af50 	bne.w	800ea00 <_dtoa_r+0x838>
 800eb60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	f340 8243 	ble.w	800efee <_dtoa_r+0xe26>
 800eb68:	9308      	str	r3, [sp, #32]
 800eb6a:	e693      	b.n	800e894 <_dtoa_r+0x6cc>
 800eb6c:	4bb6      	ldr	r3, [pc, #728]	; (800ee48 <_dtoa_r+0xc80>)
 800eb6e:	9303      	str	r3, [sp, #12]
 800eb70:	3303      	adds	r3, #3
 800eb72:	e408      	b.n	800e386 <_dtoa_r+0x1be>
 800eb74:	201c      	movs	r0, #28
 800eb76:	e719      	b.n	800e9ac <_dtoa_r+0x7e4>
 800eb78:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800eb7c:	2900      	cmp	r1, #0
 800eb7e:	f47f ae54 	bne.w	800e82a <_dtoa_r+0x662>
 800eb82:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	f47f ae4f 	bne.w	800e82a <_dtoa_r+0x662>
 800eb8c:	4baf      	ldr	r3, [pc, #700]	; (800ee4c <_dtoa_r+0xc84>)
 800eb8e:	4013      	ands	r3, r2
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	f000 820b 	beq.w	800efac <_dtoa_r+0xde4>
 800eb96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb98:	3301      	adds	r3, #1
 800eb9a:	9309      	str	r3, [sp, #36]	; 0x24
 800eb9c:	9b06      	ldr	r3, [sp, #24]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	9306      	str	r3, [sp, #24]
 800eba2:	f04f 0901 	mov.w	r9, #1
 800eba6:	e642      	b.n	800e82e <_dtoa_r+0x666>
 800eba8:	2301      	movs	r3, #1
 800ebaa:	930c      	str	r3, [sp, #48]	; 0x30
 800ebac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ebae:	9a07      	ldr	r2, [sp, #28]
 800ebb0:	4413      	add	r3, r2
 800ebb2:	9312      	str	r3, [sp, #72]	; 0x48
 800ebb4:	3301      	adds	r3, #1
 800ebb6:	2b01      	cmp	r3, #1
 800ebb8:	461f      	mov	r7, r3
 800ebba:	9308      	str	r3, [sp, #32]
 800ebbc:	bfb8      	it	lt
 800ebbe:	2701      	movlt	r7, #1
 800ebc0:	2100      	movs	r1, #0
 800ebc2:	2f17      	cmp	r7, #23
 800ebc4:	63e1      	str	r1, [r4, #60]	; 0x3c
 800ebc6:	f77f ac2f 	ble.w	800e428 <_dtoa_r+0x260>
 800ebca:	2201      	movs	r2, #1
 800ebcc:	2304      	movs	r3, #4
 800ebce:	005b      	lsls	r3, r3, #1
 800ebd0:	f103 0014 	add.w	r0, r3, #20
 800ebd4:	42b8      	cmp	r0, r7
 800ebd6:	4611      	mov	r1, r2
 800ebd8:	f102 0201 	add.w	r2, r2, #1
 800ebdc:	d9f7      	bls.n	800ebce <_dtoa_r+0xa06>
 800ebde:	63e1      	str	r1, [r4, #60]	; 0x3c
 800ebe0:	e422      	b.n	800e428 <_dtoa_r+0x260>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	930c      	str	r3, [sp, #48]	; 0x30
 800ebe6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	dd59      	ble.n	800eca0 <_dtoa_r+0xad8>
 800ebec:	9312      	str	r3, [sp, #72]	; 0x48
 800ebee:	9308      	str	r3, [sp, #32]
 800ebf0:	461f      	mov	r7, r3
 800ebf2:	e7e5      	b.n	800ebc0 <_dtoa_r+0x9f8>
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	930c      	str	r3, [sp, #48]	; 0x30
 800ebf8:	e7d8      	b.n	800ebac <_dtoa_r+0x9e4>
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	930c      	str	r3, [sp, #48]	; 0x30
 800ebfe:	e7f2      	b.n	800ebe6 <_dtoa_r+0xa1e>
 800ec00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ec02:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800ec06:	9b08      	ldr	r3, [sp, #32]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	f47f ad54 	bne.w	800e6b6 <_dtoa_r+0x4ee>
 800ec0e:	4651      	mov	r1, sl
 800ec10:	2205      	movs	r2, #5
 800ec12:	4620      	mov	r0, r4
 800ec14:	f000 fbd0 	bl	800f3b8 <__multadd>
 800ec18:	4601      	mov	r1, r0
 800ec1a:	4682      	mov	sl, r0
 800ec1c:	4628      	mov	r0, r5
 800ec1e:	f000 fe1f 	bl	800f860 <__mcmp>
 800ec22:	2800      	cmp	r0, #0
 800ec24:	f77f ad47 	ble.w	800e6b6 <_dtoa_r+0x4ee>
 800ec28:	9b03      	ldr	r3, [sp, #12]
 800ec2a:	9f07      	ldr	r7, [sp, #28]
 800ec2c:	2231      	movs	r2, #49	; 0x31
 800ec2e:	4698      	mov	r8, r3
 800ec30:	f803 2b01 	strb.w	r2, [r3], #1
 800ec34:	3701      	adds	r7, #1
 800ec36:	9303      	str	r3, [sp, #12]
 800ec38:	4651      	mov	r1, sl
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	f000 fbb2 	bl	800f3a4 <_Bfree>
 800ec40:	1c7b      	adds	r3, r7, #1
 800ec42:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ec46:	9307      	str	r3, [sp, #28]
 800ec48:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec4c:	2e00      	cmp	r6, #0
 800ec4e:	f47f ae6e 	bne.w	800e92e <_dtoa_r+0x766>
 800ec52:	e670      	b.n	800e936 <_dtoa_r+0x76e>
 800ec54:	4631      	mov	r1, r6
 800ec56:	463a      	mov	r2, r7
 800ec58:	4620      	mov	r0, r4
 800ec5a:	f000 fd89 	bl	800f770 <__lshift>
 800ec5e:	4606      	mov	r6, r0
 800ec60:	e6de      	b.n	800ea20 <_dtoa_r+0x858>
 800ec62:	eba3 0808 	sub.w	r8, r3, r8
 800ec66:	e5a6      	b.n	800e7b6 <_dtoa_r+0x5ee>
 800ec68:	4631      	mov	r1, r6
 800ec6a:	4642      	mov	r2, r8
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	f000 fd1f 	bl	800f6b0 <__pow5mult>
 800ec72:	462a      	mov	r2, r5
 800ec74:	4601      	mov	r1, r0
 800ec76:	4606      	mov	r6, r0
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f000 fc6b 	bl	800f554 <__multiply>
 800ec7e:	4629      	mov	r1, r5
 800ec80:	4605      	mov	r5, r0
 800ec82:	4620      	mov	r0, r4
 800ec84:	f000 fb8e 	bl	800f3a4 <_Bfree>
 800ec88:	e5bd      	b.n	800e806 <_dtoa_r+0x63e>
 800ec8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ec8e:	f04f 0a02 	mov.w	sl, #2
 800ec92:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ec96:	f7ff bbf4 	b.w	800e482 <_dtoa_r+0x2ba>
 800ec9a:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800ec9e:	e685      	b.n	800e9ac <_dtoa_r+0x7e4>
 800eca0:	2301      	movs	r3, #1
 800eca2:	9323      	str	r3, [sp, #140]	; 0x8c
 800eca4:	9308      	str	r3, [sp, #32]
 800eca6:	f7ff bbbb 	b.w	800e420 <_dtoa_r+0x258>
 800ecaa:	d103      	bne.n	800ecb4 <_dtoa_r+0xaec>
 800ecac:	9b04      	ldr	r3, [sp, #16]
 800ecae:	07db      	lsls	r3, r3, #31
 800ecb0:	f53f ae1f 	bmi.w	800e8f2 <_dtoa_r+0x72a>
 800ecb4:	46d9      	mov	r9, fp
 800ecb6:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800ecba:	2b30      	cmp	r3, #48	; 0x30
 800ecbc:	d0fa      	beq.n	800ecb4 <_dtoa_r+0xaec>
 800ecbe:	e62a      	b.n	800e916 <_dtoa_r+0x74e>
 800ecc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ecc2:	2a00      	cmp	r2, #0
 800ecc4:	f000 812d 	beq.w	800ef22 <_dtoa_r+0xd5a>
 800ecc8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800eccc:	9a06      	ldr	r2, [sp, #24]
 800ecce:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800ecd2:	441a      	add	r2, r3
 800ecd4:	9206      	str	r2, [sp, #24]
 800ecd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecd8:	4617      	mov	r7, r2
 800ecda:	441a      	add	r2, r3
 800ecdc:	9209      	str	r2, [sp, #36]	; 0x24
 800ecde:	e575      	b.n	800e7cc <_dtoa_r+0x604>
 800ece0:	9b07      	ldr	r3, [sp, #28]
 800ece2:	9a03      	ldr	r2, [sp, #12]
 800ece4:	3301      	adds	r3, #1
 800ece6:	9307      	str	r3, [sp, #28]
 800ece8:	2331      	movs	r3, #49	; 0x31
 800ecea:	7013      	strb	r3, [r2, #0]
 800ecec:	e613      	b.n	800e916 <_dtoa_r+0x74e>
 800ecee:	f04f 0a00 	mov.w	sl, #0
 800ecf2:	4656      	mov	r6, sl
 800ecf4:	e4df      	b.n	800e6b6 <_dtoa_r+0x4ee>
 800ecf6:	900e      	str	r0, [sp, #56]	; 0x38
 800ecf8:	e638      	b.n	800e96c <_dtoa_r+0x7a4>
 800ecfa:	f000 813d 	beq.w	800ef78 <_dtoa_r+0xdb0>
 800ecfe:	9a07      	ldr	r2, [sp, #28]
 800ed00:	4b53      	ldr	r3, [pc, #332]	; (800ee50 <_dtoa_r+0xc88>)
 800ed02:	4256      	negs	r6, r2
 800ed04:	f006 020f 	and.w	r2, r6, #15
 800ed08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ed14:	f7f1 fe9e 	bl	8000a54 <__aeabi_dmul>
 800ed18:	1136      	asrs	r6, r6, #4
 800ed1a:	4680      	mov	r8, r0
 800ed1c:	4689      	mov	r9, r1
 800ed1e:	f000 8178 	beq.w	800f012 <_dtoa_r+0xe4a>
 800ed22:	4f4c      	ldr	r7, [pc, #304]	; (800ee54 <_dtoa_r+0xc8c>)
 800ed24:	2300      	movs	r3, #0
 800ed26:	f04f 0a02 	mov.w	sl, #2
 800ed2a:	07f2      	lsls	r2, r6, #31
 800ed2c:	d506      	bpl.n	800ed3c <_dtoa_r+0xb74>
 800ed2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed32:	f7f1 fe8f 	bl	8000a54 <__aeabi_dmul>
 800ed36:	f10a 0a01 	add.w	sl, sl, #1
 800ed3a:	2301      	movs	r3, #1
 800ed3c:	1076      	asrs	r6, r6, #1
 800ed3e:	f107 0708 	add.w	r7, r7, #8
 800ed42:	d1f2      	bne.n	800ed2a <_dtoa_r+0xb62>
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	f43f abbb 	beq.w	800e4c0 <_dtoa_r+0x2f8>
 800ed4a:	4680      	mov	r8, r0
 800ed4c:	4689      	mov	r9, r1
 800ed4e:	f7ff bbb7 	b.w	800e4c0 <_dtoa_r+0x2f8>
 800ed52:	9b04      	ldr	r3, [sp, #16]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	f47f ae42 	bne.w	800e9de <_dtoa_r+0x816>
 800ed5a:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800ed5e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	f43f af12 	beq.w	800eb8c <_dtoa_r+0x9c4>
 800ed68:	e639      	b.n	800e9de <_dtoa_r+0x816>
 800ed6a:	4629      	mov	r1, r5
 800ed6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed6e:	4620      	mov	r0, r4
 800ed70:	f000 fc9e 	bl	800f6b0 <__pow5mult>
 800ed74:	4605      	mov	r5, r0
 800ed76:	e54b      	b.n	800e810 <_dtoa_r+0x648>
 800ed78:	2a00      	cmp	r2, #0
 800ed7a:	dd12      	ble.n	800eda2 <_dtoa_r+0xbda>
 800ed7c:	4629      	mov	r1, r5
 800ed7e:	2201      	movs	r2, #1
 800ed80:	4620      	mov	r0, r4
 800ed82:	9304      	str	r3, [sp, #16]
 800ed84:	f000 fcf4 	bl	800f770 <__lshift>
 800ed88:	4651      	mov	r1, sl
 800ed8a:	4605      	mov	r5, r0
 800ed8c:	f000 fd68 	bl	800f860 <__mcmp>
 800ed90:	2800      	cmp	r0, #0
 800ed92:	9b04      	ldr	r3, [sp, #16]
 800ed94:	f340 8118 	ble.w	800efc8 <_dtoa_r+0xe00>
 800ed98:	2b39      	cmp	r3, #57	; 0x39
 800ed9a:	f000 80f9 	beq.w	800ef90 <_dtoa_r+0xdc8>
 800ed9e:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800eda2:	46b9      	mov	r9, r7
 800eda4:	f809 3b01 	strb.w	r3, [r9], #1
 800eda8:	9b07      	ldr	r3, [sp, #28]
 800edaa:	3301      	adds	r3, #1
 800edac:	4637      	mov	r7, r6
 800edae:	9307      	str	r3, [sp, #28]
 800edb0:	4646      	mov	r6, r8
 800edb2:	e5b0      	b.n	800e916 <_dtoa_r+0x74e>
 800edb4:	9509      	str	r5, [sp, #36]	; 0x24
 800edb6:	9c06      	ldr	r4, [sp, #24]
 800edb8:	9d04      	ldr	r5, [sp, #16]
 800edba:	4602      	mov	r2, r0
 800edbc:	460b      	mov	r3, r1
 800edbe:	f7f1 fc93 	bl	80006e8 <__adddf3>
 800edc2:	4652      	mov	r2, sl
 800edc4:	465b      	mov	r3, fp
 800edc6:	4680      	mov	r8, r0
 800edc8:	4689      	mov	r9, r1
 800edca:	f7f2 f8d3 	bl	8000f74 <__aeabi_dcmpgt>
 800edce:	b960      	cbnz	r0, 800edea <_dtoa_r+0xc22>
 800edd0:	4652      	mov	r2, sl
 800edd2:	465b      	mov	r3, fp
 800edd4:	4640      	mov	r0, r8
 800edd6:	4649      	mov	r1, r9
 800edd8:	f7f2 f8a4 	bl	8000f24 <__aeabi_dcmpeq>
 800eddc:	2800      	cmp	r0, #0
 800edde:	f43f acce 	beq.w	800e77e <_dtoa_r+0x5b6>
 800ede2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ede4:	07d9      	lsls	r1, r3, #31
 800ede6:	f57f acca 	bpl.w	800e77e <_dtoa_r+0x5b6>
 800edea:	9a03      	ldr	r2, [sp, #12]
 800edec:	e404      	b.n	800e5f8 <_dtoa_r+0x430>
 800edee:	6871      	ldr	r1, [r6, #4]
 800edf0:	4620      	mov	r0, r4
 800edf2:	f000 fab1 	bl	800f358 <_Balloc>
 800edf6:	4607      	mov	r7, r0
 800edf8:	2800      	cmp	r0, #0
 800edfa:	f000 810e 	beq.w	800f01a <_dtoa_r+0xe52>
 800edfe:	6933      	ldr	r3, [r6, #16]
 800ee00:	3302      	adds	r3, #2
 800ee02:	009a      	lsls	r2, r3, #2
 800ee04:	f106 010c 	add.w	r1, r6, #12
 800ee08:	300c      	adds	r0, #12
 800ee0a:	f7f1 faff 	bl	800040c <memcpy>
 800ee0e:	4639      	mov	r1, r7
 800ee10:	2201      	movs	r2, #1
 800ee12:	4620      	mov	r0, r4
 800ee14:	f000 fcac 	bl	800f770 <__lshift>
 800ee18:	4680      	mov	r8, r0
 800ee1a:	e606      	b.n	800ea2a <_dtoa_r+0x862>
 800ee1c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ee20:	1a9f      	subs	r7, r3, r2
 800ee22:	e4d3      	b.n	800e7cc <_dtoa_r+0x604>
 800ee24:	2b39      	cmp	r3, #57	; 0x39
 800ee26:	f000 80b3 	beq.w	800ef90 <_dtoa_r+0xdc8>
 800ee2a:	46b9      	mov	r9, r7
 800ee2c:	3301      	adds	r3, #1
 800ee2e:	e7b9      	b.n	800eda4 <_dtoa_r+0xbdc>
 800ee30:	9a07      	ldr	r2, [sp, #28]
 800ee32:	3201      	adds	r2, #1
 800ee34:	4637      	mov	r7, r6
 800ee36:	9207      	str	r2, [sp, #28]
 800ee38:	4646      	mov	r6, r8
 800ee3a:	e54d      	b.n	800e8d8 <_dtoa_r+0x710>
 800ee3c:	4629      	mov	r1, r5
 800ee3e:	4620      	mov	r0, r4
 800ee40:	f000 fc36 	bl	800f6b0 <__pow5mult>
 800ee44:	4605      	mov	r5, r0
 800ee46:	e4e3      	b.n	800e810 <_dtoa_r+0x648>
 800ee48:	08012738 	.word	0x08012738
 800ee4c:	7ff00000 	.word	0x7ff00000
 800ee50:	08012830 	.word	0x08012830
 800ee54:	08012808 	.word	0x08012808
 800ee58:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800ee5c:	4981      	ldr	r1, [pc, #516]	; (800f064 <_dtoa_r+0xe9c>)
 800ee5e:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ee62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ee66:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800ee6a:	f7f1 fdf3 	bl	8000a54 <__aeabi_dmul>
 800ee6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ee72:	4649      	mov	r1, r9
 800ee74:	4640      	mov	r0, r8
 800ee76:	f7f2 f89d 	bl	8000fb4 <__aeabi_d2iz>
 800ee7a:	4606      	mov	r6, r0
 800ee7c:	f7f1 fd80 	bl	8000980 <__aeabi_i2d>
 800ee80:	460b      	mov	r3, r1
 800ee82:	4602      	mov	r2, r0
 800ee84:	4649      	mov	r1, r9
 800ee86:	4640      	mov	r0, r8
 800ee88:	f7f1 fc2c 	bl	80006e4 <__aeabi_dsub>
 800ee8c:	9f03      	ldr	r7, [sp, #12]
 800ee8e:	4653      	mov	r3, sl
 800ee90:	3630      	adds	r6, #48	; 0x30
 800ee92:	2b01      	cmp	r3, #1
 800ee94:	f807 6b01 	strb.w	r6, [r7], #1
 800ee98:	4680      	mov	r8, r0
 800ee9a:	4689      	mov	r9, r1
 800ee9c:	f000 80b7 	beq.w	800f00e <_dtoa_r+0xe46>
 800eea0:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800eea2:	9b03      	ldr	r3, [sp, #12]
 800eea4:	441e      	add	r6, r3
 800eea6:	4b70      	ldr	r3, [pc, #448]	; (800f068 <_dtoa_r+0xea0>)
 800eea8:	2200      	movs	r2, #0
 800eeaa:	4640      	mov	r0, r8
 800eeac:	4649      	mov	r1, r9
 800eeae:	f7f1 fdd1 	bl	8000a54 <__aeabi_dmul>
 800eeb2:	4689      	mov	r9, r1
 800eeb4:	4680      	mov	r8, r0
 800eeb6:	f7f2 f87d 	bl	8000fb4 <__aeabi_d2iz>
 800eeba:	4682      	mov	sl, r0
 800eebc:	f7f1 fd60 	bl	8000980 <__aeabi_i2d>
 800eec0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800eec4:	4602      	mov	r2, r0
 800eec6:	460b      	mov	r3, r1
 800eec8:	4640      	mov	r0, r8
 800eeca:	4649      	mov	r1, r9
 800eecc:	f7f1 fc0a 	bl	80006e4 <__aeabi_dsub>
 800eed0:	f807 ab01 	strb.w	sl, [r7], #1
 800eed4:	42be      	cmp	r6, r7
 800eed6:	4680      	mov	r8, r0
 800eed8:	4689      	mov	r9, r1
 800eeda:	d1e4      	bne.n	800eea6 <_dtoa_r+0xcde>
 800eedc:	4b63      	ldr	r3, [pc, #396]	; (800f06c <_dtoa_r+0xea4>)
 800eede:	2200      	movs	r2, #0
 800eee0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800eee4:	f7f1 fc00 	bl	80006e8 <__adddf3>
 800eee8:	4642      	mov	r2, r8
 800eeea:	464b      	mov	r3, r9
 800eeec:	f7f2 f824 	bl	8000f38 <__aeabi_dcmplt>
 800eef0:	2800      	cmp	r0, #0
 800eef2:	d164      	bne.n	800efbe <_dtoa_r+0xdf6>
 800eef4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800eef8:	495c      	ldr	r1, [pc, #368]	; (800f06c <_dtoa_r+0xea4>)
 800eefa:	2000      	movs	r0, #0
 800eefc:	f7f1 fbf2 	bl	80006e4 <__aeabi_dsub>
 800ef00:	4642      	mov	r2, r8
 800ef02:	464b      	mov	r3, r9
 800ef04:	f7f2 f836 	bl	8000f74 <__aeabi_dcmpgt>
 800ef08:	2800      	cmp	r0, #0
 800ef0a:	f43f abad 	beq.w	800e668 <_dtoa_r+0x4a0>
 800ef0e:	46b1      	mov	r9, r6
 800ef10:	3e01      	subs	r6, #1
 800ef12:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800ef16:	2b30      	cmp	r3, #48	; 0x30
 800ef18:	d0f9      	beq.n	800ef0e <_dtoa_r+0xd46>
 800ef1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ef1c:	3301      	adds	r3, #1
 800ef1e:	9307      	str	r3, [sp, #28]
 800ef20:	e509      	b.n	800e936 <_dtoa_r+0x76e>
 800ef22:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ef24:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ef28:	e6d0      	b.n	800eccc <_dtoa_r+0xb04>
 800ef2a:	9b08      	ldr	r3, [sp, #32]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	f43f ab6f 	beq.w	800e610 <_dtoa_r+0x448>
 800ef32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	f77f ab97 	ble.w	800e668 <_dtoa_r+0x4a0>
 800ef3a:	9a07      	ldr	r2, [sp, #28]
 800ef3c:	3a01      	subs	r2, #1
 800ef3e:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800ef42:	4640      	mov	r0, r8
 800ef44:	4b48      	ldr	r3, [pc, #288]	; (800f068 <_dtoa_r+0xea0>)
 800ef46:	2200      	movs	r2, #0
 800ef48:	4649      	mov	r1, r9
 800ef4a:	f7f1 fd83 	bl	8000a54 <__aeabi_dmul>
 800ef4e:	4680      	mov	r8, r0
 800ef50:	4689      	mov	r9, r1
 800ef52:	f10a 0001 	add.w	r0, sl, #1
 800ef56:	f7f1 fd13 	bl	8000980 <__aeabi_i2d>
 800ef5a:	4642      	mov	r2, r8
 800ef5c:	464b      	mov	r3, r9
 800ef5e:	f7f1 fd79 	bl	8000a54 <__aeabi_dmul>
 800ef62:	4b43      	ldr	r3, [pc, #268]	; (800f070 <_dtoa_r+0xea8>)
 800ef64:	2200      	movs	r2, #0
 800ef66:	f7f1 fbbf 	bl	80006e8 <__adddf3>
 800ef6a:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ef6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ef72:	9311      	str	r3, [sp, #68]	; 0x44
 800ef74:	f7ff bac7 	b.w	800e506 <_dtoa_r+0x33e>
 800ef78:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800ef7c:	f04f 0a02 	mov.w	sl, #2
 800ef80:	f7ff ba9e 	b.w	800e4c0 <_dtoa_r+0x2f8>
 800ef84:	9b07      	ldr	r3, [sp, #28]
 800ef86:	3301      	adds	r3, #1
 800ef88:	9307      	str	r3, [sp, #28]
 800ef8a:	2331      	movs	r3, #49	; 0x31
 800ef8c:	f7ff bb3b 	b.w	800e606 <_dtoa_r+0x43e>
 800ef90:	9b07      	ldr	r3, [sp, #28]
 800ef92:	46bb      	mov	fp, r7
 800ef94:	3301      	adds	r3, #1
 800ef96:	9307      	str	r3, [sp, #28]
 800ef98:	2339      	movs	r3, #57	; 0x39
 800ef9a:	4637      	mov	r7, r6
 800ef9c:	f80b 3b01 	strb.w	r3, [fp], #1
 800efa0:	4646      	mov	r6, r8
 800efa2:	e4a8      	b.n	800e8f6 <_dtoa_r+0x72e>
 800efa4:	f04f 0a00 	mov.w	sl, #0
 800efa8:	4656      	mov	r6, sl
 800efaa:	e63d      	b.n	800ec28 <_dtoa_r+0xa60>
 800efac:	4699      	mov	r9, r3
 800efae:	e43e      	b.n	800e82e <_dtoa_r+0x666>
 800efb0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800efb2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800efb4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efb6:	3301      	adds	r3, #1
 800efb8:	9307      	str	r3, [sp, #28]
 800efba:	46b1      	mov	r9, r6
 800efbc:	e4bb      	b.n	800e936 <_dtoa_r+0x76e>
 800efbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efc0:	9a03      	ldr	r2, [sp, #12]
 800efc2:	9307      	str	r3, [sp, #28]
 800efc4:	f7ff bb18 	b.w	800e5f8 <_dtoa_r+0x430>
 800efc8:	f47f aeeb 	bne.w	800eda2 <_dtoa_r+0xbda>
 800efcc:	07da      	lsls	r2, r3, #31
 800efce:	f57f aee8 	bpl.w	800eda2 <_dtoa_r+0xbda>
 800efd2:	e6e1      	b.n	800ed98 <_dtoa_r+0xbd0>
 800efd4:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800efd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800efda:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800efdc:	f7ff bb44 	b.w	800e668 <_dtoa_r+0x4a0>
 800efe0:	2b39      	cmp	r3, #57	; 0x39
 800efe2:	d0d5      	beq.n	800ef90 <_dtoa_r+0xdc8>
 800efe4:	f1b9 0f00 	cmp.w	r9, #0
 800efe8:	f73f aed9 	bgt.w	800ed9e <_dtoa_r+0xbd6>
 800efec:	e6d9      	b.n	800eda2 <_dtoa_r+0xbda>
 800efee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eff0:	2b02      	cmp	r3, #2
 800eff2:	f73f ae05 	bgt.w	800ec00 <_dtoa_r+0xa38>
 800eff6:	f8cd 801c 	str.w	r8, [sp, #28]
 800effa:	e58d      	b.n	800eb18 <_dtoa_r+0x950>
 800effc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800effe:	2b02      	cmp	r3, #2
 800f000:	f73f adfe 	bgt.w	800ec00 <_dtoa_r+0xa38>
 800f004:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f006:	f8cd 801c 	str.w	r8, [sp, #28]
 800f00a:	9308      	str	r3, [sp, #32]
 800f00c:	e505      	b.n	800ea1a <_dtoa_r+0x852>
 800f00e:	463e      	mov	r6, r7
 800f010:	e764      	b.n	800eedc <_dtoa_r+0xd14>
 800f012:	f04f 0a02 	mov.w	sl, #2
 800f016:	f7ff ba53 	b.w	800e4c0 <_dtoa_r+0x2f8>
 800f01a:	4b16      	ldr	r3, [pc, #88]	; (800f074 <_dtoa_r+0xeac>)
 800f01c:	4816      	ldr	r0, [pc, #88]	; (800f078 <_dtoa_r+0xeb0>)
 800f01e:	463a      	mov	r2, r7
 800f020:	f240 21ef 	movw	r1, #751	; 0x2ef
 800f024:	f000 ffa8 	bl	800ff78 <__assert_func>
 800f028:	2600      	movs	r6, #0
 800f02a:	63e6      	str	r6, [r4, #60]	; 0x3c
 800f02c:	4631      	mov	r1, r6
 800f02e:	4620      	mov	r0, r4
 800f030:	f000 f992 	bl	800f358 <_Balloc>
 800f034:	9003      	str	r0, [sp, #12]
 800f036:	b950      	cbnz	r0, 800f04e <_dtoa_r+0xe86>
 800f038:	4b0e      	ldr	r3, [pc, #56]	; (800f074 <_dtoa_r+0xeac>)
 800f03a:	480f      	ldr	r0, [pc, #60]	; (800f078 <_dtoa_r+0xeb0>)
 800f03c:	2200      	movs	r2, #0
 800f03e:	f240 11af 	movw	r1, #431	; 0x1af
 800f042:	f000 ff99 	bl	800ff78 <__assert_func>
 800f046:	4b0d      	ldr	r3, [pc, #52]	; (800f07c <_dtoa_r+0xeb4>)
 800f048:	9303      	str	r3, [sp, #12]
 800f04a:	f7ff b8f9 	b.w	800e240 <_dtoa_r+0x78>
 800f04e:	9b03      	ldr	r3, [sp, #12]
 800f050:	63a3      	str	r3, [r4, #56]	; 0x38
 800f052:	f04f 33ff 	mov.w	r3, #4294967295
 800f056:	9312      	str	r3, [sp, #72]	; 0x48
 800f058:	9308      	str	r3, [sp, #32]
 800f05a:	2301      	movs	r3, #1
 800f05c:	9623      	str	r6, [sp, #140]	; 0x8c
 800f05e:	930c      	str	r3, [sp, #48]	; 0x30
 800f060:	f7ff bb02 	b.w	800e668 <_dtoa_r+0x4a0>
 800f064:	08012830 	.word	0x08012830
 800f068:	40240000 	.word	0x40240000
 800f06c:	3fe00000 	.word	0x3fe00000
 800f070:	401c0000 	.word	0x401c0000
 800f074:	0801273c 	.word	0x0801273c
 800f078:	08012750 	.word	0x08012750
 800f07c:	0801272c 	.word	0x0801272c

0800f080 <_malloc_trim_r>:
 800f080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f082:	4f24      	ldr	r7, [pc, #144]	; (800f114 <_malloc_trim_r+0x94>)
 800f084:	460c      	mov	r4, r1
 800f086:	4606      	mov	r6, r0
 800f088:	f7fd f884 	bl	800c194 <__malloc_lock>
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	685d      	ldr	r5, [r3, #4]
 800f090:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800f094:	310f      	adds	r1, #15
 800f096:	f025 0503 	bic.w	r5, r5, #3
 800f09a:	194b      	adds	r3, r1, r5
 800f09c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f0a0:	f023 030f 	bic.w	r3, r3, #15
 800f0a4:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800f0a8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800f0ac:	db07      	blt.n	800f0be <_malloc_trim_r+0x3e>
 800f0ae:	2100      	movs	r1, #0
 800f0b0:	4630      	mov	r0, r6
 800f0b2:	f7fa fa1d 	bl	80094f0 <_sbrk_r>
 800f0b6:	68bb      	ldr	r3, [r7, #8]
 800f0b8:	442b      	add	r3, r5
 800f0ba:	4298      	cmp	r0, r3
 800f0bc:	d004      	beq.n	800f0c8 <_malloc_trim_r+0x48>
 800f0be:	4630      	mov	r0, r6
 800f0c0:	f7fd f86e 	bl	800c1a0 <__malloc_unlock>
 800f0c4:	2000      	movs	r0, #0
 800f0c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0c8:	4261      	negs	r1, r4
 800f0ca:	4630      	mov	r0, r6
 800f0cc:	f7fa fa10 	bl	80094f0 <_sbrk_r>
 800f0d0:	3001      	adds	r0, #1
 800f0d2:	d00d      	beq.n	800f0f0 <_malloc_trim_r+0x70>
 800f0d4:	4a10      	ldr	r2, [pc, #64]	; (800f118 <_malloc_trim_r+0x98>)
 800f0d6:	68bb      	ldr	r3, [r7, #8]
 800f0d8:	1b2d      	subs	r5, r5, r4
 800f0da:	f045 0501 	orr.w	r5, r5, #1
 800f0de:	605d      	str	r5, [r3, #4]
 800f0e0:	6813      	ldr	r3, [r2, #0]
 800f0e2:	4630      	mov	r0, r6
 800f0e4:	1b1b      	subs	r3, r3, r4
 800f0e6:	6013      	str	r3, [r2, #0]
 800f0e8:	f7fd f85a 	bl	800c1a0 <__malloc_unlock>
 800f0ec:	2001      	movs	r0, #1
 800f0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0f0:	2100      	movs	r1, #0
 800f0f2:	4630      	mov	r0, r6
 800f0f4:	f7fa f9fc 	bl	80094f0 <_sbrk_r>
 800f0f8:	68ba      	ldr	r2, [r7, #8]
 800f0fa:	1a83      	subs	r3, r0, r2
 800f0fc:	2b0f      	cmp	r3, #15
 800f0fe:	ddde      	ble.n	800f0be <_malloc_trim_r+0x3e>
 800f100:	f043 0301 	orr.w	r3, r3, #1
 800f104:	6053      	str	r3, [r2, #4]
 800f106:	4b05      	ldr	r3, [pc, #20]	; (800f11c <_malloc_trim_r+0x9c>)
 800f108:	4903      	ldr	r1, [pc, #12]	; (800f118 <_malloc_trim_r+0x98>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	1ac0      	subs	r0, r0, r3
 800f10e:	6008      	str	r0, [r1, #0]
 800f110:	e7d5      	b.n	800f0be <_malloc_trim_r+0x3e>
 800f112:	bf00      	nop
 800f114:	2400014c 	.word	0x2400014c
 800f118:	24002438 	.word	0x24002438
 800f11c:	24000554 	.word	0x24000554

0800f120 <_free_r>:
 800f120:	2900      	cmp	r1, #0
 800f122:	d061      	beq.n	800f1e8 <_free_r+0xc8>
 800f124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f126:	460c      	mov	r4, r1
 800f128:	4606      	mov	r6, r0
 800f12a:	f7fd f833 	bl	800c194 <__malloc_lock>
 800f12e:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800f132:	4f7b      	ldr	r7, [pc, #492]	; (800f320 <_free_r+0x200>)
 800f134:	f1a4 0508 	sub.w	r5, r4, #8
 800f138:	f022 0101 	bic.w	r1, r2, #1
 800f13c:	eb05 0c01 	add.w	ip, r5, r1
 800f140:	68b8      	ldr	r0, [r7, #8]
 800f142:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800f146:	4560      	cmp	r0, ip
 800f148:	f023 0303 	bic.w	r3, r3, #3
 800f14c:	f000 808b 	beq.w	800f266 <_free_r+0x146>
 800f150:	07d2      	lsls	r2, r2, #31
 800f152:	f8cc 3004 	str.w	r3, [ip, #4]
 800f156:	d432      	bmi.n	800f1be <_free_r+0x9e>
 800f158:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800f15c:	1aad      	subs	r5, r5, r2
 800f15e:	4411      	add	r1, r2
 800f160:	68aa      	ldr	r2, [r5, #8]
 800f162:	f107 0008 	add.w	r0, r7, #8
 800f166:	4282      	cmp	r2, r0
 800f168:	d06a      	beq.n	800f240 <_free_r+0x120>
 800f16a:	eb0c 0403 	add.w	r4, ip, r3
 800f16e:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800f172:	68ec      	ldr	r4, [r5, #12]
 800f174:	60d4      	str	r4, [r2, #12]
 800f176:	f01e 0f01 	tst.w	lr, #1
 800f17a:	60a2      	str	r2, [r4, #8]
 800f17c:	f000 8097 	beq.w	800f2ae <_free_r+0x18e>
 800f180:	f041 0301 	orr.w	r3, r1, #1
 800f184:	606b      	str	r3, [r5, #4]
 800f186:	f8cc 1000 	str.w	r1, [ip]
 800f18a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f18e:	d235      	bcs.n	800f1fc <_free_r+0xdc>
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	08cb      	lsrs	r3, r1, #3
 800f194:	2201      	movs	r2, #1
 800f196:	0949      	lsrs	r1, r1, #5
 800f198:	3301      	adds	r3, #1
 800f19a:	408a      	lsls	r2, r1
 800f19c:	4302      	orrs	r2, r0
 800f19e:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800f1a2:	607a      	str	r2, [r7, #4]
 800f1a4:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800f1a8:	3a08      	subs	r2, #8
 800f1aa:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800f1ae:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800f1b2:	60cd      	str	r5, [r1, #12]
 800f1b4:	4630      	mov	r0, r6
 800f1b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f1ba:	f7fc bff1 	b.w	800c1a0 <__malloc_unlock>
 800f1be:	eb0c 0203 	add.w	r2, ip, r3
 800f1c2:	6852      	ldr	r2, [r2, #4]
 800f1c4:	07d0      	lsls	r0, r2, #31
 800f1c6:	d410      	bmi.n	800f1ea <_free_r+0xca>
 800f1c8:	4419      	add	r1, r3
 800f1ca:	f107 0008 	add.w	r0, r7, #8
 800f1ce:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800f1d2:	4283      	cmp	r3, r0
 800f1d4:	d073      	beq.n	800f2be <_free_r+0x19e>
 800f1d6:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800f1da:	60da      	str	r2, [r3, #12]
 800f1dc:	6093      	str	r3, [r2, #8]
 800f1de:	f041 0301 	orr.w	r3, r1, #1
 800f1e2:	606b      	str	r3, [r5, #4]
 800f1e4:	5069      	str	r1, [r5, r1]
 800f1e6:	e7d0      	b.n	800f18a <_free_r+0x6a>
 800f1e8:	4770      	bx	lr
 800f1ea:	f041 0301 	orr.w	r3, r1, #1
 800f1ee:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f1f2:	f844 3c04 	str.w	r3, [r4, #-4]
 800f1f6:	f8cc 1000 	str.w	r1, [ip]
 800f1fa:	d3c9      	bcc.n	800f190 <_free_r+0x70>
 800f1fc:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800f200:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800f204:	d248      	bcs.n	800f298 <_free_r+0x178>
 800f206:	098b      	lsrs	r3, r1, #6
 800f208:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800f20c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800f210:	00c3      	lsls	r3, r0, #3
 800f212:	18f8      	adds	r0, r7, r3
 800f214:	58fb      	ldr	r3, [r7, r3]
 800f216:	3808      	subs	r0, #8
 800f218:	4298      	cmp	r0, r3
 800f21a:	d059      	beq.n	800f2d0 <_free_r+0x1b0>
 800f21c:	685a      	ldr	r2, [r3, #4]
 800f21e:	f022 0203 	bic.w	r2, r2, #3
 800f222:	428a      	cmp	r2, r1
 800f224:	d902      	bls.n	800f22c <_free_r+0x10c>
 800f226:	689b      	ldr	r3, [r3, #8]
 800f228:	4298      	cmp	r0, r3
 800f22a:	d1f7      	bne.n	800f21c <_free_r+0xfc>
 800f22c:	68d8      	ldr	r0, [r3, #12]
 800f22e:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800f232:	6085      	str	r5, [r0, #8]
 800f234:	60dd      	str	r5, [r3, #12]
 800f236:	4630      	mov	r0, r6
 800f238:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f23c:	f7fc bfb0 	b.w	800c1a0 <__malloc_unlock>
 800f240:	eb0c 0203 	add.w	r2, ip, r3
 800f244:	6852      	ldr	r2, [r2, #4]
 800f246:	07d2      	lsls	r2, r2, #31
 800f248:	d463      	bmi.n	800f312 <_free_r+0x1f2>
 800f24a:	440b      	add	r3, r1
 800f24c:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800f250:	60ca      	str	r2, [r1, #12]
 800f252:	6091      	str	r1, [r2, #8]
 800f254:	f043 0201 	orr.w	r2, r3, #1
 800f258:	606a      	str	r2, [r5, #4]
 800f25a:	4630      	mov	r0, r6
 800f25c:	50eb      	str	r3, [r5, r3]
 800f25e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f262:	f7fc bf9d 	b.w	800c1a0 <__malloc_unlock>
 800f266:	440b      	add	r3, r1
 800f268:	07d1      	lsls	r1, r2, #31
 800f26a:	d407      	bmi.n	800f27c <_free_r+0x15c>
 800f26c:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800f270:	1aad      	subs	r5, r5, r2
 800f272:	4413      	add	r3, r2
 800f274:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800f278:	60ca      	str	r2, [r1, #12]
 800f27a:	6091      	str	r1, [r2, #8]
 800f27c:	f043 0201 	orr.w	r2, r3, #1
 800f280:	606a      	str	r2, [r5, #4]
 800f282:	4a28      	ldr	r2, [pc, #160]	; (800f324 <_free_r+0x204>)
 800f284:	60bd      	str	r5, [r7, #8]
 800f286:	6812      	ldr	r2, [r2, #0]
 800f288:	429a      	cmp	r2, r3
 800f28a:	d893      	bhi.n	800f1b4 <_free_r+0x94>
 800f28c:	4b26      	ldr	r3, [pc, #152]	; (800f328 <_free_r+0x208>)
 800f28e:	4630      	mov	r0, r6
 800f290:	6819      	ldr	r1, [r3, #0]
 800f292:	f7ff fef5 	bl	800f080 <_malloc_trim_r>
 800f296:	e78d      	b.n	800f1b4 <_free_r+0x94>
 800f298:	2b14      	cmp	r3, #20
 800f29a:	d90a      	bls.n	800f2b2 <_free_r+0x192>
 800f29c:	2b54      	cmp	r3, #84	; 0x54
 800f29e:	d81f      	bhi.n	800f2e0 <_free_r+0x1c0>
 800f2a0:	0b0b      	lsrs	r3, r1, #12
 800f2a2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800f2a6:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800f2aa:	00c3      	lsls	r3, r0, #3
 800f2ac:	e7b1      	b.n	800f212 <_free_r+0xf2>
 800f2ae:	4419      	add	r1, r3
 800f2b0:	e78d      	b.n	800f1ce <_free_r+0xae>
 800f2b2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800f2b6:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800f2ba:	00c3      	lsls	r3, r0, #3
 800f2bc:	e7a9      	b.n	800f212 <_free_r+0xf2>
 800f2be:	f041 0301 	orr.w	r3, r1, #1
 800f2c2:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800f2c6:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800f2ca:	606b      	str	r3, [r5, #4]
 800f2cc:	5069      	str	r1, [r5, r1]
 800f2ce:	e771      	b.n	800f1b4 <_free_r+0x94>
 800f2d0:	6879      	ldr	r1, [r7, #4]
 800f2d2:	1092      	asrs	r2, r2, #2
 800f2d4:	2401      	movs	r4, #1
 800f2d6:	fa04 f202 	lsl.w	r2, r4, r2
 800f2da:	430a      	orrs	r2, r1
 800f2dc:	607a      	str	r2, [r7, #4]
 800f2de:	e7a6      	b.n	800f22e <_free_r+0x10e>
 800f2e0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800f2e4:	d806      	bhi.n	800f2f4 <_free_r+0x1d4>
 800f2e6:	0bcb      	lsrs	r3, r1, #15
 800f2e8:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800f2ec:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800f2f0:	00c3      	lsls	r3, r0, #3
 800f2f2:	e78e      	b.n	800f212 <_free_r+0xf2>
 800f2f4:	f240 5254 	movw	r2, #1364	; 0x554
 800f2f8:	4293      	cmp	r3, r2
 800f2fa:	d806      	bhi.n	800f30a <_free_r+0x1ea>
 800f2fc:	0c8b      	lsrs	r3, r1, #18
 800f2fe:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800f302:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800f306:	00c3      	lsls	r3, r0, #3
 800f308:	e783      	b.n	800f212 <_free_r+0xf2>
 800f30a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800f30e:	227e      	movs	r2, #126	; 0x7e
 800f310:	e77f      	b.n	800f212 <_free_r+0xf2>
 800f312:	f041 0301 	orr.w	r3, r1, #1
 800f316:	606b      	str	r3, [r5, #4]
 800f318:	f8cc 1000 	str.w	r1, [ip]
 800f31c:	e74a      	b.n	800f1b4 <_free_r+0x94>
 800f31e:	bf00      	nop
 800f320:	2400014c 	.word	0x2400014c
 800f324:	24000558 	.word	0x24000558
 800f328:	24002468 	.word	0x24002468

0800f32c <__ascii_mbtowc>:
 800f32c:	b082      	sub	sp, #8
 800f32e:	b149      	cbz	r1, 800f344 <__ascii_mbtowc+0x18>
 800f330:	b15a      	cbz	r2, 800f34a <__ascii_mbtowc+0x1e>
 800f332:	b16b      	cbz	r3, 800f350 <__ascii_mbtowc+0x24>
 800f334:	7813      	ldrb	r3, [r2, #0]
 800f336:	600b      	str	r3, [r1, #0]
 800f338:	7812      	ldrb	r2, [r2, #0]
 800f33a:	1e10      	subs	r0, r2, #0
 800f33c:	bf18      	it	ne
 800f33e:	2001      	movne	r0, #1
 800f340:	b002      	add	sp, #8
 800f342:	4770      	bx	lr
 800f344:	a901      	add	r1, sp, #4
 800f346:	2a00      	cmp	r2, #0
 800f348:	d1f3      	bne.n	800f332 <__ascii_mbtowc+0x6>
 800f34a:	4610      	mov	r0, r2
 800f34c:	b002      	add	sp, #8
 800f34e:	4770      	bx	lr
 800f350:	f06f 0001 	mvn.w	r0, #1
 800f354:	e7f4      	b.n	800f340 <__ascii_mbtowc+0x14>
 800f356:	bf00      	nop

0800f358 <_Balloc>:
 800f358:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f35a:	b570      	push	{r4, r5, r6, lr}
 800f35c:	4605      	mov	r5, r0
 800f35e:	460c      	mov	r4, r1
 800f360:	b14b      	cbz	r3, 800f376 <_Balloc+0x1e>
 800f362:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f366:	b180      	cbz	r0, 800f38a <_Balloc+0x32>
 800f368:	6802      	ldr	r2, [r0, #0]
 800f36a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f36e:	2300      	movs	r3, #0
 800f370:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f374:	bd70      	pop	{r4, r5, r6, pc}
 800f376:	2221      	movs	r2, #33	; 0x21
 800f378:	2104      	movs	r1, #4
 800f37a:	f000 fe1d 	bl	800ffb8 <_calloc_r>
 800f37e:	4603      	mov	r3, r0
 800f380:	6468      	str	r0, [r5, #68]	; 0x44
 800f382:	2800      	cmp	r0, #0
 800f384:	d1ed      	bne.n	800f362 <_Balloc+0xa>
 800f386:	2000      	movs	r0, #0
 800f388:	bd70      	pop	{r4, r5, r6, pc}
 800f38a:	2101      	movs	r1, #1
 800f38c:	fa01 f604 	lsl.w	r6, r1, r4
 800f390:	1d72      	adds	r2, r6, #5
 800f392:	0092      	lsls	r2, r2, #2
 800f394:	4628      	mov	r0, r5
 800f396:	f000 fe0f 	bl	800ffb8 <_calloc_r>
 800f39a:	2800      	cmp	r0, #0
 800f39c:	d0f3      	beq.n	800f386 <_Balloc+0x2e>
 800f39e:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800f3a2:	e7e4      	b.n	800f36e <_Balloc+0x16>

0800f3a4 <_Bfree>:
 800f3a4:	b131      	cbz	r1, 800f3b4 <_Bfree+0x10>
 800f3a6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f3a8:	684a      	ldr	r2, [r1, #4]
 800f3aa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f3ae:	6008      	str	r0, [r1, #0]
 800f3b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f3b4:	4770      	bx	lr
 800f3b6:	bf00      	nop

0800f3b8 <__multadd>:
 800f3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3bc:	690d      	ldr	r5, [r1, #16]
 800f3be:	4607      	mov	r7, r0
 800f3c0:	460e      	mov	r6, r1
 800f3c2:	461c      	mov	r4, r3
 800f3c4:	f101 0e14 	add.w	lr, r1, #20
 800f3c8:	2000      	movs	r0, #0
 800f3ca:	f8de 1000 	ldr.w	r1, [lr]
 800f3ce:	b28b      	uxth	r3, r1
 800f3d0:	fb02 4303 	mla	r3, r2, r3, r4
 800f3d4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800f3d8:	0c09      	lsrs	r1, r1, #16
 800f3da:	fb02 cc01 	mla	ip, r2, r1, ip
 800f3de:	3001      	adds	r0, #1
 800f3e0:	b29b      	uxth	r3, r3
 800f3e2:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800f3e6:	4285      	cmp	r5, r0
 800f3e8:	f84e 3b04 	str.w	r3, [lr], #4
 800f3ec:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800f3f0:	dceb      	bgt.n	800f3ca <__multadd+0x12>
 800f3f2:	b13c      	cbz	r4, 800f404 <__multadd+0x4c>
 800f3f4:	68b3      	ldr	r3, [r6, #8]
 800f3f6:	42ab      	cmp	r3, r5
 800f3f8:	dd07      	ble.n	800f40a <__multadd+0x52>
 800f3fa:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800f3fe:	3501      	adds	r5, #1
 800f400:	615c      	str	r4, [r3, #20]
 800f402:	6135      	str	r5, [r6, #16]
 800f404:	4630      	mov	r0, r6
 800f406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f40a:	6871      	ldr	r1, [r6, #4]
 800f40c:	4638      	mov	r0, r7
 800f40e:	3101      	adds	r1, #1
 800f410:	f7ff ffa2 	bl	800f358 <_Balloc>
 800f414:	4680      	mov	r8, r0
 800f416:	b1a8      	cbz	r0, 800f444 <__multadd+0x8c>
 800f418:	6932      	ldr	r2, [r6, #16]
 800f41a:	3202      	adds	r2, #2
 800f41c:	f106 010c 	add.w	r1, r6, #12
 800f420:	0092      	lsls	r2, r2, #2
 800f422:	300c      	adds	r0, #12
 800f424:	f7f0 fff2 	bl	800040c <memcpy>
 800f428:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f42a:	6872      	ldr	r2, [r6, #4]
 800f42c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f430:	6031      	str	r1, [r6, #0]
 800f432:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800f436:	4646      	mov	r6, r8
 800f438:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800f43c:	3501      	adds	r5, #1
 800f43e:	615c      	str	r4, [r3, #20]
 800f440:	6135      	str	r5, [r6, #16]
 800f442:	e7df      	b.n	800f404 <__multadd+0x4c>
 800f444:	4b02      	ldr	r3, [pc, #8]	; (800f450 <__multadd+0x98>)
 800f446:	4803      	ldr	r0, [pc, #12]	; (800f454 <__multadd+0x9c>)
 800f448:	4642      	mov	r2, r8
 800f44a:	21ba      	movs	r1, #186	; 0xba
 800f44c:	f000 fd94 	bl	800ff78 <__assert_func>
 800f450:	0801273c 	.word	0x0801273c
 800f454:	080127ac 	.word	0x080127ac

0800f458 <__hi0bits>:
 800f458:	0c02      	lsrs	r2, r0, #16
 800f45a:	0412      	lsls	r2, r2, #16
 800f45c:	4603      	mov	r3, r0
 800f45e:	b9ca      	cbnz	r2, 800f494 <__hi0bits+0x3c>
 800f460:	0403      	lsls	r3, r0, #16
 800f462:	2010      	movs	r0, #16
 800f464:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f468:	bf04      	itt	eq
 800f46a:	021b      	lsleq	r3, r3, #8
 800f46c:	3008      	addeq	r0, #8
 800f46e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f472:	bf04      	itt	eq
 800f474:	011b      	lsleq	r3, r3, #4
 800f476:	3004      	addeq	r0, #4
 800f478:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f47c:	bf04      	itt	eq
 800f47e:	009b      	lsleq	r3, r3, #2
 800f480:	3002      	addeq	r0, #2
 800f482:	2b00      	cmp	r3, #0
 800f484:	db05      	blt.n	800f492 <__hi0bits+0x3a>
 800f486:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800f48a:	f100 0001 	add.w	r0, r0, #1
 800f48e:	bf08      	it	eq
 800f490:	2020      	moveq	r0, #32
 800f492:	4770      	bx	lr
 800f494:	2000      	movs	r0, #0
 800f496:	e7e5      	b.n	800f464 <__hi0bits+0xc>

0800f498 <__lo0bits>:
 800f498:	6803      	ldr	r3, [r0, #0]
 800f49a:	f013 0207 	ands.w	r2, r3, #7
 800f49e:	4601      	mov	r1, r0
 800f4a0:	d007      	beq.n	800f4b2 <__lo0bits+0x1a>
 800f4a2:	07da      	lsls	r2, r3, #31
 800f4a4:	d41f      	bmi.n	800f4e6 <__lo0bits+0x4e>
 800f4a6:	0798      	lsls	r0, r3, #30
 800f4a8:	d521      	bpl.n	800f4ee <__lo0bits+0x56>
 800f4aa:	085b      	lsrs	r3, r3, #1
 800f4ac:	600b      	str	r3, [r1, #0]
 800f4ae:	2001      	movs	r0, #1
 800f4b0:	4770      	bx	lr
 800f4b2:	b298      	uxth	r0, r3
 800f4b4:	b1a0      	cbz	r0, 800f4e0 <__lo0bits+0x48>
 800f4b6:	4610      	mov	r0, r2
 800f4b8:	b2da      	uxtb	r2, r3
 800f4ba:	b90a      	cbnz	r2, 800f4c0 <__lo0bits+0x28>
 800f4bc:	3008      	adds	r0, #8
 800f4be:	0a1b      	lsrs	r3, r3, #8
 800f4c0:	071a      	lsls	r2, r3, #28
 800f4c2:	bf04      	itt	eq
 800f4c4:	091b      	lsreq	r3, r3, #4
 800f4c6:	3004      	addeq	r0, #4
 800f4c8:	079a      	lsls	r2, r3, #30
 800f4ca:	bf04      	itt	eq
 800f4cc:	089b      	lsreq	r3, r3, #2
 800f4ce:	3002      	addeq	r0, #2
 800f4d0:	07da      	lsls	r2, r3, #31
 800f4d2:	d403      	bmi.n	800f4dc <__lo0bits+0x44>
 800f4d4:	085b      	lsrs	r3, r3, #1
 800f4d6:	f100 0001 	add.w	r0, r0, #1
 800f4da:	d006      	beq.n	800f4ea <__lo0bits+0x52>
 800f4dc:	600b      	str	r3, [r1, #0]
 800f4de:	4770      	bx	lr
 800f4e0:	0c1b      	lsrs	r3, r3, #16
 800f4e2:	2010      	movs	r0, #16
 800f4e4:	e7e8      	b.n	800f4b8 <__lo0bits+0x20>
 800f4e6:	2000      	movs	r0, #0
 800f4e8:	4770      	bx	lr
 800f4ea:	2020      	movs	r0, #32
 800f4ec:	4770      	bx	lr
 800f4ee:	089b      	lsrs	r3, r3, #2
 800f4f0:	600b      	str	r3, [r1, #0]
 800f4f2:	2002      	movs	r0, #2
 800f4f4:	4770      	bx	lr
 800f4f6:	bf00      	nop

0800f4f8 <__i2b>:
 800f4f8:	b538      	push	{r3, r4, r5, lr}
 800f4fa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f4fc:	4604      	mov	r4, r0
 800f4fe:	460d      	mov	r5, r1
 800f500:	b14b      	cbz	r3, 800f516 <__i2b+0x1e>
 800f502:	6858      	ldr	r0, [r3, #4]
 800f504:	b1b0      	cbz	r0, 800f534 <__i2b+0x3c>
 800f506:	6802      	ldr	r2, [r0, #0]
 800f508:	605a      	str	r2, [r3, #4]
 800f50a:	2200      	movs	r2, #0
 800f50c:	2301      	movs	r3, #1
 800f50e:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f512:	60c2      	str	r2, [r0, #12]
 800f514:	bd38      	pop	{r3, r4, r5, pc}
 800f516:	2221      	movs	r2, #33	; 0x21
 800f518:	2104      	movs	r1, #4
 800f51a:	f000 fd4d 	bl	800ffb8 <_calloc_r>
 800f51e:	4603      	mov	r3, r0
 800f520:	6460      	str	r0, [r4, #68]	; 0x44
 800f522:	2800      	cmp	r0, #0
 800f524:	d1ed      	bne.n	800f502 <__i2b+0xa>
 800f526:	4b09      	ldr	r3, [pc, #36]	; (800f54c <__i2b+0x54>)
 800f528:	4809      	ldr	r0, [pc, #36]	; (800f550 <__i2b+0x58>)
 800f52a:	2200      	movs	r2, #0
 800f52c:	f240 1145 	movw	r1, #325	; 0x145
 800f530:	f000 fd22 	bl	800ff78 <__assert_func>
 800f534:	221c      	movs	r2, #28
 800f536:	2101      	movs	r1, #1
 800f538:	4620      	mov	r0, r4
 800f53a:	f000 fd3d 	bl	800ffb8 <_calloc_r>
 800f53e:	2800      	cmp	r0, #0
 800f540:	d0f1      	beq.n	800f526 <__i2b+0x2e>
 800f542:	2201      	movs	r2, #1
 800f544:	2302      	movs	r3, #2
 800f546:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800f54a:	e7de      	b.n	800f50a <__i2b+0x12>
 800f54c:	0801273c 	.word	0x0801273c
 800f550:	080127ac 	.word	0x080127ac

0800f554 <__multiply>:
 800f554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f558:	690e      	ldr	r6, [r1, #16]
 800f55a:	6915      	ldr	r5, [r2, #16]
 800f55c:	42ae      	cmp	r6, r5
 800f55e:	b085      	sub	sp, #20
 800f560:	4688      	mov	r8, r1
 800f562:	4614      	mov	r4, r2
 800f564:	db05      	blt.n	800f572 <__multiply+0x1e>
 800f566:	462a      	mov	r2, r5
 800f568:	4623      	mov	r3, r4
 800f56a:	4635      	mov	r5, r6
 800f56c:	460c      	mov	r4, r1
 800f56e:	4616      	mov	r6, r2
 800f570:	4698      	mov	r8, r3
 800f572:	68a3      	ldr	r3, [r4, #8]
 800f574:	6861      	ldr	r1, [r4, #4]
 800f576:	19af      	adds	r7, r5, r6
 800f578:	42bb      	cmp	r3, r7
 800f57a:	bfb8      	it	lt
 800f57c:	3101      	addlt	r1, #1
 800f57e:	f7ff feeb 	bl	800f358 <_Balloc>
 800f582:	9001      	str	r0, [sp, #4]
 800f584:	2800      	cmp	r0, #0
 800f586:	f000 8087 	beq.w	800f698 <__multiply+0x144>
 800f58a:	9b01      	ldr	r3, [sp, #4]
 800f58c:	f103 0914 	add.w	r9, r3, #20
 800f590:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800f594:	45d1      	cmp	r9, sl
 800f596:	d205      	bcs.n	800f5a4 <__multiply+0x50>
 800f598:	464b      	mov	r3, r9
 800f59a:	2200      	movs	r2, #0
 800f59c:	f843 2b04 	str.w	r2, [r3], #4
 800f5a0:	459a      	cmp	sl, r3
 800f5a2:	d8fb      	bhi.n	800f59c <__multiply+0x48>
 800f5a4:	f108 0814 	add.w	r8, r8, #20
 800f5a8:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800f5ac:	f104 0314 	add.w	r3, r4, #20
 800f5b0:	45d8      	cmp	r8, fp
 800f5b2:	461a      	mov	r2, r3
 800f5b4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800f5b8:	d25f      	bcs.n	800f67a <__multiply+0x126>
 800f5ba:	1b2b      	subs	r3, r5, r4
 800f5bc:	3b15      	subs	r3, #21
 800f5be:	f023 0303 	bic.w	r3, r3, #3
 800f5c2:	3304      	adds	r3, #4
 800f5c4:	3415      	adds	r4, #21
 800f5c6:	42a5      	cmp	r5, r4
 800f5c8:	bf38      	it	cc
 800f5ca:	2304      	movcc	r3, #4
 800f5cc:	e9cd a702 	strd	sl, r7, [sp, #8]
 800f5d0:	46ac      	mov	ip, r5
 800f5d2:	461f      	mov	r7, r3
 800f5d4:	4692      	mov	sl, r2
 800f5d6:	e005      	b.n	800f5e4 <__multiply+0x90>
 800f5d8:	0c09      	lsrs	r1, r1, #16
 800f5da:	d129      	bne.n	800f630 <__multiply+0xdc>
 800f5dc:	45c3      	cmp	fp, r8
 800f5de:	f109 0904 	add.w	r9, r9, #4
 800f5e2:	d948      	bls.n	800f676 <__multiply+0x122>
 800f5e4:	f858 1b04 	ldr.w	r1, [r8], #4
 800f5e8:	b28d      	uxth	r5, r1
 800f5ea:	2d00      	cmp	r5, #0
 800f5ec:	d0f4      	beq.n	800f5d8 <__multiply+0x84>
 800f5ee:	4656      	mov	r6, sl
 800f5f0:	464c      	mov	r4, r9
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	f856 1b04 	ldr.w	r1, [r6], #4
 800f5f8:	6822      	ldr	r2, [r4, #0]
 800f5fa:	fa1f fe81 	uxth.w	lr, r1
 800f5fe:	b290      	uxth	r0, r2
 800f600:	0c09      	lsrs	r1, r1, #16
 800f602:	fb05 000e 	mla	r0, r5, lr, r0
 800f606:	0c12      	lsrs	r2, r2, #16
 800f608:	4403      	add	r3, r0
 800f60a:	fb05 2201 	mla	r2, r5, r1, r2
 800f60e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f612:	b29b      	uxth	r3, r3
 800f614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f618:	45b4      	cmp	ip, r6
 800f61a:	f844 3b04 	str.w	r3, [r4], #4
 800f61e:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800f622:	d8e7      	bhi.n	800f5f4 <__multiply+0xa0>
 800f624:	f849 3007 	str.w	r3, [r9, r7]
 800f628:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800f62c:	0c09      	lsrs	r1, r1, #16
 800f62e:	d0d5      	beq.n	800f5dc <__multiply+0x88>
 800f630:	f8d9 3000 	ldr.w	r3, [r9]
 800f634:	4650      	mov	r0, sl
 800f636:	461a      	mov	r2, r3
 800f638:	464c      	mov	r4, r9
 800f63a:	2600      	movs	r6, #0
 800f63c:	8805      	ldrh	r5, [r0, #0]
 800f63e:	0c12      	lsrs	r2, r2, #16
 800f640:	fb01 2205 	mla	r2, r1, r5, r2
 800f644:	4416      	add	r6, r2
 800f646:	b29b      	uxth	r3, r3
 800f648:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800f64c:	f844 3b04 	str.w	r3, [r4], #4
 800f650:	f850 5b04 	ldr.w	r5, [r0], #4
 800f654:	6822      	ldr	r2, [r4, #0]
 800f656:	0c2d      	lsrs	r5, r5, #16
 800f658:	b293      	uxth	r3, r2
 800f65a:	fb01 3305 	mla	r3, r1, r5, r3
 800f65e:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800f662:	4584      	cmp	ip, r0
 800f664:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f668:	d8e8      	bhi.n	800f63c <__multiply+0xe8>
 800f66a:	45c3      	cmp	fp, r8
 800f66c:	f849 3007 	str.w	r3, [r9, r7]
 800f670:	f109 0904 	add.w	r9, r9, #4
 800f674:	d8b6      	bhi.n	800f5e4 <__multiply+0x90>
 800f676:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800f67a:	2f00      	cmp	r7, #0
 800f67c:	dc02      	bgt.n	800f684 <__multiply+0x130>
 800f67e:	e005      	b.n	800f68c <__multiply+0x138>
 800f680:	3f01      	subs	r7, #1
 800f682:	d003      	beq.n	800f68c <__multiply+0x138>
 800f684:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d0f9      	beq.n	800f680 <__multiply+0x12c>
 800f68c:	9b01      	ldr	r3, [sp, #4]
 800f68e:	4618      	mov	r0, r3
 800f690:	611f      	str	r7, [r3, #16]
 800f692:	b005      	add	sp, #20
 800f694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f698:	4b03      	ldr	r3, [pc, #12]	; (800f6a8 <__multiply+0x154>)
 800f69a:	4804      	ldr	r0, [pc, #16]	; (800f6ac <__multiply+0x158>)
 800f69c:	9a01      	ldr	r2, [sp, #4]
 800f69e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800f6a2:	f000 fc69 	bl	800ff78 <__assert_func>
 800f6a6:	bf00      	nop
 800f6a8:	0801273c 	.word	0x0801273c
 800f6ac:	080127ac 	.word	0x080127ac

0800f6b0 <__pow5mult>:
 800f6b0:	f012 0303 	ands.w	r3, r2, #3
 800f6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b8:	4614      	mov	r4, r2
 800f6ba:	4606      	mov	r6, r0
 800f6bc:	d132      	bne.n	800f724 <__pow5mult+0x74>
 800f6be:	460d      	mov	r5, r1
 800f6c0:	10a4      	asrs	r4, r4, #2
 800f6c2:	d020      	beq.n	800f706 <__pow5mult+0x56>
 800f6c4:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800f6c8:	f1b8 0f00 	cmp.w	r8, #0
 800f6cc:	d033      	beq.n	800f736 <__pow5mult+0x86>
 800f6ce:	07e3      	lsls	r3, r4, #31
 800f6d0:	f04f 0700 	mov.w	r7, #0
 800f6d4:	d407      	bmi.n	800f6e6 <__pow5mult+0x36>
 800f6d6:	1064      	asrs	r4, r4, #1
 800f6d8:	d015      	beq.n	800f706 <__pow5mult+0x56>
 800f6da:	f8d8 0000 	ldr.w	r0, [r8]
 800f6de:	b1a8      	cbz	r0, 800f70c <__pow5mult+0x5c>
 800f6e0:	4680      	mov	r8, r0
 800f6e2:	07e3      	lsls	r3, r4, #31
 800f6e4:	d5f7      	bpl.n	800f6d6 <__pow5mult+0x26>
 800f6e6:	4642      	mov	r2, r8
 800f6e8:	4629      	mov	r1, r5
 800f6ea:	4630      	mov	r0, r6
 800f6ec:	f7ff ff32 	bl	800f554 <__multiply>
 800f6f0:	b1b5      	cbz	r5, 800f720 <__pow5mult+0x70>
 800f6f2:	6869      	ldr	r1, [r5, #4]
 800f6f4:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800f6f6:	1064      	asrs	r4, r4, #1
 800f6f8:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800f6fc:	602a      	str	r2, [r5, #0]
 800f6fe:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800f702:	4605      	mov	r5, r0
 800f704:	d1e9      	bne.n	800f6da <__pow5mult+0x2a>
 800f706:	4628      	mov	r0, r5
 800f708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f70c:	4642      	mov	r2, r8
 800f70e:	4641      	mov	r1, r8
 800f710:	4630      	mov	r0, r6
 800f712:	f7ff ff1f 	bl	800f554 <__multiply>
 800f716:	f8c8 0000 	str.w	r0, [r8]
 800f71a:	6007      	str	r7, [r0, #0]
 800f71c:	4680      	mov	r8, r0
 800f71e:	e7e0      	b.n	800f6e2 <__pow5mult+0x32>
 800f720:	4605      	mov	r5, r0
 800f722:	e7d8      	b.n	800f6d6 <__pow5mult+0x26>
 800f724:	3b01      	subs	r3, #1
 800f726:	4a0f      	ldr	r2, [pc, #60]	; (800f764 <__pow5mult+0xb4>)
 800f728:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f72c:	2300      	movs	r3, #0
 800f72e:	f7ff fe43 	bl	800f3b8 <__multadd>
 800f732:	4605      	mov	r5, r0
 800f734:	e7c4      	b.n	800f6c0 <__pow5mult+0x10>
 800f736:	2101      	movs	r1, #1
 800f738:	4630      	mov	r0, r6
 800f73a:	f7ff fe0d 	bl	800f358 <_Balloc>
 800f73e:	4680      	mov	r8, r0
 800f740:	b140      	cbz	r0, 800f754 <__pow5mult+0xa4>
 800f742:	2301      	movs	r3, #1
 800f744:	f240 2271 	movw	r2, #625	; 0x271
 800f748:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800f74c:	2300      	movs	r3, #0
 800f74e:	6430      	str	r0, [r6, #64]	; 0x40
 800f750:	6003      	str	r3, [r0, #0]
 800f752:	e7bc      	b.n	800f6ce <__pow5mult+0x1e>
 800f754:	4b04      	ldr	r3, [pc, #16]	; (800f768 <__pow5mult+0xb8>)
 800f756:	4805      	ldr	r0, [pc, #20]	; (800f76c <__pow5mult+0xbc>)
 800f758:	4642      	mov	r2, r8
 800f75a:	f240 1145 	movw	r1, #325	; 0x145
 800f75e:	f000 fc0b 	bl	800ff78 <__assert_func>
 800f762:	bf00      	nop
 800f764:	080128f8 	.word	0x080128f8
 800f768:	0801273c 	.word	0x0801273c
 800f76c:	080127ac 	.word	0x080127ac

0800f770 <__lshift>:
 800f770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f774:	460c      	mov	r4, r1
 800f776:	4690      	mov	r8, r2
 800f778:	6926      	ldr	r6, [r4, #16]
 800f77a:	68a3      	ldr	r3, [r4, #8]
 800f77c:	6849      	ldr	r1, [r1, #4]
 800f77e:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800f782:	1c75      	adds	r5, r6, #1
 800f784:	429d      	cmp	r5, r3
 800f786:	4607      	mov	r7, r0
 800f788:	ea4f 1962 	mov.w	r9, r2, asr #5
 800f78c:	dd04      	ble.n	800f798 <__lshift+0x28>
 800f78e:	005b      	lsls	r3, r3, #1
 800f790:	429d      	cmp	r5, r3
 800f792:	f101 0101 	add.w	r1, r1, #1
 800f796:	dcfa      	bgt.n	800f78e <__lshift+0x1e>
 800f798:	4638      	mov	r0, r7
 800f79a:	f7ff fddd 	bl	800f358 <_Balloc>
 800f79e:	4684      	mov	ip, r0
 800f7a0:	2800      	cmp	r0, #0
 800f7a2:	d051      	beq.n	800f848 <__lshift+0xd8>
 800f7a4:	f1b9 0f00 	cmp.w	r9, #0
 800f7a8:	f100 0014 	add.w	r0, r0, #20
 800f7ac:	dd0e      	ble.n	800f7cc <__lshift+0x5c>
 800f7ae:	f109 0205 	add.w	r2, r9, #5
 800f7b2:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800f7bc:	2100      	movs	r1, #0
 800f7be:	f843 1b04 	str.w	r1, [r3], #4
 800f7c2:	4293      	cmp	r3, r2
 800f7c4:	d1fb      	bne.n	800f7be <__lshift+0x4e>
 800f7c6:	f1ae 0314 	sub.w	r3, lr, #20
 800f7ca:	4418      	add	r0, r3
 800f7cc:	6921      	ldr	r1, [r4, #16]
 800f7ce:	f104 0314 	add.w	r3, r4, #20
 800f7d2:	f018 081f 	ands.w	r8, r8, #31
 800f7d6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800f7da:	d02d      	beq.n	800f838 <__lshift+0xc8>
 800f7dc:	f1c8 0920 	rsb	r9, r8, #32
 800f7e0:	4686      	mov	lr, r0
 800f7e2:	f04f 0a00 	mov.w	sl, #0
 800f7e6:	681a      	ldr	r2, [r3, #0]
 800f7e8:	fa02 f208 	lsl.w	r2, r2, r8
 800f7ec:	ea42 020a 	orr.w	r2, r2, sl
 800f7f0:	f84e 2b04 	str.w	r2, [lr], #4
 800f7f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7f8:	4299      	cmp	r1, r3
 800f7fa:	fa22 fa09 	lsr.w	sl, r2, r9
 800f7fe:	d8f2      	bhi.n	800f7e6 <__lshift+0x76>
 800f800:	1b0b      	subs	r3, r1, r4
 800f802:	3b15      	subs	r3, #21
 800f804:	f023 0303 	bic.w	r3, r3, #3
 800f808:	3304      	adds	r3, #4
 800f80a:	f104 0215 	add.w	r2, r4, #21
 800f80e:	4291      	cmp	r1, r2
 800f810:	bf38      	it	cc
 800f812:	2304      	movcc	r3, #4
 800f814:	f1ba 0f00 	cmp.w	sl, #0
 800f818:	bf18      	it	ne
 800f81a:	462e      	movne	r6, r5
 800f81c:	f840 a003 	str.w	sl, [r0, r3]
 800f820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f822:	6862      	ldr	r2, [r4, #4]
 800f824:	f8cc 6010 	str.w	r6, [ip, #16]
 800f828:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f82c:	6021      	str	r1, [r4, #0]
 800f82e:	4660      	mov	r0, ip
 800f830:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f838:	3804      	subs	r0, #4
 800f83a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f83e:	f840 2f04 	str.w	r2, [r0, #4]!
 800f842:	4299      	cmp	r1, r3
 800f844:	d8f9      	bhi.n	800f83a <__lshift+0xca>
 800f846:	e7eb      	b.n	800f820 <__lshift+0xb0>
 800f848:	4b03      	ldr	r3, [pc, #12]	; (800f858 <__lshift+0xe8>)
 800f84a:	4804      	ldr	r0, [pc, #16]	; (800f85c <__lshift+0xec>)
 800f84c:	4662      	mov	r2, ip
 800f84e:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800f852:	f000 fb91 	bl	800ff78 <__assert_func>
 800f856:	bf00      	nop
 800f858:	0801273c 	.word	0x0801273c
 800f85c:	080127ac 	.word	0x080127ac

0800f860 <__mcmp>:
 800f860:	690b      	ldr	r3, [r1, #16]
 800f862:	4684      	mov	ip, r0
 800f864:	6900      	ldr	r0, [r0, #16]
 800f866:	1ac0      	subs	r0, r0, r3
 800f868:	d115      	bne.n	800f896 <__mcmp+0x36>
 800f86a:	f10c 0c14 	add.w	ip, ip, #20
 800f86e:	3114      	adds	r1, #20
 800f870:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800f874:	b410      	push	{r4}
 800f876:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f87a:	e001      	b.n	800f880 <__mcmp+0x20>
 800f87c:	4594      	cmp	ip, r2
 800f87e:	d208      	bcs.n	800f892 <__mcmp+0x32>
 800f880:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800f884:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f888:	428c      	cmp	r4, r1
 800f88a:	d0f7      	beq.n	800f87c <__mcmp+0x1c>
 800f88c:	d204      	bcs.n	800f898 <__mcmp+0x38>
 800f88e:	f04f 30ff 	mov.w	r0, #4294967295
 800f892:	bc10      	pop	{r4}
 800f894:	4770      	bx	lr
 800f896:	4770      	bx	lr
 800f898:	2001      	movs	r0, #1
 800f89a:	bc10      	pop	{r4}
 800f89c:	4770      	bx	lr
 800f89e:	bf00      	nop

0800f8a0 <__mdiff>:
 800f8a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8a4:	690f      	ldr	r7, [r1, #16]
 800f8a6:	6913      	ldr	r3, [r2, #16]
 800f8a8:	1aff      	subs	r7, r7, r3
 800f8aa:	2f00      	cmp	r7, #0
 800f8ac:	460e      	mov	r6, r1
 800f8ae:	4690      	mov	r8, r2
 800f8b0:	d17f      	bne.n	800f9b2 <__mdiff+0x112>
 800f8b2:	f101 0514 	add.w	r5, r1, #20
 800f8b6:	3214      	adds	r2, #20
 800f8b8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f8bc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f8c0:	e001      	b.n	800f8c6 <__mdiff+0x26>
 800f8c2:	429d      	cmp	r5, r3
 800f8c4:	d278      	bcs.n	800f9b8 <__mdiff+0x118>
 800f8c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f8ca:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800f8ce:	42a1      	cmp	r1, r4
 800f8d0:	d0f7      	beq.n	800f8c2 <__mdiff+0x22>
 800f8d2:	d369      	bcc.n	800f9a8 <__mdiff+0x108>
 800f8d4:	6871      	ldr	r1, [r6, #4]
 800f8d6:	f7ff fd3f 	bl	800f358 <_Balloc>
 800f8da:	4681      	mov	r9, r0
 800f8dc:	2800      	cmp	r0, #0
 800f8de:	d077      	beq.n	800f9d0 <__mdiff+0x130>
 800f8e0:	6935      	ldr	r5, [r6, #16]
 800f8e2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f8e6:	60c7      	str	r7, [r0, #12]
 800f8e8:	f108 0e14 	add.w	lr, r8, #20
 800f8ec:	f106 0014 	add.w	r0, r6, #20
 800f8f0:	f109 0a14 	add.w	sl, r9, #20
 800f8f4:	f106 0110 	add.w	r1, r6, #16
 800f8f8:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800f8fc:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800f900:	4656      	mov	r6, sl
 800f902:	f04f 0c00 	mov.w	ip, #0
 800f906:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f90a:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800f90e:	b2a3      	uxth	r3, r4
 800f910:	fa1c fc8b 	uxtah	ip, ip, fp
 800f914:	ebac 0303 	sub.w	r3, ip, r3
 800f918:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800f91c:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800f920:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800f924:	b29b      	uxth	r3, r3
 800f926:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800f92a:	4572      	cmp	r2, lr
 800f92c:	f846 3b04 	str.w	r3, [r6], #4
 800f930:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800f934:	d8e7      	bhi.n	800f906 <__mdiff+0x66>
 800f936:	eba2 0108 	sub.w	r1, r2, r8
 800f93a:	3915      	subs	r1, #21
 800f93c:	f108 0815 	add.w	r8, r8, #21
 800f940:	4542      	cmp	r2, r8
 800f942:	f021 0403 	bic.w	r4, r1, #3
 800f946:	f104 0404 	add.w	r4, r4, #4
 800f94a:	bf38      	it	cc
 800f94c:	2404      	movcc	r4, #4
 800f94e:	4420      	add	r0, r4
 800f950:	f021 0203 	bic.w	r2, r1, #3
 800f954:	bf38      	it	cc
 800f956:	2200      	movcc	r2, #0
 800f958:	4287      	cmp	r7, r0
 800f95a:	4452      	add	r2, sl
 800f95c:	4454      	add	r4, sl
 800f95e:	d918      	bls.n	800f992 <__mdiff+0xf2>
 800f960:	4626      	mov	r6, r4
 800f962:	4601      	mov	r1, r0
 800f964:	f851 3b04 	ldr.w	r3, [r1], #4
 800f968:	fa1c fc83 	uxtah	ip, ip, r3
 800f96c:	ea4f 422c 	mov.w	r2, ip, asr #16
 800f970:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f974:	fa1f fc8c 	uxth.w	ip, ip
 800f978:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800f97c:	428f      	cmp	r7, r1
 800f97e:	f846 3b04 	str.w	r3, [r6], #4
 800f982:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f986:	d8ed      	bhi.n	800f964 <__mdiff+0xc4>
 800f988:	3f01      	subs	r7, #1
 800f98a:	1a3f      	subs	r7, r7, r0
 800f98c:	f027 0703 	bic.w	r7, r7, #3
 800f990:	19e2      	adds	r2, r4, r7
 800f992:	b923      	cbnz	r3, 800f99e <__mdiff+0xfe>
 800f994:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f998:	3d01      	subs	r5, #1
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d0fa      	beq.n	800f994 <__mdiff+0xf4>
 800f99e:	f8c9 5010 	str.w	r5, [r9, #16]
 800f9a2:	4648      	mov	r0, r9
 800f9a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9a8:	4633      	mov	r3, r6
 800f9aa:	2701      	movs	r7, #1
 800f9ac:	4646      	mov	r6, r8
 800f9ae:	4698      	mov	r8, r3
 800f9b0:	e790      	b.n	800f8d4 <__mdiff+0x34>
 800f9b2:	dbf9      	blt.n	800f9a8 <__mdiff+0x108>
 800f9b4:	2700      	movs	r7, #0
 800f9b6:	e78d      	b.n	800f8d4 <__mdiff+0x34>
 800f9b8:	2100      	movs	r1, #0
 800f9ba:	f7ff fccd 	bl	800f358 <_Balloc>
 800f9be:	4681      	mov	r9, r0
 800f9c0:	b168      	cbz	r0, 800f9de <__mdiff+0x13e>
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800f9ca:	4648      	mov	r0, r9
 800f9cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9d0:	4b06      	ldr	r3, [pc, #24]	; (800f9ec <__mdiff+0x14c>)
 800f9d2:	4807      	ldr	r0, [pc, #28]	; (800f9f0 <__mdiff+0x150>)
 800f9d4:	464a      	mov	r2, r9
 800f9d6:	f240 2145 	movw	r1, #581	; 0x245
 800f9da:	f000 facd 	bl	800ff78 <__assert_func>
 800f9de:	4b03      	ldr	r3, [pc, #12]	; (800f9ec <__mdiff+0x14c>)
 800f9e0:	4803      	ldr	r0, [pc, #12]	; (800f9f0 <__mdiff+0x150>)
 800f9e2:	464a      	mov	r2, r9
 800f9e4:	f240 2137 	movw	r1, #567	; 0x237
 800f9e8:	f000 fac6 	bl	800ff78 <__assert_func>
 800f9ec:	0801273c 	.word	0x0801273c
 800f9f0:	080127ac 	.word	0x080127ac

0800f9f4 <__d2b>:
 800f9f4:	b570      	push	{r4, r5, r6, lr}
 800f9f6:	2101      	movs	r1, #1
 800f9f8:	b082      	sub	sp, #8
 800f9fa:	4616      	mov	r6, r2
 800f9fc:	461d      	mov	r5, r3
 800f9fe:	f7ff fcab 	bl	800f358 <_Balloc>
 800fa02:	4604      	mov	r4, r0
 800fa04:	2800      	cmp	r0, #0
 800fa06:	d04a      	beq.n	800fa9e <__d2b+0xaa>
 800fa08:	462b      	mov	r3, r5
 800fa0a:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800fa0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa12:	b10d      	cbz	r5, 800fa18 <__d2b+0x24>
 800fa14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fa18:	2e00      	cmp	r6, #0
 800fa1a:	9301      	str	r3, [sp, #4]
 800fa1c:	d114      	bne.n	800fa48 <__d2b+0x54>
 800fa1e:	a801      	add	r0, sp, #4
 800fa20:	f7ff fd3a 	bl	800f498 <__lo0bits>
 800fa24:	9b01      	ldr	r3, [sp, #4]
 800fa26:	6163      	str	r3, [r4, #20]
 800fa28:	2101      	movs	r1, #1
 800fa2a:	3020      	adds	r0, #32
 800fa2c:	6121      	str	r1, [r4, #16]
 800fa2e:	b315      	cbz	r5, 800fa76 <__d2b+0x82>
 800fa30:	9b06      	ldr	r3, [sp, #24]
 800fa32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fa36:	4405      	add	r5, r0
 800fa38:	601d      	str	r5, [r3, #0]
 800fa3a:	9b07      	ldr	r3, [sp, #28]
 800fa3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fa40:	6018      	str	r0, [r3, #0]
 800fa42:	4620      	mov	r0, r4
 800fa44:	b002      	add	sp, #8
 800fa46:	bd70      	pop	{r4, r5, r6, pc}
 800fa48:	4668      	mov	r0, sp
 800fa4a:	9600      	str	r6, [sp, #0]
 800fa4c:	f7ff fd24 	bl	800f498 <__lo0bits>
 800fa50:	b308      	cbz	r0, 800fa96 <__d2b+0xa2>
 800fa52:	9b01      	ldr	r3, [sp, #4]
 800fa54:	9900      	ldr	r1, [sp, #0]
 800fa56:	f1c0 0220 	rsb	r2, r0, #32
 800fa5a:	fa03 f202 	lsl.w	r2, r3, r2
 800fa5e:	430a      	orrs	r2, r1
 800fa60:	40c3      	lsrs	r3, r0
 800fa62:	9301      	str	r3, [sp, #4]
 800fa64:	6162      	str	r2, [r4, #20]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	bf14      	ite	ne
 800fa6a:	2102      	movne	r1, #2
 800fa6c:	2101      	moveq	r1, #1
 800fa6e:	61a3      	str	r3, [r4, #24]
 800fa70:	6121      	str	r1, [r4, #16]
 800fa72:	2d00      	cmp	r5, #0
 800fa74:	d1dc      	bne.n	800fa30 <__d2b+0x3c>
 800fa76:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800fa7a:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800fa7e:	6910      	ldr	r0, [r2, #16]
 800fa80:	9a06      	ldr	r2, [sp, #24]
 800fa82:	6013      	str	r3, [r2, #0]
 800fa84:	f7ff fce8 	bl	800f458 <__hi0bits>
 800fa88:	9b07      	ldr	r3, [sp, #28]
 800fa8a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fa8e:	6018      	str	r0, [r3, #0]
 800fa90:	4620      	mov	r0, r4
 800fa92:	b002      	add	sp, #8
 800fa94:	bd70      	pop	{r4, r5, r6, pc}
 800fa96:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa9a:	6162      	str	r2, [r4, #20]
 800fa9c:	e7e3      	b.n	800fa66 <__d2b+0x72>
 800fa9e:	4b03      	ldr	r3, [pc, #12]	; (800faac <__d2b+0xb8>)
 800faa0:	4803      	ldr	r0, [pc, #12]	; (800fab0 <__d2b+0xbc>)
 800faa2:	4622      	mov	r2, r4
 800faa4:	f240 310f 	movw	r1, #783	; 0x30f
 800faa8:	f000 fa66 	bl	800ff78 <__assert_func>
 800faac:	0801273c 	.word	0x0801273c
 800fab0:	080127ac 	.word	0x080127ac

0800fab4 <__ascii_wctomb>:
 800fab4:	b149      	cbz	r1, 800faca <__ascii_wctomb+0x16>
 800fab6:	2aff      	cmp	r2, #255	; 0xff
 800fab8:	d802      	bhi.n	800fac0 <__ascii_wctomb+0xc>
 800faba:	700a      	strb	r2, [r1, #0]
 800fabc:	2001      	movs	r0, #1
 800fabe:	4770      	bx	lr
 800fac0:	238a      	movs	r3, #138	; 0x8a
 800fac2:	6003      	str	r3, [r0, #0]
 800fac4:	f04f 30ff 	mov.w	r0, #4294967295
 800fac8:	4770      	bx	lr
 800faca:	4608      	mov	r0, r1
 800facc:	4770      	bx	lr
 800face:	bf00      	nop

0800fad0 <_wcrtomb_r>:
 800fad0:	b570      	push	{r4, r5, r6, lr}
 800fad2:	4605      	mov	r5, r0
 800fad4:	b084      	sub	sp, #16
 800fad6:	b15b      	cbz	r3, 800faf0 <_wcrtomb_r+0x20>
 800fad8:	461c      	mov	r4, r3
 800fada:	b169      	cbz	r1, 800faf8 <_wcrtomb_r+0x28>
 800fadc:	4b0e      	ldr	r3, [pc, #56]	; (800fb18 <_wcrtomb_r+0x48>)
 800fade:	4628      	mov	r0, r5
 800fae0:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800fae4:	4623      	mov	r3, r4
 800fae6:	47b0      	blx	r6
 800fae8:	1c43      	adds	r3, r0, #1
 800faea:	d00f      	beq.n	800fb0c <_wcrtomb_r+0x3c>
 800faec:	b004      	add	sp, #16
 800faee:	bd70      	pop	{r4, r5, r6, pc}
 800faf0:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800faf4:	2900      	cmp	r1, #0
 800faf6:	d1f1      	bne.n	800fadc <_wcrtomb_r+0xc>
 800faf8:	4a07      	ldr	r2, [pc, #28]	; (800fb18 <_wcrtomb_r+0x48>)
 800fafa:	4623      	mov	r3, r4
 800fafc:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800fb00:	4628      	mov	r0, r5
 800fb02:	460a      	mov	r2, r1
 800fb04:	a901      	add	r1, sp, #4
 800fb06:	47b0      	blx	r6
 800fb08:	1c43      	adds	r3, r0, #1
 800fb0a:	d1ef      	bne.n	800faec <_wcrtomb_r+0x1c>
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	238a      	movs	r3, #138	; 0x8a
 800fb10:	6022      	str	r2, [r4, #0]
 800fb12:	602b      	str	r3, [r5, #0]
 800fb14:	b004      	add	sp, #16
 800fb16:	bd70      	pop	{r4, r5, r6, pc}
 800fb18:	24000568 	.word	0x24000568

0800fb1c <_wcsrtombs_r>:
 800fb1c:	b500      	push	{lr}
 800fb1e:	b083      	sub	sp, #12
 800fb20:	f8dd c010 	ldr.w	ip, [sp, #16]
 800fb24:	e9cd 3c00 	strd	r3, ip, [sp]
 800fb28:	f04f 33ff 	mov.w	r3, #4294967295
 800fb2c:	f000 fce8 	bl	8010500 <_wcsnrtombs_r>
 800fb30:	b003      	add	sp, #12
 800fb32:	f85d fb04 	ldr.w	pc, [sp], #4
 800fb36:	bf00      	nop

0800fb38 <__ssprint_r>:
 800fb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb3c:	6893      	ldr	r3, [r2, #8]
 800fb3e:	6817      	ldr	r7, [r2, #0]
 800fb40:	b083      	sub	sp, #12
 800fb42:	4692      	mov	sl, r2
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d070      	beq.n	800fc2a <__ssprint_r+0xf2>
 800fb48:	4681      	mov	r9, r0
 800fb4a:	688a      	ldr	r2, [r1, #8]
 800fb4c:	6808      	ldr	r0, [r1, #0]
 800fb4e:	460c      	mov	r4, r1
 800fb50:	3708      	adds	r7, #8
 800fb52:	e043      	b.n	800fbdc <__ssprint_r+0xa4>
 800fb54:	89a3      	ldrh	r3, [r4, #12]
 800fb56:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800fb5a:	d02e      	beq.n	800fbba <__ssprint_r+0x82>
 800fb5c:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800fb60:	eba0 0801 	sub.w	r8, r0, r1
 800fb64:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800fb68:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800fb6c:	f108 0001 	add.w	r0, r8, #1
 800fb70:	1076      	asrs	r6, r6, #1
 800fb72:	4428      	add	r0, r5
 800fb74:	42b0      	cmp	r0, r6
 800fb76:	4632      	mov	r2, r6
 800fb78:	bf84      	itt	hi
 800fb7a:	4606      	movhi	r6, r0
 800fb7c:	4632      	movhi	r2, r6
 800fb7e:	055b      	lsls	r3, r3, #21
 800fb80:	d537      	bpl.n	800fbf2 <__ssprint_r+0xba>
 800fb82:	4611      	mov	r1, r2
 800fb84:	4648      	mov	r0, r9
 800fb86:	f7fc f855 	bl	800bc34 <_malloc_r>
 800fb8a:	9001      	str	r0, [sp, #4]
 800fb8c:	2800      	cmp	r0, #0
 800fb8e:	d03a      	beq.n	800fc06 <__ssprint_r+0xce>
 800fb90:	4642      	mov	r2, r8
 800fb92:	6921      	ldr	r1, [r4, #16]
 800fb94:	f7f0 fc3a 	bl	800040c <memcpy>
 800fb98:	89a2      	ldrh	r2, [r4, #12]
 800fb9a:	9b01      	ldr	r3, [sp, #4]
 800fb9c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800fba0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800fba4:	81a2      	strh	r2, [r4, #12]
 800fba6:	eba6 0208 	sub.w	r2, r6, r8
 800fbaa:	eb03 0008 	add.w	r0, r3, r8
 800fbae:	6166      	str	r6, [r4, #20]
 800fbb0:	60a2      	str	r2, [r4, #8]
 800fbb2:	6123      	str	r3, [r4, #16]
 800fbb4:	6020      	str	r0, [r4, #0]
 800fbb6:	462e      	mov	r6, r5
 800fbb8:	46a8      	mov	r8, r5
 800fbba:	4642      	mov	r2, r8
 800fbbc:	4659      	mov	r1, fp
 800fbbe:	f000 f959 	bl	800fe74 <memmove>
 800fbc2:	f8da 3008 	ldr.w	r3, [sl, #8]
 800fbc6:	68a2      	ldr	r2, [r4, #8]
 800fbc8:	6820      	ldr	r0, [r4, #0]
 800fbca:	1b92      	subs	r2, r2, r6
 800fbcc:	4440      	add	r0, r8
 800fbce:	1b5b      	subs	r3, r3, r5
 800fbd0:	60a2      	str	r2, [r4, #8]
 800fbd2:	6020      	str	r0, [r4, #0]
 800fbd4:	f8ca 3008 	str.w	r3, [sl, #8]
 800fbd8:	b33b      	cbz	r3, 800fc2a <__ssprint_r+0xf2>
 800fbda:	3708      	adds	r7, #8
 800fbdc:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800fbe0:	2d00      	cmp	r5, #0
 800fbe2:	d0fa      	beq.n	800fbda <__ssprint_r+0xa2>
 800fbe4:	42aa      	cmp	r2, r5
 800fbe6:	4616      	mov	r6, r2
 800fbe8:	4690      	mov	r8, r2
 800fbea:	d9b3      	bls.n	800fb54 <__ssprint_r+0x1c>
 800fbec:	462e      	mov	r6, r5
 800fbee:	46a8      	mov	r8, r5
 800fbf0:	e7e3      	b.n	800fbba <__ssprint_r+0x82>
 800fbf2:	4648      	mov	r0, r9
 800fbf4:	f000 fa1c 	bl	8010030 <_realloc_r>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	2800      	cmp	r0, #0
 800fbfc:	d1d3      	bne.n	800fba6 <__ssprint_r+0x6e>
 800fbfe:	6921      	ldr	r1, [r4, #16]
 800fc00:	4648      	mov	r0, r9
 800fc02:	f7ff fa8d 	bl	800f120 <_free_r>
 800fc06:	89a3      	ldrh	r3, [r4, #12]
 800fc08:	220c      	movs	r2, #12
 800fc0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc0e:	f8c9 2000 	str.w	r2, [r9]
 800fc12:	f04f 30ff 	mov.w	r0, #4294967295
 800fc16:	81a3      	strh	r3, [r4, #12]
 800fc18:	2200      	movs	r2, #0
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	f8ca 2008 	str.w	r2, [sl, #8]
 800fc20:	f8ca 3004 	str.w	r3, [sl, #4]
 800fc24:	b003      	add	sp, #12
 800fc26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc2a:	2000      	movs	r0, #0
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	f8ca 3004 	str.w	r3, [sl, #4]
 800fc32:	b003      	add	sp, #12
 800fc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc38 <_fclose_r>:
 800fc38:	b570      	push	{r4, r5, r6, lr}
 800fc3a:	2900      	cmp	r1, #0
 800fc3c:	d04b      	beq.n	800fcd6 <_fclose_r+0x9e>
 800fc3e:	4606      	mov	r6, r0
 800fc40:	460c      	mov	r4, r1
 800fc42:	b110      	cbz	r0, 800fc4a <_fclose_r+0x12>
 800fc44:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d048      	beq.n	800fcdc <_fclose_r+0xa4>
 800fc4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fc4c:	07d8      	lsls	r0, r3, #31
 800fc4e:	d534      	bpl.n	800fcba <_fclose_r+0x82>
 800fc50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d03e      	beq.n	800fcd6 <_fclose_r+0x9e>
 800fc58:	4621      	mov	r1, r4
 800fc5a:	4630      	mov	r0, r6
 800fc5c:	f000 f850 	bl	800fd00 <__sflush_r>
 800fc60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800fc62:	4605      	mov	r5, r0
 800fc64:	b133      	cbz	r3, 800fc74 <_fclose_r+0x3c>
 800fc66:	69e1      	ldr	r1, [r4, #28]
 800fc68:	4630      	mov	r0, r6
 800fc6a:	4798      	blx	r3
 800fc6c:	2800      	cmp	r0, #0
 800fc6e:	bfb8      	it	lt
 800fc70:	f04f 35ff 	movlt.w	r5, #4294967295
 800fc74:	89a3      	ldrh	r3, [r4, #12]
 800fc76:	061a      	lsls	r2, r3, #24
 800fc78:	d43c      	bmi.n	800fcf4 <_fclose_r+0xbc>
 800fc7a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fc7c:	b141      	cbz	r1, 800fc90 <_fclose_r+0x58>
 800fc7e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800fc82:	4299      	cmp	r1, r3
 800fc84:	d002      	beq.n	800fc8c <_fclose_r+0x54>
 800fc86:	4630      	mov	r0, r6
 800fc88:	f7ff fa4a 	bl	800f120 <_free_r>
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	6323      	str	r3, [r4, #48]	; 0x30
 800fc90:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800fc92:	b121      	cbz	r1, 800fc9e <_fclose_r+0x66>
 800fc94:	4630      	mov	r0, r6
 800fc96:	f7ff fa43 	bl	800f120 <_free_r>
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	6463      	str	r3, [r4, #68]	; 0x44
 800fc9e:	f7fe f90b 	bl	800deb8 <__sfp_lock_acquire>
 800fca2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fca4:	2200      	movs	r2, #0
 800fca6:	07db      	lsls	r3, r3, #31
 800fca8:	81a2      	strh	r2, [r4, #12]
 800fcaa:	d51f      	bpl.n	800fcec <_fclose_r+0xb4>
 800fcac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcae:	f7fe f9b7 	bl	800e020 <__retarget_lock_close_recursive>
 800fcb2:	f7fe f907 	bl	800dec4 <__sfp_lock_release>
 800fcb6:	4628      	mov	r0, r5
 800fcb8:	bd70      	pop	{r4, r5, r6, pc}
 800fcba:	89a3      	ldrh	r3, [r4, #12]
 800fcbc:	0599      	lsls	r1, r3, #22
 800fcbe:	d4cb      	bmi.n	800fc58 <_fclose_r+0x20>
 800fcc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcc2:	f7fe f9af 	bl	800e024 <__retarget_lock_acquire_recursive>
 800fcc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d1c4      	bne.n	800fc58 <_fclose_r+0x20>
 800fcce:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800fcd0:	f015 0501 	ands.w	r5, r5, #1
 800fcd4:	d005      	beq.n	800fce2 <_fclose_r+0xaa>
 800fcd6:	2500      	movs	r5, #0
 800fcd8:	4628      	mov	r0, r5
 800fcda:	bd70      	pop	{r4, r5, r6, pc}
 800fcdc:	f7fe f8ce 	bl	800de7c <__sinit>
 800fce0:	e7b3      	b.n	800fc4a <_fclose_r+0x12>
 800fce2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fce4:	f7fe f9a0 	bl	800e028 <__retarget_lock_release_recursive>
 800fce8:	4628      	mov	r0, r5
 800fcea:	bd70      	pop	{r4, r5, r6, pc}
 800fcec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcee:	f7fe f99b 	bl	800e028 <__retarget_lock_release_recursive>
 800fcf2:	e7db      	b.n	800fcac <_fclose_r+0x74>
 800fcf4:	6921      	ldr	r1, [r4, #16]
 800fcf6:	4630      	mov	r0, r6
 800fcf8:	f7ff fa12 	bl	800f120 <_free_r>
 800fcfc:	e7bd      	b.n	800fc7a <_fclose_r+0x42>
 800fcfe:	bf00      	nop

0800fd00 <__sflush_r>:
 800fd00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd06:	460c      	mov	r4, r1
 800fd08:	0711      	lsls	r1, r2, #28
 800fd0a:	4607      	mov	r7, r0
 800fd0c:	d442      	bmi.n	800fd94 <__sflush_r+0x94>
 800fd0e:	6863      	ldr	r3, [r4, #4]
 800fd10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	81a2      	strh	r2, [r4, #12]
 800fd18:	dd59      	ble.n	800fdce <__sflush_r+0xce>
 800fd1a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fd1c:	2d00      	cmp	r5, #0
 800fd1e:	d054      	beq.n	800fdca <__sflush_r+0xca>
 800fd20:	2300      	movs	r3, #0
 800fd22:	683e      	ldr	r6, [r7, #0]
 800fd24:	603b      	str	r3, [r7, #0]
 800fd26:	b293      	uxth	r3, r2
 800fd28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fd2c:	d153      	bne.n	800fdd6 <__sflush_r+0xd6>
 800fd2e:	69e1      	ldr	r1, [r4, #28]
 800fd30:	2301      	movs	r3, #1
 800fd32:	4638      	mov	r0, r7
 800fd34:	47a8      	blx	r5
 800fd36:	1c42      	adds	r2, r0, #1
 800fd38:	d063      	beq.n	800fe02 <__sflush_r+0x102>
 800fd3a:	89a3      	ldrh	r3, [r4, #12]
 800fd3c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fd3e:	075b      	lsls	r3, r3, #29
 800fd40:	d505      	bpl.n	800fd4e <__sflush_r+0x4e>
 800fd42:	6863      	ldr	r3, [r4, #4]
 800fd44:	1ac0      	subs	r0, r0, r3
 800fd46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800fd48:	b10b      	cbz	r3, 800fd4e <__sflush_r+0x4e>
 800fd4a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fd4c:	1ac0      	subs	r0, r0, r3
 800fd4e:	69e1      	ldr	r1, [r4, #28]
 800fd50:	4602      	mov	r2, r0
 800fd52:	2300      	movs	r3, #0
 800fd54:	4638      	mov	r0, r7
 800fd56:	47a8      	blx	r5
 800fd58:	1c41      	adds	r1, r0, #1
 800fd5a:	d13e      	bne.n	800fdda <__sflush_r+0xda>
 800fd5c:	683b      	ldr	r3, [r7, #0]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d03b      	beq.n	800fdda <__sflush_r+0xda>
 800fd62:	2b1d      	cmp	r3, #29
 800fd64:	d001      	beq.n	800fd6a <__sflush_r+0x6a>
 800fd66:	2b16      	cmp	r3, #22
 800fd68:	d152      	bne.n	800fe10 <__sflush_r+0x110>
 800fd6a:	89a3      	ldrh	r3, [r4, #12]
 800fd6c:	6922      	ldr	r2, [r4, #16]
 800fd6e:	6022      	str	r2, [r4, #0]
 800fd70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fd74:	2100      	movs	r1, #0
 800fd76:	6061      	str	r1, [r4, #4]
 800fd78:	81a3      	strh	r3, [r4, #12]
 800fd7a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fd7c:	603e      	str	r6, [r7, #0]
 800fd7e:	b321      	cbz	r1, 800fdca <__sflush_r+0xca>
 800fd80:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800fd84:	4299      	cmp	r1, r3
 800fd86:	d002      	beq.n	800fd8e <__sflush_r+0x8e>
 800fd88:	4638      	mov	r0, r7
 800fd8a:	f7ff f9c9 	bl	800f120 <_free_r>
 800fd8e:	2000      	movs	r0, #0
 800fd90:	6320      	str	r0, [r4, #48]	; 0x30
 800fd92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd94:	6926      	ldr	r6, [r4, #16]
 800fd96:	b1c6      	cbz	r6, 800fdca <__sflush_r+0xca>
 800fd98:	b293      	uxth	r3, r2
 800fd9a:	6825      	ldr	r5, [r4, #0]
 800fd9c:	6026      	str	r6, [r4, #0]
 800fd9e:	079a      	lsls	r2, r3, #30
 800fda0:	bf0c      	ite	eq
 800fda2:	6963      	ldreq	r3, [r4, #20]
 800fda4:	2300      	movne	r3, #0
 800fda6:	1bad      	subs	r5, r5, r6
 800fda8:	60a3      	str	r3, [r4, #8]
 800fdaa:	e00c      	b.n	800fdc6 <__sflush_r+0xc6>
 800fdac:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800fdb0:	69e1      	ldr	r1, [r4, #28]
 800fdb2:	462b      	mov	r3, r5
 800fdb4:	4632      	mov	r2, r6
 800fdb6:	4638      	mov	r0, r7
 800fdb8:	47e0      	blx	ip
 800fdba:	f1b0 0c00 	subs.w	ip, r0, #0
 800fdbe:	eba5 050c 	sub.w	r5, r5, ip
 800fdc2:	4466      	add	r6, ip
 800fdc4:	dd16      	ble.n	800fdf4 <__sflush_r+0xf4>
 800fdc6:	2d00      	cmp	r5, #0
 800fdc8:	dcf0      	bgt.n	800fdac <__sflush_r+0xac>
 800fdca:	2000      	movs	r0, #0
 800fdcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	dca2      	bgt.n	800fd1a <__sflush_r+0x1a>
 800fdd4:	e7f9      	b.n	800fdca <__sflush_r+0xca>
 800fdd6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800fdd8:	e7b1      	b.n	800fd3e <__sflush_r+0x3e>
 800fdda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdde:	6922      	ldr	r2, [r4, #16]
 800fde0:	6022      	str	r2, [r4, #0]
 800fde2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fde6:	81a3      	strh	r3, [r4, #12]
 800fde8:	2200      	movs	r2, #0
 800fdea:	04db      	lsls	r3, r3, #19
 800fdec:	6062      	str	r2, [r4, #4]
 800fdee:	d5c4      	bpl.n	800fd7a <__sflush_r+0x7a>
 800fdf0:	6520      	str	r0, [r4, #80]	; 0x50
 800fdf2:	e7c2      	b.n	800fd7a <__sflush_r+0x7a>
 800fdf4:	89a3      	ldrh	r3, [r4, #12]
 800fdf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fdfa:	f04f 30ff 	mov.w	r0, #4294967295
 800fdfe:	81a3      	strh	r3, [r4, #12]
 800fe00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d098      	beq.n	800fd3a <__sflush_r+0x3a>
 800fe08:	2b1d      	cmp	r3, #29
 800fe0a:	d006      	beq.n	800fe1a <__sflush_r+0x11a>
 800fe0c:	2b16      	cmp	r3, #22
 800fe0e:	d004      	beq.n	800fe1a <__sflush_r+0x11a>
 800fe10:	89a3      	ldrh	r3, [r4, #12]
 800fe12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe16:	81a3      	strh	r3, [r4, #12]
 800fe18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe1a:	603e      	str	r6, [r7, #0]
 800fe1c:	e7d5      	b.n	800fdca <__sflush_r+0xca>
 800fe1e:	bf00      	nop

0800fe20 <_fflush_r>:
 800fe20:	b538      	push	{r3, r4, r5, lr}
 800fe22:	460c      	mov	r4, r1
 800fe24:	4605      	mov	r5, r0
 800fe26:	b108      	cbz	r0, 800fe2c <_fflush_r+0xc>
 800fe28:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fe2a:	b303      	cbz	r3, 800fe6e <_fflush_r+0x4e>
 800fe2c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800fe30:	b188      	cbz	r0, 800fe56 <_fflush_r+0x36>
 800fe32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe34:	07db      	lsls	r3, r3, #31
 800fe36:	d401      	bmi.n	800fe3c <_fflush_r+0x1c>
 800fe38:	0581      	lsls	r1, r0, #22
 800fe3a:	d50f      	bpl.n	800fe5c <_fflush_r+0x3c>
 800fe3c:	4628      	mov	r0, r5
 800fe3e:	4621      	mov	r1, r4
 800fe40:	f7ff ff5e 	bl	800fd00 <__sflush_r>
 800fe44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe46:	07da      	lsls	r2, r3, #31
 800fe48:	4605      	mov	r5, r0
 800fe4a:	d402      	bmi.n	800fe52 <_fflush_r+0x32>
 800fe4c:	89a3      	ldrh	r3, [r4, #12]
 800fe4e:	059b      	lsls	r3, r3, #22
 800fe50:	d508      	bpl.n	800fe64 <_fflush_r+0x44>
 800fe52:	4628      	mov	r0, r5
 800fe54:	bd38      	pop	{r3, r4, r5, pc}
 800fe56:	4605      	mov	r5, r0
 800fe58:	4628      	mov	r0, r5
 800fe5a:	bd38      	pop	{r3, r4, r5, pc}
 800fe5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe5e:	f7fe f8e1 	bl	800e024 <__retarget_lock_acquire_recursive>
 800fe62:	e7eb      	b.n	800fe3c <_fflush_r+0x1c>
 800fe64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe66:	f7fe f8df 	bl	800e028 <__retarget_lock_release_recursive>
 800fe6a:	4628      	mov	r0, r5
 800fe6c:	bd38      	pop	{r3, r4, r5, pc}
 800fe6e:	f7fe f805 	bl	800de7c <__sinit>
 800fe72:	e7db      	b.n	800fe2c <_fflush_r+0xc>

0800fe74 <memmove>:
 800fe74:	4288      	cmp	r0, r1
 800fe76:	d90d      	bls.n	800fe94 <memmove+0x20>
 800fe78:	188b      	adds	r3, r1, r2
 800fe7a:	4283      	cmp	r3, r0
 800fe7c:	d90a      	bls.n	800fe94 <memmove+0x20>
 800fe7e:	eb00 0c02 	add.w	ip, r0, r2
 800fe82:	b1ba      	cbz	r2, 800feb4 <memmove+0x40>
 800fe84:	4662      	mov	r2, ip
 800fe86:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800fe8a:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800fe8e:	4299      	cmp	r1, r3
 800fe90:	d1f9      	bne.n	800fe86 <memmove+0x12>
 800fe92:	4770      	bx	lr
 800fe94:	2a0f      	cmp	r2, #15
 800fe96:	d80e      	bhi.n	800feb6 <memmove+0x42>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	f102 3cff 	add.w	ip, r2, #4294967295
 800fe9e:	b14a      	cbz	r2, 800feb4 <memmove+0x40>
 800fea0:	f10c 0c01 	add.w	ip, ip, #1
 800fea4:	3b01      	subs	r3, #1
 800fea6:	448c      	add	ip, r1
 800fea8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800feac:	f803 2f01 	strb.w	r2, [r3, #1]!
 800feb0:	4561      	cmp	r1, ip
 800feb2:	d1f9      	bne.n	800fea8 <memmove+0x34>
 800feb4:	4770      	bx	lr
 800feb6:	ea40 0301 	orr.w	r3, r0, r1
 800feba:	079b      	lsls	r3, r3, #30
 800febc:	d150      	bne.n	800ff60 <memmove+0xec>
 800febe:	f1a2 0310 	sub.w	r3, r2, #16
 800fec2:	b570      	push	{r4, r5, r6, lr}
 800fec4:	f101 0c20 	add.w	ip, r1, #32
 800fec8:	f023 050f 	bic.w	r5, r3, #15
 800fecc:	f101 0e10 	add.w	lr, r1, #16
 800fed0:	f100 0410 	add.w	r4, r0, #16
 800fed4:	44ac      	add	ip, r5
 800fed6:	091b      	lsrs	r3, r3, #4
 800fed8:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800fedc:	f844 5c10 	str.w	r5, [r4, #-16]
 800fee0:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800fee4:	f844 5c0c 	str.w	r5, [r4, #-12]
 800fee8:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800feec:	f844 5c08 	str.w	r5, [r4, #-8]
 800fef0:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800fef4:	f844 5c04 	str.w	r5, [r4, #-4]
 800fef8:	f10e 0e10 	add.w	lr, lr, #16
 800fefc:	45e6      	cmp	lr, ip
 800fefe:	f104 0410 	add.w	r4, r4, #16
 800ff02:	d1e9      	bne.n	800fed8 <memmove+0x64>
 800ff04:	3301      	adds	r3, #1
 800ff06:	f012 0f0c 	tst.w	r2, #12
 800ff0a:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800ff0e:	f002 040f 	and.w	r4, r2, #15
 800ff12:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800ff16:	d027      	beq.n	800ff68 <memmove+0xf4>
 800ff18:	3c04      	subs	r4, #4
 800ff1a:	f024 0603 	bic.w	r6, r4, #3
 800ff1e:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800ff22:	441e      	add	r6, r3
 800ff24:	1f1c      	subs	r4, r3, #4
 800ff26:	468e      	mov	lr, r1
 800ff28:	f85e 5b04 	ldr.w	r5, [lr], #4
 800ff2c:	f844 5f04 	str.w	r5, [r4, #4]!
 800ff30:	42b4      	cmp	r4, r6
 800ff32:	d1f9      	bne.n	800ff28 <memmove+0xb4>
 800ff34:	f10c 0401 	add.w	r4, ip, #1
 800ff38:	f002 0203 	and.w	r2, r2, #3
 800ff3c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ff40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ff44:	f102 3cff 	add.w	ip, r2, #4294967295
 800ff48:	b14a      	cbz	r2, 800ff5e <memmove+0xea>
 800ff4a:	f10c 0c01 	add.w	ip, ip, #1
 800ff4e:	3b01      	subs	r3, #1
 800ff50:	448c      	add	ip, r1
 800ff52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff5a:	4561      	cmp	r1, ip
 800ff5c:	d1f9      	bne.n	800ff52 <memmove+0xde>
 800ff5e:	bd70      	pop	{r4, r5, r6, pc}
 800ff60:	f102 3cff 	add.w	ip, r2, #4294967295
 800ff64:	4603      	mov	r3, r0
 800ff66:	e79b      	b.n	800fea0 <memmove+0x2c>
 800ff68:	4622      	mov	r2, r4
 800ff6a:	e7eb      	b.n	800ff44 <memmove+0xd0>

0800ff6c <__errno>:
 800ff6c:	4b01      	ldr	r3, [pc, #4]	; (800ff74 <__errno+0x8>)
 800ff6e:	6818      	ldr	r0, [r3, #0]
 800ff70:	4770      	bx	lr
 800ff72:	bf00      	nop
 800ff74:	24000148 	.word	0x24000148

0800ff78 <__assert_func>:
 800ff78:	b500      	push	{lr}
 800ff7a:	4c0b      	ldr	r4, [pc, #44]	; (800ffa8 <__assert_func+0x30>)
 800ff7c:	6825      	ldr	r5, [r4, #0]
 800ff7e:	4614      	mov	r4, r2
 800ff80:	68ee      	ldr	r6, [r5, #12]
 800ff82:	461a      	mov	r2, r3
 800ff84:	b085      	sub	sp, #20
 800ff86:	4603      	mov	r3, r0
 800ff88:	460d      	mov	r5, r1
 800ff8a:	b14c      	cbz	r4, 800ffa0 <__assert_func+0x28>
 800ff8c:	4907      	ldr	r1, [pc, #28]	; (800ffac <__assert_func+0x34>)
 800ff8e:	9500      	str	r5, [sp, #0]
 800ff90:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800ff94:	4630      	mov	r0, r6
 800ff96:	4906      	ldr	r1, [pc, #24]	; (800ffb0 <__assert_func+0x38>)
 800ff98:	f000 fac4 	bl	8010524 <fiprintf>
 800ff9c:	f7fb fd66 	bl	800ba6c <abort>
 800ffa0:	4904      	ldr	r1, [pc, #16]	; (800ffb4 <__assert_func+0x3c>)
 800ffa2:	460c      	mov	r4, r1
 800ffa4:	e7f3      	b.n	800ff8e <__assert_func+0x16>
 800ffa6:	bf00      	nop
 800ffa8:	24000148 	.word	0x24000148
 800ffac:	08012904 	.word	0x08012904
 800ffb0:	08012914 	.word	0x08012914
 800ffb4:	08012910 	.word	0x08012910

0800ffb8 <_calloc_r>:
 800ffb8:	b538      	push	{r3, r4, r5, lr}
 800ffba:	fba1 1402 	umull	r1, r4, r1, r2
 800ffbe:	bb8c      	cbnz	r4, 8010024 <_calloc_r+0x6c>
 800ffc0:	f7fb fe38 	bl	800bc34 <_malloc_r>
 800ffc4:	4605      	mov	r5, r0
 800ffc6:	b1e0      	cbz	r0, 8010002 <_calloc_r+0x4a>
 800ffc8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ffcc:	f022 0203 	bic.w	r2, r2, #3
 800ffd0:	3a04      	subs	r2, #4
 800ffd2:	2a24      	cmp	r2, #36	; 0x24
 800ffd4:	d817      	bhi.n	8010006 <_calloc_r+0x4e>
 800ffd6:	2a13      	cmp	r2, #19
 800ffd8:	d91a      	bls.n	8010010 <_calloc_r+0x58>
 800ffda:	2a1b      	cmp	r2, #27
 800ffdc:	e9c0 4400 	strd	r4, r4, [r0]
 800ffe0:	d91d      	bls.n	801001e <_calloc_r+0x66>
 800ffe2:	2a24      	cmp	r2, #36	; 0x24
 800ffe4:	bf14      	ite	ne
 800ffe6:	f100 0210 	addne.w	r2, r0, #16
 800ffea:	f100 0218 	addeq.w	r2, r0, #24
 800ffee:	f04f 0300 	mov.w	r3, #0
 800fff2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800fff6:	bf04      	itt	eq
 800fff8:	6104      	streq	r4, [r0, #16]
 800fffa:	6144      	streq	r4, [r0, #20]
 800fffc:	e9c2 3300 	strd	r3, r3, [r2]
 8010000:	6093      	str	r3, [r2, #8]
 8010002:	4628      	mov	r0, r5
 8010004:	bd38      	pop	{r3, r4, r5, pc}
 8010006:	4621      	mov	r1, r4
 8010008:	f7fb fd7c 	bl	800bb04 <memset>
 801000c:	4628      	mov	r0, r5
 801000e:	bd38      	pop	{r3, r4, r5, pc}
 8010010:	4602      	mov	r2, r0
 8010012:	2300      	movs	r3, #0
 8010014:	e9c2 3300 	strd	r3, r3, [r2]
 8010018:	6093      	str	r3, [r2, #8]
 801001a:	4628      	mov	r0, r5
 801001c:	bd38      	pop	{r3, r4, r5, pc}
 801001e:	f100 0208 	add.w	r2, r0, #8
 8010022:	e7f6      	b.n	8010012 <_calloc_r+0x5a>
 8010024:	f7ff ffa2 	bl	800ff6c <__errno>
 8010028:	230c      	movs	r3, #12
 801002a:	2500      	movs	r5, #0
 801002c:	6003      	str	r3, [r0, #0]
 801002e:	e7e8      	b.n	8010002 <_calloc_r+0x4a>

08010030 <_realloc_r>:
 8010030:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010034:	4617      	mov	r7, r2
 8010036:	2900      	cmp	r1, #0
 8010038:	f000 8098 	beq.w	801016c <_realloc_r+0x13c>
 801003c:	460c      	mov	r4, r1
 801003e:	f107 050b 	add.w	r5, r7, #11
 8010042:	4680      	mov	r8, r0
 8010044:	f7fc f8a6 	bl	800c194 <__malloc_lock>
 8010048:	2d16      	cmp	r5, #22
 801004a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 801004e:	d85b      	bhi.n	8010108 <_realloc_r+0xd8>
 8010050:	2510      	movs	r5, #16
 8010052:	462a      	mov	r2, r5
 8010054:	42af      	cmp	r7, r5
 8010056:	d85c      	bhi.n	8010112 <_realloc_r+0xe2>
 8010058:	f021 0603 	bic.w	r6, r1, #3
 801005c:	4296      	cmp	r6, r2
 801005e:	f1a4 0908 	sub.w	r9, r4, #8
 8010062:	da62      	bge.n	801012a <_realloc_r+0xfa>
 8010064:	4bbc      	ldr	r3, [pc, #752]	; (8010358 <_realloc_r+0x328>)
 8010066:	f8d3 c008 	ldr.w	ip, [r3, #8]
 801006a:	eb09 0006 	add.w	r0, r9, r6
 801006e:	4584      	cmp	ip, r0
 8010070:	f000 8097 	beq.w	80101a2 <_realloc_r+0x172>
 8010074:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8010078:	f02c 0301 	bic.w	r3, ip, #1
 801007c:	4403      	add	r3, r0
 801007e:	685b      	ldr	r3, [r3, #4]
 8010080:	07db      	lsls	r3, r3, #31
 8010082:	d468      	bmi.n	8010156 <_realloc_r+0x126>
 8010084:	f02c 0c03 	bic.w	ip, ip, #3
 8010088:	eb06 030c 	add.w	r3, r6, ip
 801008c:	4293      	cmp	r3, r2
 801008e:	da47      	bge.n	8010120 <_realloc_r+0xf0>
 8010090:	07cb      	lsls	r3, r1, #31
 8010092:	d410      	bmi.n	80100b6 <_realloc_r+0x86>
 8010094:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8010098:	eba9 0a03 	sub.w	sl, r9, r3
 801009c:	f8da 3004 	ldr.w	r3, [sl, #4]
 80100a0:	f023 0103 	bic.w	r1, r3, #3
 80100a4:	448c      	add	ip, r1
 80100a6:	44b4      	add	ip, r6
 80100a8:	4594      	cmp	ip, r2
 80100aa:	f280 8111 	bge.w	80102d0 <_realloc_r+0x2a0>
 80100ae:	1873      	adds	r3, r6, r1
 80100b0:	4293      	cmp	r3, r2
 80100b2:	f280 80e8 	bge.w	8010286 <_realloc_r+0x256>
 80100b6:	4639      	mov	r1, r7
 80100b8:	4640      	mov	r0, r8
 80100ba:	f7fb fdbb 	bl	800bc34 <_malloc_r>
 80100be:	4607      	mov	r7, r0
 80100c0:	b1e0      	cbz	r0, 80100fc <_realloc_r+0xcc>
 80100c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80100c6:	f023 0301 	bic.w	r3, r3, #1
 80100ca:	444b      	add	r3, r9
 80100cc:	f1a0 0208 	sub.w	r2, r0, #8
 80100d0:	4293      	cmp	r3, r2
 80100d2:	f000 80d2 	beq.w	801027a <_realloc_r+0x24a>
 80100d6:	1f32      	subs	r2, r6, #4
 80100d8:	2a24      	cmp	r2, #36	; 0x24
 80100da:	f200 80f5 	bhi.w	80102c8 <_realloc_r+0x298>
 80100de:	2a13      	cmp	r2, #19
 80100e0:	f200 80ac 	bhi.w	801023c <_realloc_r+0x20c>
 80100e4:	4603      	mov	r3, r0
 80100e6:	4622      	mov	r2, r4
 80100e8:	6811      	ldr	r1, [r2, #0]
 80100ea:	6019      	str	r1, [r3, #0]
 80100ec:	6851      	ldr	r1, [r2, #4]
 80100ee:	6059      	str	r1, [r3, #4]
 80100f0:	6892      	ldr	r2, [r2, #8]
 80100f2:	609a      	str	r2, [r3, #8]
 80100f4:	4621      	mov	r1, r4
 80100f6:	4640      	mov	r0, r8
 80100f8:	f7ff f812 	bl	800f120 <_free_r>
 80100fc:	4640      	mov	r0, r8
 80100fe:	f7fc f84f 	bl	800c1a0 <__malloc_unlock>
 8010102:	4638      	mov	r0, r7
 8010104:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010108:	f025 0507 	bic.w	r5, r5, #7
 801010c:	2d00      	cmp	r5, #0
 801010e:	462a      	mov	r2, r5
 8010110:	daa0      	bge.n	8010054 <_realloc_r+0x24>
 8010112:	230c      	movs	r3, #12
 8010114:	f8c8 3000 	str.w	r3, [r8]
 8010118:	2700      	movs	r7, #0
 801011a:	4638      	mov	r0, r7
 801011c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010120:	461e      	mov	r6, r3
 8010122:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 8010126:	60d3      	str	r3, [r2, #12]
 8010128:	609a      	str	r2, [r3, #8]
 801012a:	1b73      	subs	r3, r6, r5
 801012c:	2b0f      	cmp	r3, #15
 801012e:	d822      	bhi.n	8010176 <_realloc_r+0x146>
 8010130:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8010134:	f003 0301 	and.w	r3, r3, #1
 8010138:	4333      	orrs	r3, r6
 801013a:	444e      	add	r6, r9
 801013c:	f8c9 3004 	str.w	r3, [r9, #4]
 8010140:	6873      	ldr	r3, [r6, #4]
 8010142:	f043 0301 	orr.w	r3, r3, #1
 8010146:	6073      	str	r3, [r6, #4]
 8010148:	4640      	mov	r0, r8
 801014a:	4627      	mov	r7, r4
 801014c:	f7fc f828 	bl	800c1a0 <__malloc_unlock>
 8010150:	4638      	mov	r0, r7
 8010152:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010156:	07c9      	lsls	r1, r1, #31
 8010158:	d4ad      	bmi.n	80100b6 <_realloc_r+0x86>
 801015a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 801015e:	eba9 0a03 	sub.w	sl, r9, r3
 8010162:	f8da 1004 	ldr.w	r1, [sl, #4]
 8010166:	f021 0103 	bic.w	r1, r1, #3
 801016a:	e7a0      	b.n	80100ae <_realloc_r+0x7e>
 801016c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010170:	4611      	mov	r1, r2
 8010172:	f7fb bd5f 	b.w	800bc34 <_malloc_r>
 8010176:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801017a:	eb09 0105 	add.w	r1, r9, r5
 801017e:	f002 0201 	and.w	r2, r2, #1
 8010182:	444e      	add	r6, r9
 8010184:	f043 0301 	orr.w	r3, r3, #1
 8010188:	432a      	orrs	r2, r5
 801018a:	f8c9 2004 	str.w	r2, [r9, #4]
 801018e:	604b      	str	r3, [r1, #4]
 8010190:	6873      	ldr	r3, [r6, #4]
 8010192:	f043 0301 	orr.w	r3, r3, #1
 8010196:	3108      	adds	r1, #8
 8010198:	6073      	str	r3, [r6, #4]
 801019a:	4640      	mov	r0, r8
 801019c:	f7fe ffc0 	bl	800f120 <_free_r>
 80101a0:	e7d2      	b.n	8010148 <_realloc_r+0x118>
 80101a2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80101a6:	f020 0b03 	bic.w	fp, r0, #3
 80101aa:	eb06 0c0b 	add.w	ip, r6, fp
 80101ae:	f105 0010 	add.w	r0, r5, #16
 80101b2:	4584      	cmp	ip, r0
 80101b4:	da4d      	bge.n	8010252 <_realloc_r+0x222>
 80101b6:	07c9      	lsls	r1, r1, #31
 80101b8:	f53f af7d 	bmi.w	80100b6 <_realloc_r+0x86>
 80101bc:	f854 1c08 	ldr.w	r1, [r4, #-8]
 80101c0:	eba9 0a01 	sub.w	sl, r9, r1
 80101c4:	f8da 1004 	ldr.w	r1, [sl, #4]
 80101c8:	f021 0103 	bic.w	r1, r1, #3
 80101cc:	448b      	add	fp, r1
 80101ce:	44b3      	add	fp, r6
 80101d0:	4558      	cmp	r0, fp
 80101d2:	f73f af6c 	bgt.w	80100ae <_realloc_r+0x7e>
 80101d6:	4657      	mov	r7, sl
 80101d8:	f8da 100c 	ldr.w	r1, [sl, #12]
 80101dc:	f857 0f08 	ldr.w	r0, [r7, #8]!
 80101e0:	1f32      	subs	r2, r6, #4
 80101e2:	2a24      	cmp	r2, #36	; 0x24
 80101e4:	60c1      	str	r1, [r0, #12]
 80101e6:	6088      	str	r0, [r1, #8]
 80101e8:	f200 80db 	bhi.w	80103a2 <_realloc_r+0x372>
 80101ec:	2a13      	cmp	r2, #19
 80101ee:	f240 80d6 	bls.w	801039e <_realloc_r+0x36e>
 80101f2:	6821      	ldr	r1, [r4, #0]
 80101f4:	f8ca 1008 	str.w	r1, [sl, #8]
 80101f8:	6861      	ldr	r1, [r4, #4]
 80101fa:	f8ca 100c 	str.w	r1, [sl, #12]
 80101fe:	2a1b      	cmp	r2, #27
 8010200:	f200 80df 	bhi.w	80103c2 <_realloc_r+0x392>
 8010204:	3408      	adds	r4, #8
 8010206:	f10a 0210 	add.w	r2, sl, #16
 801020a:	6821      	ldr	r1, [r4, #0]
 801020c:	6011      	str	r1, [r2, #0]
 801020e:	6861      	ldr	r1, [r4, #4]
 8010210:	6051      	str	r1, [r2, #4]
 8010212:	68a1      	ldr	r1, [r4, #8]
 8010214:	6091      	str	r1, [r2, #8]
 8010216:	eb0a 0105 	add.w	r1, sl, r5
 801021a:	ebab 0205 	sub.w	r2, fp, r5
 801021e:	f042 0201 	orr.w	r2, r2, #1
 8010222:	6099      	str	r1, [r3, #8]
 8010224:	604a      	str	r2, [r1, #4]
 8010226:	f8da 3004 	ldr.w	r3, [sl, #4]
 801022a:	f003 0301 	and.w	r3, r3, #1
 801022e:	432b      	orrs	r3, r5
 8010230:	4640      	mov	r0, r8
 8010232:	f8ca 3004 	str.w	r3, [sl, #4]
 8010236:	f7fb ffb3 	bl	800c1a0 <__malloc_unlock>
 801023a:	e76e      	b.n	801011a <_realloc_r+0xea>
 801023c:	6823      	ldr	r3, [r4, #0]
 801023e:	6003      	str	r3, [r0, #0]
 8010240:	6863      	ldr	r3, [r4, #4]
 8010242:	6043      	str	r3, [r0, #4]
 8010244:	2a1b      	cmp	r2, #27
 8010246:	d868      	bhi.n	801031a <_realloc_r+0x2ea>
 8010248:	f104 0208 	add.w	r2, r4, #8
 801024c:	f100 0308 	add.w	r3, r0, #8
 8010250:	e74a      	b.n	80100e8 <_realloc_r+0xb8>
 8010252:	eb09 0205 	add.w	r2, r9, r5
 8010256:	609a      	str	r2, [r3, #8]
 8010258:	ebac 0305 	sub.w	r3, ip, r5
 801025c:	f043 0301 	orr.w	r3, r3, #1
 8010260:	6053      	str	r3, [r2, #4]
 8010262:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8010266:	f003 0301 	and.w	r3, r3, #1
 801026a:	432b      	orrs	r3, r5
 801026c:	4640      	mov	r0, r8
 801026e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010272:	f7fb ff95 	bl	800c1a0 <__malloc_unlock>
 8010276:	4627      	mov	r7, r4
 8010278:	e74f      	b.n	801011a <_realloc_r+0xea>
 801027a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801027e:	f023 0303 	bic.w	r3, r3, #3
 8010282:	441e      	add	r6, r3
 8010284:	e751      	b.n	801012a <_realloc_r+0xfa>
 8010286:	4657      	mov	r7, sl
 8010288:	f8da 100c 	ldr.w	r1, [sl, #12]
 801028c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8010290:	1f32      	subs	r2, r6, #4
 8010292:	2a24      	cmp	r2, #36	; 0x24
 8010294:	60c1      	str	r1, [r0, #12]
 8010296:	6088      	str	r0, [r1, #8]
 8010298:	d84c      	bhi.n	8010334 <_realloc_r+0x304>
 801029a:	2a13      	cmp	r2, #19
 801029c:	d948      	bls.n	8010330 <_realloc_r+0x300>
 801029e:	6821      	ldr	r1, [r4, #0]
 80102a0:	f8ca 1008 	str.w	r1, [sl, #8]
 80102a4:	6861      	ldr	r1, [r4, #4]
 80102a6:	f8ca 100c 	str.w	r1, [sl, #12]
 80102aa:	2a1b      	cmp	r2, #27
 80102ac:	d856      	bhi.n	801035c <_realloc_r+0x32c>
 80102ae:	3408      	adds	r4, #8
 80102b0:	f10a 0210 	add.w	r2, sl, #16
 80102b4:	461e      	mov	r6, r3
 80102b6:	6823      	ldr	r3, [r4, #0]
 80102b8:	6013      	str	r3, [r2, #0]
 80102ba:	6863      	ldr	r3, [r4, #4]
 80102bc:	6053      	str	r3, [r2, #4]
 80102be:	68a3      	ldr	r3, [r4, #8]
 80102c0:	6093      	str	r3, [r2, #8]
 80102c2:	46d1      	mov	r9, sl
 80102c4:	463c      	mov	r4, r7
 80102c6:	e730      	b.n	801012a <_realloc_r+0xfa>
 80102c8:	4621      	mov	r1, r4
 80102ca:	f7ff fdd3 	bl	800fe74 <memmove>
 80102ce:	e711      	b.n	80100f4 <_realloc_r+0xc4>
 80102d0:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 80102d4:	4657      	mov	r7, sl
 80102d6:	60cb      	str	r3, [r1, #12]
 80102d8:	6099      	str	r1, [r3, #8]
 80102da:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80102de:	f8da 300c 	ldr.w	r3, [sl, #12]
 80102e2:	60cb      	str	r3, [r1, #12]
 80102e4:	1f32      	subs	r2, r6, #4
 80102e6:	2a24      	cmp	r2, #36	; 0x24
 80102e8:	6099      	str	r1, [r3, #8]
 80102ea:	d82d      	bhi.n	8010348 <_realloc_r+0x318>
 80102ec:	2a13      	cmp	r2, #19
 80102ee:	d929      	bls.n	8010344 <_realloc_r+0x314>
 80102f0:	6823      	ldr	r3, [r4, #0]
 80102f2:	f8ca 3008 	str.w	r3, [sl, #8]
 80102f6:	6863      	ldr	r3, [r4, #4]
 80102f8:	f8ca 300c 	str.w	r3, [sl, #12]
 80102fc:	2a1b      	cmp	r2, #27
 80102fe:	d842      	bhi.n	8010386 <_realloc_r+0x356>
 8010300:	3408      	adds	r4, #8
 8010302:	f10a 0310 	add.w	r3, sl, #16
 8010306:	6822      	ldr	r2, [r4, #0]
 8010308:	601a      	str	r2, [r3, #0]
 801030a:	6862      	ldr	r2, [r4, #4]
 801030c:	605a      	str	r2, [r3, #4]
 801030e:	68a2      	ldr	r2, [r4, #8]
 8010310:	609a      	str	r2, [r3, #8]
 8010312:	4666      	mov	r6, ip
 8010314:	46d1      	mov	r9, sl
 8010316:	463c      	mov	r4, r7
 8010318:	e707      	b.n	801012a <_realloc_r+0xfa>
 801031a:	68a3      	ldr	r3, [r4, #8]
 801031c:	6083      	str	r3, [r0, #8]
 801031e:	68e3      	ldr	r3, [r4, #12]
 8010320:	60c3      	str	r3, [r0, #12]
 8010322:	2a24      	cmp	r2, #36	; 0x24
 8010324:	d026      	beq.n	8010374 <_realloc_r+0x344>
 8010326:	f104 0210 	add.w	r2, r4, #16
 801032a:	f100 0310 	add.w	r3, r0, #16
 801032e:	e6db      	b.n	80100e8 <_realloc_r+0xb8>
 8010330:	463a      	mov	r2, r7
 8010332:	e7bf      	b.n	80102b4 <_realloc_r+0x284>
 8010334:	4621      	mov	r1, r4
 8010336:	4638      	mov	r0, r7
 8010338:	461e      	mov	r6, r3
 801033a:	46d1      	mov	r9, sl
 801033c:	f7ff fd9a 	bl	800fe74 <memmove>
 8010340:	463c      	mov	r4, r7
 8010342:	e6f2      	b.n	801012a <_realloc_r+0xfa>
 8010344:	463b      	mov	r3, r7
 8010346:	e7de      	b.n	8010306 <_realloc_r+0x2d6>
 8010348:	4621      	mov	r1, r4
 801034a:	4638      	mov	r0, r7
 801034c:	4666      	mov	r6, ip
 801034e:	46d1      	mov	r9, sl
 8010350:	f7ff fd90 	bl	800fe74 <memmove>
 8010354:	463c      	mov	r4, r7
 8010356:	e6e8      	b.n	801012a <_realloc_r+0xfa>
 8010358:	2400014c 	.word	0x2400014c
 801035c:	68a1      	ldr	r1, [r4, #8]
 801035e:	f8ca 1010 	str.w	r1, [sl, #16]
 8010362:	68e1      	ldr	r1, [r4, #12]
 8010364:	f8ca 1014 	str.w	r1, [sl, #20]
 8010368:	2a24      	cmp	r2, #36	; 0x24
 801036a:	d020      	beq.n	80103ae <_realloc_r+0x37e>
 801036c:	3410      	adds	r4, #16
 801036e:	f10a 0218 	add.w	r2, sl, #24
 8010372:	e79f      	b.n	80102b4 <_realloc_r+0x284>
 8010374:	6923      	ldr	r3, [r4, #16]
 8010376:	6103      	str	r3, [r0, #16]
 8010378:	6961      	ldr	r1, [r4, #20]
 801037a:	6141      	str	r1, [r0, #20]
 801037c:	f104 0218 	add.w	r2, r4, #24
 8010380:	f100 0318 	add.w	r3, r0, #24
 8010384:	e6b0      	b.n	80100e8 <_realloc_r+0xb8>
 8010386:	68a3      	ldr	r3, [r4, #8]
 8010388:	f8ca 3010 	str.w	r3, [sl, #16]
 801038c:	68e3      	ldr	r3, [r4, #12]
 801038e:	f8ca 3014 	str.w	r3, [sl, #20]
 8010392:	2a24      	cmp	r2, #36	; 0x24
 8010394:	d021      	beq.n	80103da <_realloc_r+0x3aa>
 8010396:	3410      	adds	r4, #16
 8010398:	f10a 0318 	add.w	r3, sl, #24
 801039c:	e7b3      	b.n	8010306 <_realloc_r+0x2d6>
 801039e:	463a      	mov	r2, r7
 80103a0:	e733      	b.n	801020a <_realloc_r+0x1da>
 80103a2:	4621      	mov	r1, r4
 80103a4:	4638      	mov	r0, r7
 80103a6:	f7ff fd65 	bl	800fe74 <memmove>
 80103aa:	4b16      	ldr	r3, [pc, #88]	; (8010404 <_realloc_r+0x3d4>)
 80103ac:	e733      	b.n	8010216 <_realloc_r+0x1e6>
 80103ae:	6922      	ldr	r2, [r4, #16]
 80103b0:	f8ca 2018 	str.w	r2, [sl, #24]
 80103b4:	6962      	ldr	r2, [r4, #20]
 80103b6:	f8ca 201c 	str.w	r2, [sl, #28]
 80103ba:	3418      	adds	r4, #24
 80103bc:	f10a 0220 	add.w	r2, sl, #32
 80103c0:	e778      	b.n	80102b4 <_realloc_r+0x284>
 80103c2:	68a1      	ldr	r1, [r4, #8]
 80103c4:	f8ca 1010 	str.w	r1, [sl, #16]
 80103c8:	68e1      	ldr	r1, [r4, #12]
 80103ca:	f8ca 1014 	str.w	r1, [sl, #20]
 80103ce:	2a24      	cmp	r2, #36	; 0x24
 80103d0:	d00d      	beq.n	80103ee <_realloc_r+0x3be>
 80103d2:	3410      	adds	r4, #16
 80103d4:	f10a 0218 	add.w	r2, sl, #24
 80103d8:	e717      	b.n	801020a <_realloc_r+0x1da>
 80103da:	6923      	ldr	r3, [r4, #16]
 80103dc:	f8ca 3018 	str.w	r3, [sl, #24]
 80103e0:	6963      	ldr	r3, [r4, #20]
 80103e2:	f8ca 301c 	str.w	r3, [sl, #28]
 80103e6:	3418      	adds	r4, #24
 80103e8:	f10a 0320 	add.w	r3, sl, #32
 80103ec:	e78b      	b.n	8010306 <_realloc_r+0x2d6>
 80103ee:	6922      	ldr	r2, [r4, #16]
 80103f0:	f8ca 2018 	str.w	r2, [sl, #24]
 80103f4:	6962      	ldr	r2, [r4, #20]
 80103f6:	f8ca 201c 	str.w	r2, [sl, #28]
 80103fa:	3418      	adds	r4, #24
 80103fc:	f10a 0220 	add.w	r2, sl, #32
 8010400:	e703      	b.n	801020a <_realloc_r+0x1da>
 8010402:	bf00      	nop
 8010404:	2400014c 	.word	0x2400014c

08010408 <_wcsnrtombs_l>:
 8010408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801040c:	b089      	sub	sp, #36	; 0x24
 801040e:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 8010412:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8010414:	9101      	str	r1, [sp, #4]
 8010416:	4681      	mov	r9, r0
 8010418:	9203      	str	r2, [sp, #12]
 801041a:	461e      	mov	r6, r3
 801041c:	f1b8 0f00 	cmp.w	r8, #0
 8010420:	d055      	beq.n	80104ce <_wcsnrtombs_l+0xc6>
 8010422:	9b01      	ldr	r3, [sp, #4]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d057      	beq.n	80104d8 <_wcsnrtombs_l+0xd0>
 8010428:	9b03      	ldr	r3, [sp, #12]
 801042a:	681d      	ldr	r5, [r3, #0]
 801042c:	2f00      	cmp	r7, #0
 801042e:	d063      	beq.n	80104f8 <_wcsnrtombs_l+0xf0>
 8010430:	1e74      	subs	r4, r6, #1
 8010432:	b32e      	cbz	r6, 8010480 <_wcsnrtombs_l+0x78>
 8010434:	9b01      	ldr	r3, [sp, #4]
 8010436:	9302      	str	r3, [sp, #8]
 8010438:	3d04      	subs	r5, #4
 801043a:	2600      	movs	r6, #0
 801043c:	e00a      	b.n	8010454 <_wcsnrtombs_l+0x4c>
 801043e:	9b01      	ldr	r3, [sp, #4]
 8010440:	bb13      	cbnz	r3, 8010488 <_wcsnrtombs_l+0x80>
 8010442:	682a      	ldr	r2, [r5, #0]
 8010444:	2a00      	cmp	r2, #0
 8010446:	d035      	beq.n	80104b4 <_wcsnrtombs_l+0xac>
 8010448:	45bc      	cmp	ip, r7
 801044a:	d257      	bcs.n	80104fc <_wcsnrtombs_l+0xf4>
 801044c:	3c01      	subs	r4, #1
 801044e:	1c63      	adds	r3, r4, #1
 8010450:	4666      	mov	r6, ip
 8010452:	d015      	beq.n	8010480 <_wcsnrtombs_l+0x78>
 8010454:	f8d8 3000 	ldr.w	r3, [r8]
 8010458:	f855 2f04 	ldr.w	r2, [r5, #4]!
 801045c:	9300      	str	r3, [sp, #0]
 801045e:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 8010462:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8010466:	4643      	mov	r3, r8
 8010468:	a905      	add	r1, sp, #20
 801046a:	4648      	mov	r0, r9
 801046c:	47e0      	blx	ip
 801046e:	1c42      	adds	r2, r0, #1
 8010470:	d037      	beq.n	80104e2 <_wcsnrtombs_l+0xda>
 8010472:	eb00 0c06 	add.w	ip, r0, r6
 8010476:	45bc      	cmp	ip, r7
 8010478:	d9e1      	bls.n	801043e <_wcsnrtombs_l+0x36>
 801047a:	9b00      	ldr	r3, [sp, #0]
 801047c:	e9c8 3b00 	strd	r3, fp, [r8]
 8010480:	4630      	mov	r0, r6
 8010482:	b009      	add	sp, #36	; 0x24
 8010484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010488:	2800      	cmp	r0, #0
 801048a:	dd0c      	ble.n	80104a6 <_wcsnrtombs_l+0x9e>
 801048c:	9b02      	ldr	r3, [sp, #8]
 801048e:	4418      	add	r0, r3
 8010490:	1e5a      	subs	r2, r3, #1
 8010492:	a905      	add	r1, sp, #20
 8010494:	f100 3eff 	add.w	lr, r0, #4294967295
 8010498:	f811 3b01 	ldrb.w	r3, [r1], #1
 801049c:	f802 3f01 	strb.w	r3, [r2, #1]!
 80104a0:	4572      	cmp	r2, lr
 80104a2:	d1f9      	bne.n	8010498 <_wcsnrtombs_l+0x90>
 80104a4:	9002      	str	r0, [sp, #8]
 80104a6:	9b03      	ldr	r3, [sp, #12]
 80104a8:	681a      	ldr	r2, [r3, #0]
 80104aa:	3204      	adds	r2, #4
 80104ac:	601a      	str	r2, [r3, #0]
 80104ae:	682a      	ldr	r2, [r5, #0]
 80104b0:	2a00      	cmp	r2, #0
 80104b2:	d1c9      	bne.n	8010448 <_wcsnrtombs_l+0x40>
 80104b4:	9b01      	ldr	r3, [sp, #4]
 80104b6:	b10b      	cbz	r3, 80104bc <_wcsnrtombs_l+0xb4>
 80104b8:	9b03      	ldr	r3, [sp, #12]
 80104ba:	601a      	str	r2, [r3, #0]
 80104bc:	f10c 36ff 	add.w	r6, ip, #4294967295
 80104c0:	2200      	movs	r2, #0
 80104c2:	4630      	mov	r0, r6
 80104c4:	f8c8 2000 	str.w	r2, [r8]
 80104c8:	b009      	add	sp, #36	; 0x24
 80104ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104ce:	9b01      	ldr	r3, [sp, #4]
 80104d0:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d1a7      	bne.n	8010428 <_wcsnrtombs_l+0x20>
 80104d8:	9b03      	ldr	r3, [sp, #12]
 80104da:	f04f 37ff 	mov.w	r7, #4294967295
 80104de:	681d      	ldr	r5, [r3, #0]
 80104e0:	e7a6      	b.n	8010430 <_wcsnrtombs_l+0x28>
 80104e2:	4606      	mov	r6, r0
 80104e4:	218a      	movs	r1, #138	; 0x8a
 80104e6:	2200      	movs	r2, #0
 80104e8:	4630      	mov	r0, r6
 80104ea:	f8c9 1000 	str.w	r1, [r9]
 80104ee:	f8c8 2000 	str.w	r2, [r8]
 80104f2:	b009      	add	sp, #36	; 0x24
 80104f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104f8:	463e      	mov	r6, r7
 80104fa:	e7c1      	b.n	8010480 <_wcsnrtombs_l+0x78>
 80104fc:	4666      	mov	r6, ip
 80104fe:	e7bf      	b.n	8010480 <_wcsnrtombs_l+0x78>

08010500 <_wcsnrtombs_r>:
 8010500:	b510      	push	{r4, lr}
 8010502:	b084      	sub	sp, #16
 8010504:	4c05      	ldr	r4, [pc, #20]	; (801051c <_wcsnrtombs_r+0x1c>)
 8010506:	9806      	ldr	r0, [sp, #24]
 8010508:	9000      	str	r0, [sp, #0]
 801050a:	9807      	ldr	r0, [sp, #28]
 801050c:	9001      	str	r0, [sp, #4]
 801050e:	4804      	ldr	r0, [pc, #16]	; (8010520 <_wcsnrtombs_r+0x20>)
 8010510:	6800      	ldr	r0, [r0, #0]
 8010512:	9402      	str	r4, [sp, #8]
 8010514:	f7ff ff78 	bl	8010408 <_wcsnrtombs_l>
 8010518:	b004      	add	sp, #16
 801051a:	bd10      	pop	{r4, pc}
 801051c:	24000568 	.word	0x24000568
 8010520:	24000148 	.word	0x24000148

08010524 <fiprintf>:
 8010524:	b40e      	push	{r1, r2, r3}
 8010526:	b510      	push	{r4, lr}
 8010528:	b083      	sub	sp, #12
 801052a:	ab05      	add	r3, sp, #20
 801052c:	4c06      	ldr	r4, [pc, #24]	; (8010548 <fiprintf+0x24>)
 801052e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010532:	9301      	str	r3, [sp, #4]
 8010534:	4601      	mov	r1, r0
 8010536:	6820      	ldr	r0, [r4, #0]
 8010538:	f000 f844 	bl	80105c4 <_vfiprintf_r>
 801053c:	b003      	add	sp, #12
 801053e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010542:	b003      	add	sp, #12
 8010544:	4770      	bx	lr
 8010546:	bf00      	nop
 8010548:	24000148 	.word	0x24000148

0801054c <__sprint_r.part.0>:
 801054c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010550:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8010552:	049c      	lsls	r4, r3, #18
 8010554:	4690      	mov	r8, r2
 8010556:	d52d      	bpl.n	80105b4 <__sprint_r.part.0+0x68>
 8010558:	6893      	ldr	r3, [r2, #8]
 801055a:	6812      	ldr	r2, [r2, #0]
 801055c:	b343      	cbz	r3, 80105b0 <__sprint_r.part.0+0x64>
 801055e:	468b      	mov	fp, r1
 8010560:	4606      	mov	r6, r0
 8010562:	f102 0908 	add.w	r9, r2, #8
 8010566:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 801056a:	ea5f 079a 	movs.w	r7, sl, lsr #2
 801056e:	d015      	beq.n	801059c <__sprint_r.part.0+0x50>
 8010570:	3d04      	subs	r5, #4
 8010572:	2400      	movs	r4, #0
 8010574:	e001      	b.n	801057a <__sprint_r.part.0+0x2e>
 8010576:	42a7      	cmp	r7, r4
 8010578:	d00e      	beq.n	8010598 <__sprint_r.part.0+0x4c>
 801057a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 801057e:	465a      	mov	r2, fp
 8010580:	4630      	mov	r0, r6
 8010582:	f001 fa51 	bl	8011a28 <_fputwc_r>
 8010586:	1c43      	adds	r3, r0, #1
 8010588:	f104 0401 	add.w	r4, r4, #1
 801058c:	d1f3      	bne.n	8010576 <__sprint_r.part.0+0x2a>
 801058e:	2300      	movs	r3, #0
 8010590:	e9c8 3301 	strd	r3, r3, [r8, #4]
 8010594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010598:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801059c:	f02a 0a03 	bic.w	sl, sl, #3
 80105a0:	eba3 030a 	sub.w	r3, r3, sl
 80105a4:	f8c8 3008 	str.w	r3, [r8, #8]
 80105a8:	f109 0908 	add.w	r9, r9, #8
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d1da      	bne.n	8010566 <__sprint_r.part.0+0x1a>
 80105b0:	2000      	movs	r0, #0
 80105b2:	e7ec      	b.n	801058e <__sprint_r.part.0+0x42>
 80105b4:	f001 f808 	bl	80115c8 <__sfvwrite_r>
 80105b8:	2300      	movs	r3, #0
 80105ba:	e9c8 3301 	strd	r3, r3, [r8, #4]
 80105be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105c2:	bf00      	nop

080105c4 <_vfiprintf_r>:
 80105c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105c8:	b0c5      	sub	sp, #276	; 0x114
 80105ca:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 80105ce:	4683      	mov	fp, r0
 80105d0:	9103      	str	r1, [sp, #12]
 80105d2:	4616      	mov	r6, r2
 80105d4:	2100      	movs	r1, #0
 80105d6:	2208      	movs	r2, #8
 80105d8:	4650      	mov	r0, sl
 80105da:	461c      	mov	r4, r3
 80105dc:	9307      	str	r3, [sp, #28]
 80105de:	f7fb fa91 	bl	800bb04 <memset>
 80105e2:	f1bb 0f00 	cmp.w	fp, #0
 80105e6:	d004      	beq.n	80105f2 <_vfiprintf_r+0x2e>
 80105e8:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	f000 86a1 	beq.w	8011334 <_vfiprintf_r+0xd70>
 80105f2:	9a03      	ldr	r2, [sp, #12]
 80105f4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80105f6:	07db      	lsls	r3, r3, #31
 80105f8:	f140 851c 	bpl.w	8011034 <_vfiprintf_r+0xa70>
 80105fc:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 8010600:	b28a      	uxth	r2, r1
 8010602:	0495      	lsls	r5, r2, #18
 8010604:	d409      	bmi.n	801061a <_vfiprintf_r+0x56>
 8010606:	9b03      	ldr	r3, [sp, #12]
 8010608:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 801060c:	8199      	strh	r1, [r3, #12]
 801060e:	b28a      	uxth	r2, r1
 8010610:	4619      	mov	r1, r3
 8010612:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010614:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010618:	664b      	str	r3, [r1, #100]	; 0x64
 801061a:	0710      	lsls	r0, r2, #28
 801061c:	f140 8104 	bpl.w	8010828 <_vfiprintf_r+0x264>
 8010620:	9b03      	ldr	r3, [sp, #12]
 8010622:	691b      	ldr	r3, [r3, #16]
 8010624:	2b00      	cmp	r3, #0
 8010626:	f000 80ff 	beq.w	8010828 <_vfiprintf_r+0x264>
 801062a:	f002 031a 	and.w	r3, r2, #26
 801062e:	2b0a      	cmp	r3, #10
 8010630:	f000 8108 	beq.w	8010844 <_vfiprintf_r+0x280>
 8010634:	2300      	movs	r3, #0
 8010636:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 801063a:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 801063e:	aa1b      	add	r2, sp, #108	; 0x6c
 8010640:	930b      	str	r3, [sp, #44]	; 0x2c
 8010642:	9218      	str	r2, [sp, #96]	; 0x60
 8010644:	4691      	mov	r9, r2
 8010646:	930c      	str	r3, [sp, #48]	; 0x30
 8010648:	9305      	str	r3, [sp, #20]
 801064a:	46b0      	mov	r8, r6
 801064c:	4644      	mov	r4, r8
 801064e:	4ba6      	ldr	r3, [pc, #664]	; (80108e8 <_vfiprintf_r+0x324>)
 8010650:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 8010654:	f7fd fcd8 	bl	800e008 <__locale_mb_cur_max>
 8010658:	4622      	mov	r2, r4
 801065a:	4603      	mov	r3, r0
 801065c:	a912      	add	r1, sp, #72	; 0x48
 801065e:	f8cd a000 	str.w	sl, [sp]
 8010662:	4658      	mov	r0, fp
 8010664:	47a8      	blx	r5
 8010666:	2800      	cmp	r0, #0
 8010668:	f000 8140 	beq.w	80108ec <_vfiprintf_r+0x328>
 801066c:	f2c0 8133 	blt.w	80108d6 <_vfiprintf_r+0x312>
 8010670:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010672:	2a25      	cmp	r2, #37	; 0x25
 8010674:	4603      	mov	r3, r0
 8010676:	d001      	beq.n	801067c <_vfiprintf_r+0xb8>
 8010678:	441c      	add	r4, r3
 801067a:	e7e8      	b.n	801064e <_vfiprintf_r+0x8a>
 801067c:	ebb4 0608 	subs.w	r6, r4, r8
 8010680:	4605      	mov	r5, r0
 8010682:	f040 8137 	bne.w	80108f4 <_vfiprintf_r+0x330>
 8010686:	2300      	movs	r3, #0
 8010688:	7861      	ldrb	r1, [r4, #1]
 801068a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 801068e:	f104 0801 	add.w	r8, r4, #1
 8010692:	9306      	str	r3, [sp, #24]
 8010694:	f04f 37ff 	mov.w	r7, #4294967295
 8010698:	461e      	mov	r6, r3
 801069a:	242b      	movs	r4, #43	; 0x2b
 801069c:	f108 0801 	add.w	r8, r8, #1
 80106a0:	f1a1 0320 	sub.w	r3, r1, #32
 80106a4:	2b5a      	cmp	r3, #90	; 0x5a
 80106a6:	f200 8165 	bhi.w	8010974 <_vfiprintf_r+0x3b0>
 80106aa:	e8df f013 	tbh	[pc, r3, lsl #1]
 80106ae:	029f      	.short	0x029f
 80106b0:	01630163 	.word	0x01630163
 80106b4:	0163029a 	.word	0x0163029a
 80106b8:	01630163 	.word	0x01630163
 80106bc:	0163006a 	.word	0x0163006a
 80106c0:	02670163 	.word	0x02670163
 80106c4:	01630277 	.word	0x01630277
 80106c8:	02810272 	.word	0x02810272
 80106cc:	027c0163 	.word	0x027c0163
 80106d0:	005b005b 	.word	0x005b005b
 80106d4:	005b005b 	.word	0x005b005b
 80106d8:	005b005b 	.word	0x005b005b
 80106dc:	005b005b 	.word	0x005b005b
 80106e0:	0163005b 	.word	0x0163005b
 80106e4:	01630163 	.word	0x01630163
 80106e8:	01630163 	.word	0x01630163
 80106ec:	01630163 	.word	0x01630163
 80106f0:	01630163 	.word	0x01630163
 80106f4:	00840246 	.word	0x00840246
 80106f8:	01630163 	.word	0x01630163
 80106fc:	01630163 	.word	0x01630163
 8010700:	01630163 	.word	0x01630163
 8010704:	01630163 	.word	0x01630163
 8010708:	01630163 	.word	0x01630163
 801070c:	016300e2 	.word	0x016300e2
 8010710:	01630163 	.word	0x01630163
 8010714:	0163021d 	.word	0x0163021d
 8010718:	016302c4 	.word	0x016302c4
 801071c:	05940163 	.word	0x05940163
 8010720:	01630163 	.word	0x01630163
 8010724:	01630163 	.word	0x01630163
 8010728:	01630163 	.word	0x01630163
 801072c:	01630163 	.word	0x01630163
 8010730:	01630163 	.word	0x01630163
 8010734:	00860246 	.word	0x00860246
 8010738:	01630163 	.word	0x01630163
 801073c:	02b70163 	.word	0x02b70163
 8010740:	007f0086 	.word	0x007f0086
 8010744:	02aa0163 	.word	0x02aa0163
 8010748:	02e70163 	.word	0x02e70163
 801074c:	02d700e4 	.word	0x02d700e4
 8010750:	0163007f 	.word	0x0163007f
 8010754:	007c021d 	.word	0x007c021d
 8010758:	01630572 	.word	0x01630572
 801075c:	05740163 	.word	0x05740163
 8010760:	007c0163 	.word	0x007c0163
 8010764:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010768:	2200      	movs	r2, #0
 801076a:	f818 1b01 	ldrb.w	r1, [r8], #1
 801076e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8010772:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010776:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801077a:	2b09      	cmp	r3, #9
 801077c:	d9f5      	bls.n	801076a <_vfiprintf_r+0x1a6>
 801077e:	9206      	str	r2, [sp, #24]
 8010780:	e78e      	b.n	80106a0 <_vfiprintf_r+0xdc>
 8010782:	4658      	mov	r0, fp
 8010784:	f7fd fc46 	bl	800e014 <_localeconv_r>
 8010788:	6843      	ldr	r3, [r0, #4]
 801078a:	930d      	str	r3, [sp, #52]	; 0x34
 801078c:	4618      	mov	r0, r3
 801078e:	f7ef ff37 	bl	8000600 <strlen>
 8010792:	900e      	str	r0, [sp, #56]	; 0x38
 8010794:	4605      	mov	r5, r0
 8010796:	4658      	mov	r0, fp
 8010798:	f7fd fc3c 	bl	800e014 <_localeconv_r>
 801079c:	6883      	ldr	r3, [r0, #8]
 801079e:	930c      	str	r3, [sp, #48]	; 0x30
 80107a0:	2d00      	cmp	r5, #0
 80107a2:	f040 84df 	bne.w	8011164 <_vfiprintf_r+0xba0>
 80107a6:	f898 1000 	ldrb.w	r1, [r8]
 80107aa:	e777      	b.n	801069c <_vfiprintf_r+0xd8>
 80107ac:	f898 1000 	ldrb.w	r1, [r8]
 80107b0:	f046 0620 	orr.w	r6, r6, #32
 80107b4:	e772      	b.n	801069c <_vfiprintf_r+0xd8>
 80107b6:	f046 0610 	orr.w	r6, r6, #16
 80107ba:	06b4      	lsls	r4, r6, #26
 80107bc:	f140 8178 	bpl.w	8010ab0 <_vfiprintf_r+0x4ec>
 80107c0:	9b07      	ldr	r3, [sp, #28]
 80107c2:	3307      	adds	r3, #7
 80107c4:	f023 0307 	bic.w	r3, r3, #7
 80107c8:	461a      	mov	r2, r3
 80107ca:	6859      	ldr	r1, [r3, #4]
 80107cc:	f852 3b08 	ldr.w	r3, [r2], #8
 80107d0:	9207      	str	r2, [sp, #28]
 80107d2:	460a      	mov	r2, r1
 80107d4:	2900      	cmp	r1, #0
 80107d6:	f2c0 847a 	blt.w	80110ce <_vfiprintf_r+0xb0a>
 80107da:	1c79      	adds	r1, r7, #1
 80107dc:	f000 85a7 	beq.w	801132e <_vfiprintf_r+0xd6a>
 80107e0:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 80107e4:	9102      	str	r1, [sp, #8]
 80107e6:	ea53 0102 	orrs.w	r1, r3, r2
 80107ea:	f000 8448 	beq.w	801107e <_vfiprintf_r+0xaba>
 80107ee:	2b0a      	cmp	r3, #10
 80107f0:	f172 0100 	sbcs.w	r1, r2, #0
 80107f4:	f080 8549 	bcs.w	801128a <_vfiprintf_r+0xcc6>
 80107f8:	3330      	adds	r3, #48	; 0x30
 80107fa:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 80107fe:	9e02      	ldr	r6, [sp, #8]
 8010800:	2301      	movs	r3, #1
 8010802:	9304      	str	r3, [sp, #16]
 8010804:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 8010808:	9b04      	ldr	r3, [sp, #16]
 801080a:	42bb      	cmp	r3, r7
 801080c:	bfb8      	it	lt
 801080e:	463b      	movlt	r3, r7
 8010810:	9302      	str	r3, [sp, #8]
 8010812:	2300      	movs	r3, #0
 8010814:	9308      	str	r3, [sp, #32]
 8010816:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 801081a:	2b00      	cmp	r3, #0
 801081c:	f000 80b8 	beq.w	8010990 <_vfiprintf_r+0x3cc>
 8010820:	9b02      	ldr	r3, [sp, #8]
 8010822:	3301      	adds	r3, #1
 8010824:	9302      	str	r3, [sp, #8]
 8010826:	e0b3      	b.n	8010990 <_vfiprintf_r+0x3cc>
 8010828:	9d03      	ldr	r5, [sp, #12]
 801082a:	4658      	mov	r0, fp
 801082c:	4629      	mov	r1, r5
 801082e:	f001 f83f 	bl	80118b0 <__swsetup_r>
 8010832:	2800      	cmp	r0, #0
 8010834:	f040 8656 	bne.w	80114e4 <_vfiprintf_r+0xf20>
 8010838:	89aa      	ldrh	r2, [r5, #12]
 801083a:	f002 031a 	and.w	r3, r2, #26
 801083e:	2b0a      	cmp	r3, #10
 8010840:	f47f aef8 	bne.w	8010634 <_vfiprintf_r+0x70>
 8010844:	9903      	ldr	r1, [sp, #12]
 8010846:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 801084a:	2b00      	cmp	r3, #0
 801084c:	f6ff aef2 	blt.w	8010634 <_vfiprintf_r+0x70>
 8010850:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8010852:	07db      	lsls	r3, r3, #31
 8010854:	d402      	bmi.n	801085c <_vfiprintf_r+0x298>
 8010856:	0597      	lsls	r7, r2, #22
 8010858:	f140 8618 	bpl.w	801148c <_vfiprintf_r+0xec8>
 801085c:	9903      	ldr	r1, [sp, #12]
 801085e:	4623      	mov	r3, r4
 8010860:	4632      	mov	r2, r6
 8010862:	4658      	mov	r0, fp
 8010864:	f000 fe70 	bl	8011548 <__sbprintf>
 8010868:	9005      	str	r0, [sp, #20]
 801086a:	9805      	ldr	r0, [sp, #20]
 801086c:	b045      	add	sp, #276	; 0x114
 801086e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010872:	f046 0610 	orr.w	r6, r6, #16
 8010876:	f016 0220 	ands.w	r2, r6, #32
 801087a:	f000 8126 	beq.w	8010aca <_vfiprintf_r+0x506>
 801087e:	9b07      	ldr	r3, [sp, #28]
 8010880:	3307      	adds	r3, #7
 8010882:	f023 0307 	bic.w	r3, r3, #7
 8010886:	4619      	mov	r1, r3
 8010888:	685a      	ldr	r2, [r3, #4]
 801088a:	f851 3b08 	ldr.w	r3, [r1], #8
 801088e:	9107      	str	r1, [sp, #28]
 8010890:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 8010894:	9102      	str	r1, [sp, #8]
 8010896:	2100      	movs	r1, #0
 8010898:	2000      	movs	r0, #0
 801089a:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 801089e:	1c78      	adds	r0, r7, #1
 80108a0:	f000 8200 	beq.w	8010ca4 <_vfiprintf_r+0x6e0>
 80108a4:	9802      	ldr	r0, [sp, #8]
 80108a6:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 80108aa:	ea53 0002 	orrs.w	r0, r3, r2
 80108ae:	f040 81f8 	bne.w	8010ca2 <_vfiprintf_r+0x6de>
 80108b2:	2f00      	cmp	r7, #0
 80108b4:	f040 8543 	bne.w	801133e <_vfiprintf_r+0xd7a>
 80108b8:	2900      	cmp	r1, #0
 80108ba:	f040 83e4 	bne.w	8011086 <_vfiprintf_r+0xac2>
 80108be:	9b02      	ldr	r3, [sp, #8]
 80108c0:	f013 0301 	ands.w	r3, r3, #1
 80108c4:	9304      	str	r3, [sp, #16]
 80108c6:	f000 8420 	beq.w	801110a <_vfiprintf_r+0xb46>
 80108ca:	2330      	movs	r3, #48	; 0x30
 80108cc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 80108d0:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 80108d4:	e798      	b.n	8010808 <_vfiprintf_r+0x244>
 80108d6:	2208      	movs	r2, #8
 80108d8:	2100      	movs	r1, #0
 80108da:	4650      	mov	r0, sl
 80108dc:	f7fb f912 	bl	800bb04 <memset>
 80108e0:	2301      	movs	r3, #1
 80108e2:	441c      	add	r4, r3
 80108e4:	e6b3      	b.n	801064e <_vfiprintf_r+0x8a>
 80108e6:	bf00      	nop
 80108e8:	24000568 	.word	0x24000568
 80108ec:	ebb4 0608 	subs.w	r6, r4, r8
 80108f0:	4605      	mov	r5, r0
 80108f2:	d01a      	beq.n	801092a <_vfiprintf_r+0x366>
 80108f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80108f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80108f8:	3301      	adds	r3, #1
 80108fa:	4432      	add	r2, r6
 80108fc:	2b07      	cmp	r3, #7
 80108fe:	e9c9 8600 	strd	r8, r6, [r9]
 8010902:	921a      	str	r2, [sp, #104]	; 0x68
 8010904:	9319      	str	r3, [sp, #100]	; 0x64
 8010906:	dd1a      	ble.n	801093e <_vfiprintf_r+0x37a>
 8010908:	2a00      	cmp	r2, #0
 801090a:	f000 83b4 	beq.w	8011076 <_vfiprintf_r+0xab2>
 801090e:	9903      	ldr	r1, [sp, #12]
 8010910:	aa18      	add	r2, sp, #96	; 0x60
 8010912:	4658      	mov	r0, fp
 8010914:	f7ff fe1a 	bl	801054c <__sprint_r.part.0>
 8010918:	b9d8      	cbnz	r0, 8010952 <_vfiprintf_r+0x38e>
 801091a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801091e:	9b05      	ldr	r3, [sp, #20]
 8010920:	4433      	add	r3, r6
 8010922:	9305      	str	r3, [sp, #20]
 8010924:	2d00      	cmp	r5, #0
 8010926:	f47f aeae 	bne.w	8010686 <_vfiprintf_r+0xc2>
 801092a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801092c:	2b00      	cmp	r3, #0
 801092e:	f040 85ca 	bne.w	80114c6 <_vfiprintf_r+0xf02>
 8010932:	9b03      	ldr	r3, [sp, #12]
 8010934:	2200      	movs	r2, #0
 8010936:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 801093a:	9219      	str	r2, [sp, #100]	; 0x64
 801093c:	e00c      	b.n	8010958 <_vfiprintf_r+0x394>
 801093e:	f109 0908 	add.w	r9, r9, #8
 8010942:	e7ec      	b.n	801091e <_vfiprintf_r+0x35a>
 8010944:	46b3      	mov	fp, r6
 8010946:	9b08      	ldr	r3, [sp, #32]
 8010948:	b11b      	cbz	r3, 8010952 <_vfiprintf_r+0x38e>
 801094a:	9908      	ldr	r1, [sp, #32]
 801094c:	4658      	mov	r0, fp
 801094e:	f7fe fbe7 	bl	800f120 <_free_r>
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8010958:	9a03      	ldr	r2, [sp, #12]
 801095a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 801095c:	f012 0f01 	tst.w	r2, #1
 8010960:	b29a      	uxth	r2, r3
 8010962:	f000 809c 	beq.w	8010a9e <_vfiprintf_r+0x4da>
 8010966:	0650      	lsls	r0, r2, #25
 8010968:	f100 85c8 	bmi.w	80114fc <_vfiprintf_r+0xf38>
 801096c:	9805      	ldr	r0, [sp, #20]
 801096e:	b045      	add	sp, #276	; 0x114
 8010970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010974:	2900      	cmp	r1, #0
 8010976:	d0d8      	beq.n	801092a <_vfiprintf_r+0x366>
 8010978:	2300      	movs	r3, #0
 801097a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 801097e:	2301      	movs	r3, #1
 8010980:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 8010984:	9302      	str	r3, [sp, #8]
 8010986:	9304      	str	r3, [sp, #16]
 8010988:	ac2b      	add	r4, sp, #172	; 0xac
 801098a:	2300      	movs	r3, #0
 801098c:	9308      	str	r3, [sp, #32]
 801098e:	461f      	mov	r7, r3
 8010990:	f016 0302 	ands.w	r3, r6, #2
 8010994:	9309      	str	r3, [sp, #36]	; 0x24
 8010996:	d002      	beq.n	801099e <_vfiprintf_r+0x3da>
 8010998:	9b02      	ldr	r3, [sp, #8]
 801099a:	3302      	adds	r3, #2
 801099c:	9302      	str	r3, [sp, #8]
 801099e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 80109a2:	930a      	str	r3, [sp, #40]	; 0x28
 80109a4:	d105      	bne.n	80109b2 <_vfiprintf_r+0x3ee>
 80109a6:	9b06      	ldr	r3, [sp, #24]
 80109a8:	9a02      	ldr	r2, [sp, #8]
 80109aa:	1a9d      	subs	r5, r3, r2
 80109ac:	2d00      	cmp	r5, #0
 80109ae:	f300 8294 	bgt.w	8010eda <_vfiprintf_r+0x916>
 80109b2:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 80109b6:	1c41      	adds	r1, r0, #1
 80109b8:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 80109bc:	b182      	cbz	r2, 80109e0 <_vfiprintf_r+0x41c>
 80109be:	2201      	movs	r2, #1
 80109c0:	3301      	adds	r3, #1
 80109c2:	f8c9 2004 	str.w	r2, [r9, #4]
 80109c6:	2907      	cmp	r1, #7
 80109c8:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 80109cc:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 80109d0:	f8c9 2000 	str.w	r2, [r9]
 80109d4:	f300 8264 	bgt.w	8010ea0 <_vfiprintf_r+0x8dc>
 80109d8:	4608      	mov	r0, r1
 80109da:	f109 0908 	add.w	r9, r9, #8
 80109de:	3101      	adds	r1, #1
 80109e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80109e2:	b1da      	cbz	r2, 8010a1c <_vfiprintf_r+0x458>
 80109e4:	aa11      	add	r2, sp, #68	; 0x44
 80109e6:	3302      	adds	r3, #2
 80109e8:	f8c9 2000 	str.w	r2, [r9]
 80109ec:	2907      	cmp	r1, #7
 80109ee:	f04f 0202 	mov.w	r2, #2
 80109f2:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 80109f6:	f8c9 2004 	str.w	r2, [r9, #4]
 80109fa:	f340 8269 	ble.w	8010ed0 <_vfiprintf_r+0x90c>
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	f000 8358 	beq.w	80110b4 <_vfiprintf_r+0xaf0>
 8010a04:	9903      	ldr	r1, [sp, #12]
 8010a06:	aa18      	add	r2, sp, #96	; 0x60
 8010a08:	4658      	mov	r0, fp
 8010a0a:	f7ff fd9f 	bl	801054c <__sprint_r.part.0>
 8010a0e:	2800      	cmp	r0, #0
 8010a10:	d199      	bne.n	8010946 <_vfiprintf_r+0x382>
 8010a12:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8010a16:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010a1a:	1c41      	adds	r1, r0, #1
 8010a1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a1e:	2a80      	cmp	r2, #128	; 0x80
 8010a20:	f000 8182 	beq.w	8010d28 <_vfiprintf_r+0x764>
 8010a24:	9a04      	ldr	r2, [sp, #16]
 8010a26:	1abd      	subs	r5, r7, r2
 8010a28:	2d00      	cmp	r5, #0
 8010a2a:	f300 81e0 	bgt.w	8010dee <_vfiprintf_r+0x82a>
 8010a2e:	9a04      	ldr	r2, [sp, #16]
 8010a30:	f8c9 4000 	str.w	r4, [r9]
 8010a34:	4413      	add	r3, r2
 8010a36:	2907      	cmp	r1, #7
 8010a38:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 8010a3c:	f8c9 2004 	str.w	r2, [r9, #4]
 8010a40:	f340 816c 	ble.w	8010d1c <_vfiprintf_r+0x758>
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	f000 829e 	beq.w	8010f86 <_vfiprintf_r+0x9c2>
 8010a4a:	9903      	ldr	r1, [sp, #12]
 8010a4c:	aa18      	add	r2, sp, #96	; 0x60
 8010a4e:	4658      	mov	r0, fp
 8010a50:	f7ff fd7c 	bl	801054c <__sprint_r.part.0>
 8010a54:	2800      	cmp	r0, #0
 8010a56:	f47f af76 	bne.w	8010946 <_vfiprintf_r+0x382>
 8010a5a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8010a5c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010a60:	0775      	lsls	r5, r6, #29
 8010a62:	d505      	bpl.n	8010a70 <_vfiprintf_r+0x4ac>
 8010a64:	9a06      	ldr	r2, [sp, #24]
 8010a66:	9902      	ldr	r1, [sp, #8]
 8010a68:	1a54      	subs	r4, r2, r1
 8010a6a:	2c00      	cmp	r4, #0
 8010a6c:	f300 8295 	bgt.w	8010f9a <_vfiprintf_r+0x9d6>
 8010a70:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 8010a74:	9802      	ldr	r0, [sp, #8]
 8010a76:	4281      	cmp	r1, r0
 8010a78:	bfac      	ite	ge
 8010a7a:	1852      	addge	r2, r2, r1
 8010a7c:	1812      	addlt	r2, r2, r0
 8010a7e:	9205      	str	r2, [sp, #20]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	f040 81fe 	bne.w	8010e82 <_vfiprintf_r+0x8be>
 8010a86:	9908      	ldr	r1, [sp, #32]
 8010a88:	2300      	movs	r3, #0
 8010a8a:	9319      	str	r3, [sp, #100]	; 0x64
 8010a8c:	2900      	cmp	r1, #0
 8010a8e:	f000 8148 	beq.w	8010d22 <_vfiprintf_r+0x75e>
 8010a92:	4658      	mov	r0, fp
 8010a94:	f7fe fb44 	bl	800f120 <_free_r>
 8010a98:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010a9c:	e5d6      	b.n	801064c <_vfiprintf_r+0x88>
 8010a9e:	059c      	lsls	r4, r3, #22
 8010aa0:	f53f af61 	bmi.w	8010966 <_vfiprintf_r+0x3a2>
 8010aa4:	9c03      	ldr	r4, [sp, #12]
 8010aa6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010aa8:	f7fd fabe 	bl	800e028 <__retarget_lock_release_recursive>
 8010aac:	89a2      	ldrh	r2, [r4, #12]
 8010aae:	e75a      	b.n	8010966 <_vfiprintf_r+0x3a2>
 8010ab0:	06f0      	lsls	r0, r6, #27
 8010ab2:	9a07      	ldr	r2, [sp, #28]
 8010ab4:	f100 833e 	bmi.w	8011134 <_vfiprintf_r+0xb70>
 8010ab8:	0671      	lsls	r1, r6, #25
 8010aba:	f140 8338 	bpl.w	801112e <_vfiprintf_r+0xb6a>
 8010abe:	f932 3b04 	ldrsh.w	r3, [r2], #4
 8010ac2:	9207      	str	r2, [sp, #28]
 8010ac4:	17da      	asrs	r2, r3, #31
 8010ac6:	4611      	mov	r1, r2
 8010ac8:	e684      	b.n	80107d4 <_vfiprintf_r+0x210>
 8010aca:	f016 0310 	ands.w	r3, r6, #16
 8010ace:	9907      	ldr	r1, [sp, #28]
 8010ad0:	f040 8328 	bne.w	8011124 <_vfiprintf_r+0xb60>
 8010ad4:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 8010ad8:	f000 8320 	beq.w	801111c <_vfiprintf_r+0xb58>
 8010adc:	461a      	mov	r2, r3
 8010ade:	f851 3b04 	ldr.w	r3, [r1], #4
 8010ae2:	9107      	str	r1, [sp, #28]
 8010ae4:	b29b      	uxth	r3, r3
 8010ae6:	e6d3      	b.n	8010890 <_vfiprintf_r+0x2cc>
 8010ae8:	9b07      	ldr	r3, [sp, #28]
 8010aea:	461a      	mov	r2, r3
 8010aec:	2300      	movs	r3, #0
 8010aee:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8010af2:	4613      	mov	r3, r2
 8010af4:	f853 4b04 	ldr.w	r4, [r3], #4
 8010af8:	9302      	str	r3, [sp, #8]
 8010afa:	2c00      	cmp	r4, #0
 8010afc:	f000 842d 	beq.w	801135a <_vfiprintf_r+0xd96>
 8010b00:	2953      	cmp	r1, #83	; 0x53
 8010b02:	f000 838a 	beq.w	801121a <_vfiprintf_r+0xc56>
 8010b06:	f016 0510 	ands.w	r5, r6, #16
 8010b0a:	f040 8386 	bne.w	801121a <_vfiprintf_r+0xc56>
 8010b0e:	1c7b      	adds	r3, r7, #1
 8010b10:	f000 84cc 	beq.w	80114ac <_vfiprintf_r+0xee8>
 8010b14:	463a      	mov	r2, r7
 8010b16:	4629      	mov	r1, r5
 8010b18:	4620      	mov	r0, r4
 8010b1a:	f7ef fd11 	bl	8000540 <memchr>
 8010b1e:	9008      	str	r0, [sp, #32]
 8010b20:	2800      	cmp	r0, #0
 8010b22:	f000 84b8 	beq.w	8011496 <_vfiprintf_r+0xed2>
 8010b26:	1b03      	subs	r3, r0, r4
 8010b28:	9a02      	ldr	r2, [sp, #8]
 8010b2a:	9304      	str	r3, [sp, #16]
 8010b2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010b30:	462f      	mov	r7, r5
 8010b32:	9207      	str	r2, [sp, #28]
 8010b34:	9302      	str	r3, [sp, #8]
 8010b36:	9508      	str	r5, [sp, #32]
 8010b38:	e66d      	b.n	8010816 <_vfiprintf_r+0x252>
 8010b3a:	2943      	cmp	r1, #67	; 0x43
 8010b3c:	d002      	beq.n	8010b44 <_vfiprintf_r+0x580>
 8010b3e:	06f5      	lsls	r5, r6, #27
 8010b40:	f140 8352 	bpl.w	80111e8 <_vfiprintf_r+0xc24>
 8010b44:	9d07      	ldr	r5, [sp, #28]
 8010b46:	2208      	movs	r2, #8
 8010b48:	2100      	movs	r1, #0
 8010b4a:	a816      	add	r0, sp, #88	; 0x58
 8010b4c:	ac2b      	add	r4, sp, #172	; 0xac
 8010b4e:	f7fa ffd9 	bl	800bb04 <memset>
 8010b52:	ab16      	add	r3, sp, #88	; 0x58
 8010b54:	f855 2b04 	ldr.w	r2, [r5], #4
 8010b58:	4621      	mov	r1, r4
 8010b5a:	4658      	mov	r0, fp
 8010b5c:	f7fe ffb8 	bl	800fad0 <_wcrtomb_r>
 8010b60:	4603      	mov	r3, r0
 8010b62:	3301      	adds	r3, #1
 8010b64:	9004      	str	r0, [sp, #16]
 8010b66:	f000 84ce 	beq.w	8011506 <_vfiprintf_r+0xf42>
 8010b6a:	9b04      	ldr	r3, [sp, #16]
 8010b6c:	9507      	str	r5, [sp, #28]
 8010b6e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010b72:	9302      	str	r3, [sp, #8]
 8010b74:	2300      	movs	r3, #0
 8010b76:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8010b7a:	e706      	b.n	801098a <_vfiprintf_r+0x3c6>
 8010b7c:	9b07      	ldr	r3, [sp, #28]
 8010b7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b82:	9206      	str	r2, [sp, #24]
 8010b84:	2a00      	cmp	r2, #0
 8010b86:	f280 82bb 	bge.w	8011100 <_vfiprintf_r+0xb3c>
 8010b8a:	9a06      	ldr	r2, [sp, #24]
 8010b8c:	4252      	negs	r2, r2
 8010b8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010b92:	f898 1000 	ldrb.w	r1, [r8]
 8010b96:	f046 0604 	orr.w	r6, r6, #4
 8010b9a:	e57f      	b.n	801069c <_vfiprintf_r+0xd8>
 8010b9c:	f898 1000 	ldrb.w	r1, [r8]
 8010ba0:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 8010ba4:	e57a      	b.n	801069c <_vfiprintf_r+0xd8>
 8010ba6:	f898 1000 	ldrb.w	r1, [r8]
 8010baa:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 8010bae:	e575      	b.n	801069c <_vfiprintf_r+0xd8>
 8010bb0:	4642      	mov	r2, r8
 8010bb2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8010bb6:	292a      	cmp	r1, #42	; 0x2a
 8010bb8:	f000 84b0 	beq.w	801151c <_vfiprintf_r+0xf58>
 8010bbc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010bc0:	2b09      	cmp	r3, #9
 8010bc2:	4690      	mov	r8, r2
 8010bc4:	f04f 0700 	mov.w	r7, #0
 8010bc8:	f63f ad6a 	bhi.w	80106a0 <_vfiprintf_r+0xdc>
 8010bcc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8010bd0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8010bd4:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 8010bd8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010bdc:	2b09      	cmp	r3, #9
 8010bde:	d9f5      	bls.n	8010bcc <_vfiprintf_r+0x608>
 8010be0:	e55e      	b.n	80106a0 <_vfiprintf_r+0xdc>
 8010be2:	f898 1000 	ldrb.w	r1, [r8]
 8010be6:	f046 0601 	orr.w	r6, r6, #1
 8010bea:	e557      	b.n	801069c <_vfiprintf_r+0xd8>
 8010bec:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	f47f add8 	bne.w	80107a6 <_vfiprintf_r+0x1e2>
 8010bf6:	2320      	movs	r3, #32
 8010bf8:	f898 1000 	ldrb.w	r1, [r8]
 8010bfc:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8010c00:	e54c      	b.n	801069c <_vfiprintf_r+0xd8>
 8010c02:	f898 1000 	ldrb.w	r1, [r8]
 8010c06:	296c      	cmp	r1, #108	; 0x6c
 8010c08:	bf03      	ittte	eq
 8010c0a:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 8010c0e:	f046 0620 	orreq.w	r6, r6, #32
 8010c12:	f108 0801 	addeq.w	r8, r8, #1
 8010c16:	f046 0610 	orrne.w	r6, r6, #16
 8010c1a:	e53f      	b.n	801069c <_vfiprintf_r+0xd8>
 8010c1c:	f898 1000 	ldrb.w	r1, [r8]
 8010c20:	2968      	cmp	r1, #104	; 0x68
 8010c22:	bf03      	ittte	eq
 8010c24:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 8010c28:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 8010c2c:	f108 0801 	addeq.w	r8, r8, #1
 8010c30:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 8010c34:	e532      	b.n	801069c <_vfiprintf_r+0xd8>
 8010c36:	f046 0310 	orr.w	r3, r6, #16
 8010c3a:	9302      	str	r3, [sp, #8]
 8010c3c:	9b02      	ldr	r3, [sp, #8]
 8010c3e:	f013 0220 	ands.w	r2, r3, #32
 8010c42:	f000 8225 	beq.w	8011090 <_vfiprintf_r+0xacc>
 8010c46:	9b07      	ldr	r3, [sp, #28]
 8010c48:	3307      	adds	r3, #7
 8010c4a:	f023 0307 	bic.w	r3, r3, #7
 8010c4e:	4619      	mov	r1, r3
 8010c50:	685a      	ldr	r2, [r3, #4]
 8010c52:	f851 3b08 	ldr.w	r3, [r1], #8
 8010c56:	9107      	str	r1, [sp, #28]
 8010c58:	2101      	movs	r1, #1
 8010c5a:	e61d      	b.n	8010898 <_vfiprintf_r+0x2d4>
 8010c5c:	9a07      	ldr	r2, [sp, #28]
 8010c5e:	f046 0302 	orr.w	r3, r6, #2
 8010c62:	9302      	str	r3, [sp, #8]
 8010c64:	f852 3b04 	ldr.w	r3, [r2], #4
 8010c68:	9207      	str	r2, [sp, #28]
 8010c6a:	f647 0230 	movw	r2, #30768	; 0x7830
 8010c6e:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 8010c72:	4aa1      	ldr	r2, [pc, #644]	; (8010ef8 <_vfiprintf_r+0x934>)
 8010c74:	920b      	str	r2, [sp, #44]	; 0x2c
 8010c76:	2102      	movs	r1, #2
 8010c78:	2200      	movs	r2, #0
 8010c7a:	e60d      	b.n	8010898 <_vfiprintf_r+0x2d4>
 8010c7c:	06b7      	lsls	r7, r6, #26
 8010c7e:	f100 8267 	bmi.w	8011150 <_vfiprintf_r+0xb8c>
 8010c82:	06f5      	lsls	r5, r6, #27
 8010c84:	f100 8361 	bmi.w	801134a <_vfiprintf_r+0xd86>
 8010c88:	0674      	lsls	r4, r6, #25
 8010c8a:	f100 83ee 	bmi.w	801146a <_vfiprintf_r+0xea6>
 8010c8e:	05b0      	lsls	r0, r6, #22
 8010c90:	f140 835b 	bpl.w	801134a <_vfiprintf_r+0xd86>
 8010c94:	9b07      	ldr	r3, [sp, #28]
 8010c96:	9905      	ldr	r1, [sp, #20]
 8010c98:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c9c:	9307      	str	r3, [sp, #28]
 8010c9e:	7011      	strb	r1, [r2, #0]
 8010ca0:	e4d4      	b.n	801064c <_vfiprintf_r+0x88>
 8010ca2:	9602      	str	r6, [sp, #8]
 8010ca4:	2901      	cmp	r1, #1
 8010ca6:	f43f ada2 	beq.w	80107ee <_vfiprintf_r+0x22a>
 8010caa:	2902      	cmp	r1, #2
 8010cac:	ac44      	add	r4, sp, #272	; 0x110
 8010cae:	d111      	bne.n	8010cd4 <_vfiprintf_r+0x710>
 8010cb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010cb2:	f003 010f 	and.w	r1, r3, #15
 8010cb6:	091b      	lsrs	r3, r3, #4
 8010cb8:	5c41      	ldrb	r1, [r0, r1]
 8010cba:	f804 1d01 	strb.w	r1, [r4, #-1]!
 8010cbe:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8010cc2:	0912      	lsrs	r2, r2, #4
 8010cc4:	ea53 0102 	orrs.w	r1, r3, r2
 8010cc8:	d1f3      	bne.n	8010cb2 <_vfiprintf_r+0x6ee>
 8010cca:	9e02      	ldr	r6, [sp, #8]
 8010ccc:	ab44      	add	r3, sp, #272	; 0x110
 8010cce:	1b1b      	subs	r3, r3, r4
 8010cd0:	9304      	str	r3, [sp, #16]
 8010cd2:	e599      	b.n	8010808 <_vfiprintf_r+0x244>
 8010cd4:	f003 0107 	and.w	r1, r3, #7
 8010cd8:	08db      	lsrs	r3, r3, #3
 8010cda:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 8010cde:	08d2      	lsrs	r2, r2, #3
 8010ce0:	3130      	adds	r1, #48	; 0x30
 8010ce2:	ea53 0502 	orrs.w	r5, r3, r2
 8010ce6:	4620      	mov	r0, r4
 8010ce8:	f804 1d01 	strb.w	r1, [r4, #-1]!
 8010cec:	d1f2      	bne.n	8010cd4 <_vfiprintf_r+0x710>
 8010cee:	9e02      	ldr	r6, [sp, #8]
 8010cf0:	07f3      	lsls	r3, r6, #31
 8010cf2:	d5eb      	bpl.n	8010ccc <_vfiprintf_r+0x708>
 8010cf4:	2930      	cmp	r1, #48	; 0x30
 8010cf6:	d0e8      	beq.n	8010cca <_vfiprintf_r+0x706>
 8010cf8:	2330      	movs	r3, #48	; 0x30
 8010cfa:	3802      	subs	r0, #2
 8010cfc:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010d00:	ab44      	add	r3, sp, #272	; 0x110
 8010d02:	1a1b      	subs	r3, r3, r0
 8010d04:	9e02      	ldr	r6, [sp, #8]
 8010d06:	9304      	str	r3, [sp, #16]
 8010d08:	4604      	mov	r4, r0
 8010d0a:	e57d      	b.n	8010808 <_vfiprintf_r+0x244>
 8010d0c:	9b04      	ldr	r3, [sp, #16]
 8010d0e:	941b      	str	r4, [sp, #108]	; 0x6c
 8010d10:	2201      	movs	r2, #1
 8010d12:	931c      	str	r3, [sp, #112]	; 0x70
 8010d14:	931a      	str	r3, [sp, #104]	; 0x68
 8010d16:	9219      	str	r2, [sp, #100]	; 0x64
 8010d18:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010d1c:	f109 0908 	add.w	r9, r9, #8
 8010d20:	e69e      	b.n	8010a60 <_vfiprintf_r+0x49c>
 8010d22:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010d26:	e491      	b.n	801064c <_vfiprintf_r+0x88>
 8010d28:	9a06      	ldr	r2, [sp, #24]
 8010d2a:	9d02      	ldr	r5, [sp, #8]
 8010d2c:	1b55      	subs	r5, r2, r5
 8010d2e:	2d00      	cmp	r5, #0
 8010d30:	f77f ae78 	ble.w	8010a24 <_vfiprintf_r+0x460>
 8010d34:	2d10      	cmp	r5, #16
 8010d36:	f340 83d3 	ble.w	80114e0 <_vfiprintf_r+0xf1c>
 8010d3a:	4619      	mov	r1, r3
 8010d3c:	4643      	mov	r3, r8
 8010d3e:	9409      	str	r4, [sp, #36]	; 0x24
 8010d40:	46b8      	mov	r8, r7
 8010d42:	9c03      	ldr	r4, [sp, #12]
 8010d44:	4637      	mov	r7, r6
 8010d46:	465e      	mov	r6, fp
 8010d48:	469b      	mov	fp, r3
 8010d4a:	e007      	b.n	8010d5c <_vfiprintf_r+0x798>
 8010d4c:	f100 0c02 	add.w	ip, r0, #2
 8010d50:	f109 0908 	add.w	r9, r9, #8
 8010d54:	4610      	mov	r0, r2
 8010d56:	3d10      	subs	r5, #16
 8010d58:	2d10      	cmp	r5, #16
 8010d5a:	dd1f      	ble.n	8010d9c <_vfiprintf_r+0x7d8>
 8010d5c:	4b67      	ldr	r3, [pc, #412]	; (8010efc <_vfiprintf_r+0x938>)
 8010d5e:	f8c9 3000 	str.w	r3, [r9]
 8010d62:	1c42      	adds	r2, r0, #1
 8010d64:	3110      	adds	r1, #16
 8010d66:	2310      	movs	r3, #16
 8010d68:	2a07      	cmp	r2, #7
 8010d6a:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 8010d6e:	f8c9 3004 	str.w	r3, [r9, #4]
 8010d72:	ddeb      	ble.n	8010d4c <_vfiprintf_r+0x788>
 8010d74:	aa18      	add	r2, sp, #96	; 0x60
 8010d76:	2900      	cmp	r1, #0
 8010d78:	f000 808c 	beq.w	8010e94 <_vfiprintf_r+0x8d0>
 8010d7c:	4621      	mov	r1, r4
 8010d7e:	4630      	mov	r0, r6
 8010d80:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010d84:	f7ff fbe2 	bl	801054c <__sprint_r.part.0>
 8010d88:	2800      	cmp	r0, #0
 8010d8a:	f47f addb 	bne.w	8010944 <_vfiprintf_r+0x380>
 8010d8e:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 8010d92:	3d10      	subs	r5, #16
 8010d94:	2d10      	cmp	r5, #16
 8010d96:	f100 0c01 	add.w	ip, r0, #1
 8010d9a:	dcdf      	bgt.n	8010d5c <_vfiprintf_r+0x798>
 8010d9c:	465a      	mov	r2, fp
 8010d9e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8010da0:	46b3      	mov	fp, r6
 8010da2:	460b      	mov	r3, r1
 8010da4:	463e      	mov	r6, r7
 8010da6:	4647      	mov	r7, r8
 8010da8:	4690      	mov	r8, r2
 8010daa:	4a54      	ldr	r2, [pc, #336]	; (8010efc <_vfiprintf_r+0x938>)
 8010dac:	f8c9 5004 	str.w	r5, [r9, #4]
 8010db0:	442b      	add	r3, r5
 8010db2:	f1bc 0f07 	cmp.w	ip, #7
 8010db6:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 8010dba:	f8c9 2000 	str.w	r2, [r9]
 8010dbe:	f340 81a7 	ble.w	8011110 <_vfiprintf_r+0xb4c>
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	f000 832c 	beq.w	8011420 <_vfiprintf_r+0xe5c>
 8010dc8:	9903      	ldr	r1, [sp, #12]
 8010dca:	aa18      	add	r2, sp, #96	; 0x60
 8010dcc:	4658      	mov	r0, fp
 8010dce:	f7ff fbbd 	bl	801054c <__sprint_r.part.0>
 8010dd2:	2800      	cmp	r0, #0
 8010dd4:	f47f adb7 	bne.w	8010946 <_vfiprintf_r+0x382>
 8010dd8:	9a04      	ldr	r2, [sp, #16]
 8010dda:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8010dde:	1abd      	subs	r5, r7, r2
 8010de0:	2d00      	cmp	r5, #0
 8010de2:	f100 0101 	add.w	r1, r0, #1
 8010de6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010dea:	f77f ae20 	ble.w	8010a2e <_vfiprintf_r+0x46a>
 8010dee:	2d10      	cmp	r5, #16
 8010df0:	dd32      	ble.n	8010e58 <_vfiprintf_r+0x894>
 8010df2:	4619      	mov	r1, r3
 8010df4:	4643      	mov	r3, r8
 8010df6:	9409      	str	r4, [sp, #36]	; 0x24
 8010df8:	46b0      	mov	r8, r6
 8010dfa:	9c03      	ldr	r4, [sp, #12]
 8010dfc:	465e      	mov	r6, fp
 8010dfe:	2710      	movs	r7, #16
 8010e00:	469b      	mov	fp, r3
 8010e02:	e007      	b.n	8010e14 <_vfiprintf_r+0x850>
 8010e04:	f100 0c02 	add.w	ip, r0, #2
 8010e08:	f109 0908 	add.w	r9, r9, #8
 8010e0c:	4610      	mov	r0, r2
 8010e0e:	3d10      	subs	r5, #16
 8010e10:	2d10      	cmp	r5, #16
 8010e12:	dd1a      	ble.n	8010e4a <_vfiprintf_r+0x886>
 8010e14:	1c42      	adds	r2, r0, #1
 8010e16:	4b39      	ldr	r3, [pc, #228]	; (8010efc <_vfiprintf_r+0x938>)
 8010e18:	3110      	adds	r1, #16
 8010e1a:	2a07      	cmp	r2, #7
 8010e1c:	e9c9 3700 	strd	r3, r7, [r9]
 8010e20:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 8010e24:	ddee      	ble.n	8010e04 <_vfiprintf_r+0x840>
 8010e26:	aa18      	add	r2, sp, #96	; 0x60
 8010e28:	b329      	cbz	r1, 8010e76 <_vfiprintf_r+0x8b2>
 8010e2a:	4621      	mov	r1, r4
 8010e2c:	4630      	mov	r0, r6
 8010e2e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010e32:	f7ff fb8b 	bl	801054c <__sprint_r.part.0>
 8010e36:	2800      	cmp	r0, #0
 8010e38:	f47f ad84 	bne.w	8010944 <_vfiprintf_r+0x380>
 8010e3c:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 8010e40:	3d10      	subs	r5, #16
 8010e42:	2d10      	cmp	r5, #16
 8010e44:	f100 0c01 	add.w	ip, r0, #1
 8010e48:	dce4      	bgt.n	8010e14 <_vfiprintf_r+0x850>
 8010e4a:	465a      	mov	r2, fp
 8010e4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8010e4e:	460b      	mov	r3, r1
 8010e50:	46b3      	mov	fp, r6
 8010e52:	4661      	mov	r1, ip
 8010e54:	4646      	mov	r6, r8
 8010e56:	4690      	mov	r8, r2
 8010e58:	4a28      	ldr	r2, [pc, #160]	; (8010efc <_vfiprintf_r+0x938>)
 8010e5a:	f8c9 5004 	str.w	r5, [r9, #4]
 8010e5e:	442b      	add	r3, r5
 8010e60:	2907      	cmp	r1, #7
 8010e62:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 8010e66:	f8c9 2000 	str.w	r2, [r9]
 8010e6a:	f300 80f3 	bgt.w	8011054 <_vfiprintf_r+0xa90>
 8010e6e:	f109 0908 	add.w	r9, r9, #8
 8010e72:	3101      	adds	r1, #1
 8010e74:	e5db      	b.n	8010a2e <_vfiprintf_r+0x46a>
 8010e76:	f04f 0c01 	mov.w	ip, #1
 8010e7a:	4608      	mov	r0, r1
 8010e7c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010e80:	e7c5      	b.n	8010e0e <_vfiprintf_r+0x84a>
 8010e82:	9903      	ldr	r1, [sp, #12]
 8010e84:	aa18      	add	r2, sp, #96	; 0x60
 8010e86:	4658      	mov	r0, fp
 8010e88:	f7ff fb60 	bl	801054c <__sprint_r.part.0>
 8010e8c:	2800      	cmp	r0, #0
 8010e8e:	f43f adfa 	beq.w	8010a86 <_vfiprintf_r+0x4c2>
 8010e92:	e558      	b.n	8010946 <_vfiprintf_r+0x382>
 8010e94:	f04f 0c01 	mov.w	ip, #1
 8010e98:	4608      	mov	r0, r1
 8010e9a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010e9e:	e75a      	b.n	8010d56 <_vfiprintf_r+0x792>
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	f000 810c 	beq.w	80110be <_vfiprintf_r+0xafa>
 8010ea6:	9903      	ldr	r1, [sp, #12]
 8010ea8:	aa18      	add	r2, sp, #96	; 0x60
 8010eaa:	4658      	mov	r0, fp
 8010eac:	f7ff fb4e 	bl	801054c <__sprint_r.part.0>
 8010eb0:	2800      	cmp	r0, #0
 8010eb2:	f47f ad48 	bne.w	8010946 <_vfiprintf_r+0x382>
 8010eb6:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8010eba:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010ebe:	1c41      	adds	r1, r0, #1
 8010ec0:	e58e      	b.n	80109e0 <_vfiprintf_r+0x41c>
 8010ec2:	2302      	movs	r3, #2
 8010ec4:	aa11      	add	r2, sp, #68	; 0x44
 8010ec6:	931c      	str	r3, [sp, #112]	; 0x70
 8010ec8:	921b      	str	r2, [sp, #108]	; 0x6c
 8010eca:	2101      	movs	r1, #1
 8010ecc:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010ed0:	4608      	mov	r0, r1
 8010ed2:	f109 0908 	add.w	r9, r9, #8
 8010ed6:	1c41      	adds	r1, r0, #1
 8010ed8:	e5a0      	b.n	8010a1c <_vfiprintf_r+0x458>
 8010eda:	2d10      	cmp	r5, #16
 8010edc:	f340 82e2 	ble.w	80114a4 <_vfiprintf_r+0xee0>
 8010ee0:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	4643      	mov	r3, r8
 8010ee8:	940f      	str	r4, [sp, #60]	; 0x3c
 8010eea:	46b8      	mov	r8, r7
 8010eec:	9c03      	ldr	r4, [sp, #12]
 8010eee:	4637      	mov	r7, r6
 8010ef0:	465e      	mov	r6, fp
 8010ef2:	469b      	mov	fp, r3
 8010ef4:	e00c      	b.n	8010f10 <_vfiprintf_r+0x94c>
 8010ef6:	bf00      	nop
 8010ef8:	08012690 	.word	0x08012690
 8010efc:	08012954 	.word	0x08012954
 8010f00:	f101 0c02 	add.w	ip, r1, #2
 8010f04:	f109 0908 	add.w	r9, r9, #8
 8010f08:	4611      	mov	r1, r2
 8010f0a:	3d10      	subs	r5, #16
 8010f0c:	2d10      	cmp	r5, #16
 8010f0e:	dd1d      	ble.n	8010f4c <_vfiprintf_r+0x988>
 8010f10:	4bb2      	ldr	r3, [pc, #712]	; (80111dc <_vfiprintf_r+0xc18>)
 8010f12:	f8c9 3000 	str.w	r3, [r9]
 8010f16:	1c4a      	adds	r2, r1, #1
 8010f18:	3010      	adds	r0, #16
 8010f1a:	2310      	movs	r3, #16
 8010f1c:	2a07      	cmp	r2, #7
 8010f1e:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 8010f22:	f8c9 3004 	str.w	r3, [r9, #4]
 8010f26:	ddeb      	ble.n	8010f00 <_vfiprintf_r+0x93c>
 8010f28:	aa18      	add	r2, sp, #96	; 0x60
 8010f2a:	b330      	cbz	r0, 8010f7a <_vfiprintf_r+0x9b6>
 8010f2c:	4621      	mov	r1, r4
 8010f2e:	4630      	mov	r0, r6
 8010f30:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010f34:	f7ff fb0a 	bl	801054c <__sprint_r.part.0>
 8010f38:	2800      	cmp	r0, #0
 8010f3a:	f47f ad03 	bne.w	8010944 <_vfiprintf_r+0x380>
 8010f3e:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 8010f42:	3d10      	subs	r5, #16
 8010f44:	2d10      	cmp	r5, #16
 8010f46:	f101 0c01 	add.w	ip, r1, #1
 8010f4a:	dce1      	bgt.n	8010f10 <_vfiprintf_r+0x94c>
 8010f4c:	465a      	mov	r2, fp
 8010f4e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8010f50:	4603      	mov	r3, r0
 8010f52:	46b3      	mov	fp, r6
 8010f54:	4660      	mov	r0, ip
 8010f56:	463e      	mov	r6, r7
 8010f58:	4647      	mov	r7, r8
 8010f5a:	4690      	mov	r8, r2
 8010f5c:	4a9f      	ldr	r2, [pc, #636]	; (80111dc <_vfiprintf_r+0xc18>)
 8010f5e:	f8c9 5004 	str.w	r5, [r9, #4]
 8010f62:	442b      	add	r3, r5
 8010f64:	2807      	cmp	r0, #7
 8010f66:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 8010f6a:	f8c9 2000 	str.w	r2, [r9]
 8010f6e:	f300 80b6 	bgt.w	80110de <_vfiprintf_r+0xb1a>
 8010f72:	f109 0908 	add.w	r9, r9, #8
 8010f76:	1c41      	adds	r1, r0, #1
 8010f78:	e51e      	b.n	80109b8 <_vfiprintf_r+0x3f4>
 8010f7a:	4601      	mov	r1, r0
 8010f7c:	f04f 0c01 	mov.w	ip, #1
 8010f80:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010f84:	e7c1      	b.n	8010f0a <_vfiprintf_r+0x946>
 8010f86:	0776      	lsls	r6, r6, #29
 8010f88:	9319      	str	r3, [sp, #100]	; 0x64
 8010f8a:	d54a      	bpl.n	8011022 <_vfiprintf_r+0xa5e>
 8010f8c:	9a06      	ldr	r2, [sp, #24]
 8010f8e:	9902      	ldr	r1, [sp, #8]
 8010f90:	1a54      	subs	r4, r2, r1
 8010f92:	2c00      	cmp	r4, #0
 8010f94:	dd45      	ble.n	8011022 <_vfiprintf_r+0xa5e>
 8010f96:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010f9a:	2c10      	cmp	r4, #16
 8010f9c:	f340 829d 	ble.w	80114da <_vfiprintf_r+0xf16>
 8010fa0:	9919      	ldr	r1, [sp, #100]	; 0x64
 8010fa2:	9e03      	ldr	r6, [sp, #12]
 8010fa4:	2510      	movs	r5, #16
 8010fa6:	e006      	b.n	8010fb6 <_vfiprintf_r+0x9f2>
 8010fa8:	1c88      	adds	r0, r1, #2
 8010faa:	f109 0908 	add.w	r9, r9, #8
 8010fae:	4611      	mov	r1, r2
 8010fb0:	3c10      	subs	r4, #16
 8010fb2:	2c10      	cmp	r4, #16
 8010fb4:	dd1a      	ble.n	8010fec <_vfiprintf_r+0xa28>
 8010fb6:	1c4a      	adds	r2, r1, #1
 8010fb8:	4888      	ldr	r0, [pc, #544]	; (80111dc <_vfiprintf_r+0xc18>)
 8010fba:	3310      	adds	r3, #16
 8010fbc:	2a07      	cmp	r2, #7
 8010fbe:	e9c9 0500 	strd	r0, r5, [r9]
 8010fc2:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 8010fc6:	ddef      	ble.n	8010fa8 <_vfiprintf_r+0x9e4>
 8010fc8:	aa18      	add	r2, sp, #96	; 0x60
 8010fca:	b32b      	cbz	r3, 8011018 <_vfiprintf_r+0xa54>
 8010fcc:	4631      	mov	r1, r6
 8010fce:	4658      	mov	r0, fp
 8010fd0:	f7ff fabc 	bl	801054c <__sprint_r.part.0>
 8010fd4:	2800      	cmp	r0, #0
 8010fd6:	f47f acb6 	bne.w	8010946 <_vfiprintf_r+0x382>
 8010fda:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 8010fde:	3c10      	subs	r4, #16
 8010fe0:	2c10      	cmp	r4, #16
 8010fe2:	f101 0001 	add.w	r0, r1, #1
 8010fe6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010fea:	dce4      	bgt.n	8010fb6 <_vfiprintf_r+0x9f2>
 8010fec:	4a7b      	ldr	r2, [pc, #492]	; (80111dc <_vfiprintf_r+0xc18>)
 8010fee:	f8c9 4004 	str.w	r4, [r9, #4]
 8010ff2:	4423      	add	r3, r4
 8010ff4:	2807      	cmp	r0, #7
 8010ff6:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 8010ffa:	f8c9 2000 	str.w	r2, [r9]
 8010ffe:	f77f ad37 	ble.w	8010a70 <_vfiprintf_r+0x4ac>
 8011002:	b173      	cbz	r3, 8011022 <_vfiprintf_r+0xa5e>
 8011004:	9903      	ldr	r1, [sp, #12]
 8011006:	aa18      	add	r2, sp, #96	; 0x60
 8011008:	4658      	mov	r0, fp
 801100a:	f7ff fa9f 	bl	801054c <__sprint_r.part.0>
 801100e:	2800      	cmp	r0, #0
 8011010:	f47f ac99 	bne.w	8010946 <_vfiprintf_r+0x382>
 8011014:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8011016:	e52b      	b.n	8010a70 <_vfiprintf_r+0x4ac>
 8011018:	2001      	movs	r0, #1
 801101a:	4619      	mov	r1, r3
 801101c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011020:	e7c6      	b.n	8010fb0 <_vfiprintf_r+0x9ec>
 8011022:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8011026:	9902      	ldr	r1, [sp, #8]
 8011028:	428a      	cmp	r2, r1
 801102a:	bfac      	ite	ge
 801102c:	189b      	addge	r3, r3, r2
 801102e:	185b      	addlt	r3, r3, r1
 8011030:	9305      	str	r3, [sp, #20]
 8011032:	e528      	b.n	8010a86 <_vfiprintf_r+0x4c2>
 8011034:	9b03      	ldr	r3, [sp, #12]
 8011036:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 801103a:	058f      	lsls	r7, r1, #22
 801103c:	b28a      	uxth	r2, r1
 801103e:	f53f aae0 	bmi.w	8010602 <_vfiprintf_r+0x3e>
 8011042:	461d      	mov	r5, r3
 8011044:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011046:	f7fc ffed 	bl	800e024 <__retarget_lock_acquire_recursive>
 801104a:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 801104e:	b28a      	uxth	r2, r1
 8011050:	f7ff bad7 	b.w	8010602 <_vfiprintf_r+0x3e>
 8011054:	2b00      	cmp	r3, #0
 8011056:	f43f ae59 	beq.w	8010d0c <_vfiprintf_r+0x748>
 801105a:	9903      	ldr	r1, [sp, #12]
 801105c:	aa18      	add	r2, sp, #96	; 0x60
 801105e:	4658      	mov	r0, fp
 8011060:	f7ff fa74 	bl	801054c <__sprint_r.part.0>
 8011064:	2800      	cmp	r0, #0
 8011066:	f47f ac6e 	bne.w	8010946 <_vfiprintf_r+0x382>
 801106a:	9919      	ldr	r1, [sp, #100]	; 0x64
 801106c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801106e:	3101      	adds	r1, #1
 8011070:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011074:	e4db      	b.n	8010a2e <_vfiprintf_r+0x46a>
 8011076:	9219      	str	r2, [sp, #100]	; 0x64
 8011078:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801107c:	e44f      	b.n	801091e <_vfiprintf_r+0x35a>
 801107e:	2f00      	cmp	r7, #0
 8011080:	f47f abba 	bne.w	80107f8 <_vfiprintf_r+0x234>
 8011084:	9e02      	ldr	r6, [sp, #8]
 8011086:	2700      	movs	r7, #0
 8011088:	9704      	str	r7, [sp, #16]
 801108a:	ac44      	add	r4, sp, #272	; 0x110
 801108c:	f7ff bbbc 	b.w	8010808 <_vfiprintf_r+0x244>
 8011090:	9b02      	ldr	r3, [sp, #8]
 8011092:	f013 0310 	ands.w	r3, r3, #16
 8011096:	d154      	bne.n	8011142 <_vfiprintf_r+0xb7e>
 8011098:	9a02      	ldr	r2, [sp, #8]
 801109a:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 801109e:	f000 8167 	beq.w	8011370 <_vfiprintf_r+0xdac>
 80110a2:	9907      	ldr	r1, [sp, #28]
 80110a4:	461a      	mov	r2, r3
 80110a6:	f851 3b04 	ldr.w	r3, [r1], #4
 80110aa:	9107      	str	r1, [sp, #28]
 80110ac:	b29b      	uxth	r3, r3
 80110ae:	2101      	movs	r1, #1
 80110b0:	f7ff bbf2 	b.w	8010898 <_vfiprintf_r+0x2d4>
 80110b4:	2101      	movs	r1, #1
 80110b6:	4618      	mov	r0, r3
 80110b8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 80110bc:	e4ae      	b.n	8010a1c <_vfiprintf_r+0x458>
 80110be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80110c0:	2a00      	cmp	r2, #0
 80110c2:	d15e      	bne.n	8011182 <_vfiprintf_r+0xbbe>
 80110c4:	4618      	mov	r0, r3
 80110c6:	2101      	movs	r1, #1
 80110c8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 80110cc:	e4a6      	b.n	8010a1c <_vfiprintf_r+0x458>
 80110ce:	425b      	negs	r3, r3
 80110d0:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 80110d4:	9602      	str	r6, [sp, #8]
 80110d6:	202d      	movs	r0, #45	; 0x2d
 80110d8:	2101      	movs	r1, #1
 80110da:	f7ff bbde 	b.w	801089a <_vfiprintf_r+0x2d6>
 80110de:	2b00      	cmp	r3, #0
 80110e0:	f000 808d 	beq.w	80111fe <_vfiprintf_r+0xc3a>
 80110e4:	9903      	ldr	r1, [sp, #12]
 80110e6:	aa18      	add	r2, sp, #96	; 0x60
 80110e8:	4658      	mov	r0, fp
 80110ea:	f7ff fa2f 	bl	801054c <__sprint_r.part.0>
 80110ee:	2800      	cmp	r0, #0
 80110f0:	f47f ac29 	bne.w	8010946 <_vfiprintf_r+0x382>
 80110f4:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 80110f8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 80110fc:	1c41      	adds	r1, r0, #1
 80110fe:	e45b      	b.n	80109b8 <_vfiprintf_r+0x3f4>
 8011100:	f898 1000 	ldrb.w	r1, [r8]
 8011104:	9307      	str	r3, [sp, #28]
 8011106:	f7ff bac9 	b.w	801069c <_vfiprintf_r+0xd8>
 801110a:	ac44      	add	r4, sp, #272	; 0x110
 801110c:	f7ff bb7c 	b.w	8010808 <_vfiprintf_r+0x244>
 8011110:	f109 0908 	add.w	r9, r9, #8
 8011114:	f10c 0101 	add.w	r1, ip, #1
 8011118:	4660      	mov	r0, ip
 801111a:	e483      	b.n	8010a24 <_vfiprintf_r+0x460>
 801111c:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 8011120:	f040 8191 	bne.w	8011446 <_vfiprintf_r+0xe82>
 8011124:	f851 3b04 	ldr.w	r3, [r1], #4
 8011128:	9107      	str	r1, [sp, #28]
 801112a:	f7ff bbb1 	b.w	8010890 <_vfiprintf_r+0x2cc>
 801112e:	05b3      	lsls	r3, r6, #22
 8011130:	f100 8182 	bmi.w	8011438 <_vfiprintf_r+0xe74>
 8011134:	f852 3b04 	ldr.w	r3, [r2], #4
 8011138:	9207      	str	r2, [sp, #28]
 801113a:	17da      	asrs	r2, r3, #31
 801113c:	4611      	mov	r1, r2
 801113e:	f7ff bb49 	b.w	80107d4 <_vfiprintf_r+0x210>
 8011142:	9907      	ldr	r1, [sp, #28]
 8011144:	f851 3b04 	ldr.w	r3, [r1], #4
 8011148:	9107      	str	r1, [sp, #28]
 801114a:	2101      	movs	r1, #1
 801114c:	f7ff bba4 	b.w	8010898 <_vfiprintf_r+0x2d4>
 8011150:	9b07      	ldr	r3, [sp, #28]
 8011152:	9805      	ldr	r0, [sp, #20]
 8011154:	f853 1b04 	ldr.w	r1, [r3], #4
 8011158:	9307      	str	r3, [sp, #28]
 801115a:	17c2      	asrs	r2, r0, #31
 801115c:	e9c1 0200 	strd	r0, r2, [r1]
 8011160:	f7ff ba74 	b.w	801064c <_vfiprintf_r+0x88>
 8011164:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011166:	2b00      	cmp	r3, #0
 8011168:	f43f ab1d 	beq.w	80107a6 <_vfiprintf_r+0x1e2>
 801116c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	2b00      	cmp	r3, #0
 8011172:	f43f ab18 	beq.w	80107a6 <_vfiprintf_r+0x1e2>
 8011176:	f898 1000 	ldrb.w	r1, [r8]
 801117a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 801117e:	f7ff ba8d 	b.w	801069c <_vfiprintf_r+0xd8>
 8011182:	2302      	movs	r3, #2
 8011184:	aa11      	add	r2, sp, #68	; 0x44
 8011186:	931c      	str	r3, [sp, #112]	; 0x70
 8011188:	921b      	str	r2, [sp, #108]	; 0x6c
 801118a:	2001      	movs	r0, #1
 801118c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011190:	e69f      	b.n	8010ed2 <_vfiprintf_r+0x90e>
 8011192:	9602      	str	r6, [sp, #8]
 8011194:	e552      	b.n	8010c3c <_vfiprintf_r+0x678>
 8011196:	4b12      	ldr	r3, [pc, #72]	; (80111e0 <_vfiprintf_r+0xc1c>)
 8011198:	930b      	str	r3, [sp, #44]	; 0x2c
 801119a:	f016 0220 	ands.w	r2, r6, #32
 801119e:	d05f      	beq.n	8011260 <_vfiprintf_r+0xc9c>
 80111a0:	9b07      	ldr	r3, [sp, #28]
 80111a2:	3307      	adds	r3, #7
 80111a4:	f023 0307 	bic.w	r3, r3, #7
 80111a8:	4618      	mov	r0, r3
 80111aa:	685a      	ldr	r2, [r3, #4]
 80111ac:	f850 3b08 	ldr.w	r3, [r0], #8
 80111b0:	9007      	str	r0, [sp, #28]
 80111b2:	07f4      	lsls	r4, r6, #31
 80111b4:	d509      	bpl.n	80111ca <_vfiprintf_r+0xc06>
 80111b6:	ea53 0002 	orrs.w	r0, r3, r2
 80111ba:	d006      	beq.n	80111ca <_vfiprintf_r+0xc06>
 80111bc:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 80111c0:	2130      	movs	r1, #48	; 0x30
 80111c2:	f046 0602 	orr.w	r6, r6, #2
 80111c6:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 80111ca:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 80111ce:	9102      	str	r1, [sp, #8]
 80111d0:	2102      	movs	r1, #2
 80111d2:	f7ff bb61 	b.w	8010898 <_vfiprintf_r+0x2d4>
 80111d6:	4b03      	ldr	r3, [pc, #12]	; (80111e4 <_vfiprintf_r+0xc20>)
 80111d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80111da:	e7de      	b.n	801119a <_vfiprintf_r+0xbd6>
 80111dc:	08012944 	.word	0x08012944
 80111e0:	08012690 	.word	0x08012690
 80111e4:	080126a4 	.word	0x080126a4
 80111e8:	9b07      	ldr	r3, [sp, #28]
 80111ea:	2101      	movs	r1, #1
 80111ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80111f0:	9102      	str	r1, [sp, #8]
 80111f2:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 80111f6:	9307      	str	r3, [sp, #28]
 80111f8:	9104      	str	r1, [sp, #16]
 80111fa:	ac2b      	add	r4, sp, #172	; 0xac
 80111fc:	e4ba      	b.n	8010b74 <_vfiprintf_r+0x5b0>
 80111fe:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 8011202:	2a00      	cmp	r2, #0
 8011204:	f040 8126 	bne.w	8011454 <_vfiprintf_r+0xe90>
 8011208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801120a:	2a00      	cmp	r2, #0
 801120c:	f47f ae59 	bne.w	8010ec2 <_vfiprintf_r+0x8fe>
 8011210:	4618      	mov	r0, r3
 8011212:	2101      	movs	r1, #1
 8011214:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011218:	e404      	b.n	8010a24 <_vfiprintf_r+0x460>
 801121a:	2100      	movs	r1, #0
 801121c:	2208      	movs	r2, #8
 801121e:	a816      	add	r0, sp, #88	; 0x58
 8011220:	9413      	str	r4, [sp, #76]	; 0x4c
 8011222:	f7fa fc6f 	bl	800bb04 <memset>
 8011226:	1c79      	adds	r1, r7, #1
 8011228:	f000 80b2 	beq.w	8011390 <_vfiprintf_r+0xdcc>
 801122c:	2500      	movs	r5, #0
 801122e:	9407      	str	r4, [sp, #28]
 8011230:	462c      	mov	r4, r5
 8011232:	e00c      	b.n	801124e <_vfiprintf_r+0xc8a>
 8011234:	a92b      	add	r1, sp, #172	; 0xac
 8011236:	4658      	mov	r0, fp
 8011238:	f7fe fc4a 	bl	800fad0 <_wcrtomb_r>
 801123c:	1c42      	adds	r2, r0, #1
 801123e:	4420      	add	r0, r4
 8011240:	f000 8161 	beq.w	8011506 <_vfiprintf_r+0xf42>
 8011244:	42b8      	cmp	r0, r7
 8011246:	dc08      	bgt.n	801125a <_vfiprintf_r+0xc96>
 8011248:	f000 8165 	beq.w	8011516 <_vfiprintf_r+0xf52>
 801124c:	4604      	mov	r4, r0
 801124e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011250:	5952      	ldr	r2, [r2, r5]
 8011252:	ab16      	add	r3, sp, #88	; 0x58
 8011254:	3504      	adds	r5, #4
 8011256:	2a00      	cmp	r2, #0
 8011258:	d1ec      	bne.n	8011234 <_vfiprintf_r+0xc70>
 801125a:	9404      	str	r4, [sp, #16]
 801125c:	9c07      	ldr	r4, [sp, #28]
 801125e:	e0a5      	b.n	80113ac <_vfiprintf_r+0xde8>
 8011260:	f016 0310 	ands.w	r3, r6, #16
 8011264:	9807      	ldr	r0, [sp, #28]
 8011266:	d10c      	bne.n	8011282 <_vfiprintf_r+0xcbe>
 8011268:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 801126c:	d005      	beq.n	801127a <_vfiprintf_r+0xcb6>
 801126e:	461a      	mov	r2, r3
 8011270:	f850 3b04 	ldr.w	r3, [r0], #4
 8011274:	9007      	str	r0, [sp, #28]
 8011276:	b29b      	uxth	r3, r3
 8011278:	e79b      	b.n	80111b2 <_vfiprintf_r+0xbee>
 801127a:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 801127e:	f040 80d5 	bne.w	801142c <_vfiprintf_r+0xe68>
 8011282:	f850 3b04 	ldr.w	r3, [r0], #4
 8011286:	9007      	str	r0, [sp, #28]
 8011288:	e793      	b.n	80111b2 <_vfiprintf_r+0xbee>
 801128a:	9902      	ldr	r1, [sp, #8]
 801128c:	f8cd 8020 	str.w	r8, [sp, #32]
 8011290:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 8011294:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8011298:	9704      	str	r7, [sp, #16]
 801129a:	f04f 0c00 	mov.w	ip, #0
 801129e:	ac44      	add	r4, sp, #272	; 0x110
 80112a0:	e005      	b.n	80112ae <_vfiprintf_r+0xcea>
 80112a2:	2b0a      	cmp	r3, #10
 80112a4:	f172 0200 	sbcs.w	r2, r2, #0
 80112a8:	d336      	bcc.n	8011318 <_vfiprintf_r+0xd54>
 80112aa:	463b      	mov	r3, r7
 80112ac:	462a      	mov	r2, r5
 80112ae:	f8df e290 	ldr.w	lr, [pc, #656]	; 8011540 <_vfiprintf_r+0xf7c>
 80112b2:	1899      	adds	r1, r3, r2
 80112b4:	f141 0100 	adc.w	r1, r1, #0
 80112b8:	fbae 0501 	umull	r0, r5, lr, r1
 80112bc:	f025 0003 	bic.w	r0, r5, #3
 80112c0:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 80112c4:	1a09      	subs	r1, r1, r0
 80112c6:	1a58      	subs	r0, r3, r1
 80112c8:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 80112cc:	f162 0700 	sbc.w	r7, r2, #0
 80112d0:	fb05 f500 	mul.w	r5, r5, r0
 80112d4:	fb0e 5507 	mla	r5, lr, r7, r5
 80112d8:	fba0 700e 	umull	r7, r0, r0, lr
 80112dc:	4405      	add	r5, r0
 80112de:	f007 0e01 	and.w	lr, r7, #1
 80112e2:	2005      	movs	r0, #5
 80112e4:	fbae 0e00 	umull	r0, lr, lr, r0
 80112e8:	1840      	adds	r0, r0, r1
 80112ea:	087f      	lsrs	r7, r7, #1
 80112ec:	3030      	adds	r0, #48	; 0x30
 80112ee:	f804 0c01 	strb.w	r0, [r4, #-1]
 80112f2:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 80112f6:	f10c 0c01 	add.w	ip, ip, #1
 80112fa:	3c01      	subs	r4, #1
 80112fc:	086d      	lsrs	r5, r5, #1
 80112fe:	2e00      	cmp	r6, #0
 8011300:	d0cf      	beq.n	80112a2 <_vfiprintf_r+0xcde>
 8011302:	f898 1000 	ldrb.w	r1, [r8]
 8011306:	4561      	cmp	r1, ip
 8011308:	d1cb      	bne.n	80112a2 <_vfiprintf_r+0xcde>
 801130a:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 801130e:	d0c8      	beq.n	80112a2 <_vfiprintf_r+0xcde>
 8011310:	2b0a      	cmp	r3, #10
 8011312:	f172 0200 	sbcs.w	r2, r2, #0
 8011316:	d26c      	bcs.n	80113f2 <_vfiprintf_r+0xe2e>
 8011318:	ab44      	add	r3, sp, #272	; 0x110
 801131a:	1b1b      	subs	r3, r3, r4
 801131c:	9f04      	ldr	r7, [sp, #16]
 801131e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8011322:	9e02      	ldr	r6, [sp, #8]
 8011324:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011328:	9304      	str	r3, [sp, #16]
 801132a:	f7ff ba6d 	b.w	8010808 <_vfiprintf_r+0x244>
 801132e:	9602      	str	r6, [sp, #8]
 8011330:	f7ff ba5d 	b.w	80107ee <_vfiprintf_r+0x22a>
 8011334:	4658      	mov	r0, fp
 8011336:	f7fc fda1 	bl	800de7c <__sinit>
 801133a:	f7ff b95a 	b.w	80105f2 <_vfiprintf_r+0x2e>
 801133e:	2901      	cmp	r1, #1
 8011340:	9602      	str	r6, [sp, #8]
 8011342:	f47f acb2 	bne.w	8010caa <_vfiprintf_r+0x6e6>
 8011346:	f7ff ba57 	b.w	80107f8 <_vfiprintf_r+0x234>
 801134a:	9b07      	ldr	r3, [sp, #28]
 801134c:	9905      	ldr	r1, [sp, #20]
 801134e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011352:	6011      	str	r1, [r2, #0]
 8011354:	9307      	str	r3, [sp, #28]
 8011356:	f7ff b979 	b.w	801064c <_vfiprintf_r+0x88>
 801135a:	2f06      	cmp	r7, #6
 801135c:	463b      	mov	r3, r7
 801135e:	9a02      	ldr	r2, [sp, #8]
 8011360:	4c78      	ldr	r4, [pc, #480]	; (8011544 <_vfiprintf_r+0xf80>)
 8011362:	9207      	str	r2, [sp, #28]
 8011364:	bf28      	it	cs
 8011366:	2306      	movcs	r3, #6
 8011368:	9304      	str	r3, [sp, #16]
 801136a:	9302      	str	r3, [sp, #8]
 801136c:	f7ff bb0d 	b.w	801098a <_vfiprintf_r+0x3c6>
 8011370:	9b02      	ldr	r3, [sp, #8]
 8011372:	9907      	ldr	r1, [sp, #28]
 8011374:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 8011378:	bf14      	ite	ne
 801137a:	f851 3b04 	ldrne.w	r3, [r1], #4
 801137e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8011382:	9107      	str	r1, [sp, #28]
 8011384:	bf1c      	itt	ne
 8011386:	4602      	movne	r2, r0
 8011388:	b2db      	uxtbne	r3, r3
 801138a:	2101      	movs	r1, #1
 801138c:	f7ff ba84 	b.w	8010898 <_vfiprintf_r+0x2d4>
 8011390:	ab16      	add	r3, sp, #88	; 0x58
 8011392:	9300      	str	r3, [sp, #0]
 8011394:	2300      	movs	r3, #0
 8011396:	4619      	mov	r1, r3
 8011398:	aa13      	add	r2, sp, #76	; 0x4c
 801139a:	4658      	mov	r0, fp
 801139c:	f7fe fbbe 	bl	800fb1c <_wcsrtombs_r>
 80113a0:	4603      	mov	r3, r0
 80113a2:	3301      	adds	r3, #1
 80113a4:	9004      	str	r0, [sp, #16]
 80113a6:	f000 80ae 	beq.w	8011506 <_vfiprintf_r+0xf42>
 80113aa:	9413      	str	r4, [sp, #76]	; 0x4c
 80113ac:	9b04      	ldr	r3, [sp, #16]
 80113ae:	b37b      	cbz	r3, 8011410 <_vfiprintf_r+0xe4c>
 80113b0:	2b63      	cmp	r3, #99	; 0x63
 80113b2:	dc62      	bgt.n	801147a <_vfiprintf_r+0xeb6>
 80113b4:	2300      	movs	r3, #0
 80113b6:	9308      	str	r3, [sp, #32]
 80113b8:	ac2b      	add	r4, sp, #172	; 0xac
 80113ba:	2208      	movs	r2, #8
 80113bc:	2100      	movs	r1, #0
 80113be:	a816      	add	r0, sp, #88	; 0x58
 80113c0:	f7fa fba0 	bl	800bb04 <memset>
 80113c4:	9d04      	ldr	r5, [sp, #16]
 80113c6:	ab16      	add	r3, sp, #88	; 0x58
 80113c8:	9300      	str	r3, [sp, #0]
 80113ca:	aa13      	add	r2, sp, #76	; 0x4c
 80113cc:	462b      	mov	r3, r5
 80113ce:	4621      	mov	r1, r4
 80113d0:	4658      	mov	r0, fp
 80113d2:	f7fe fba3 	bl	800fb1c <_wcsrtombs_r>
 80113d6:	4285      	cmp	r5, r0
 80113d8:	f040 80ab 	bne.w	8011532 <_vfiprintf_r+0xf6e>
 80113dc:	9b02      	ldr	r3, [sp, #8]
 80113de:	9a04      	ldr	r2, [sp, #16]
 80113e0:	9307      	str	r3, [sp, #28]
 80113e2:	2300      	movs	r3, #0
 80113e4:	54a3      	strb	r3, [r4, r2]
 80113e6:	461f      	mov	r7, r3
 80113e8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80113ec:	9302      	str	r3, [sp, #8]
 80113ee:	f7ff ba12 	b.w	8010816 <_vfiprintf_r+0x252>
 80113f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80113f4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80113f6:	1ae4      	subs	r4, r4, r3
 80113f8:	461a      	mov	r2, r3
 80113fa:	4620      	mov	r0, r4
 80113fc:	f7fc fdd2 	bl	800dfa4 <strncpy>
 8011400:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011404:	b10b      	cbz	r3, 801140a <_vfiprintf_r+0xe46>
 8011406:	f108 0801 	add.w	r8, r8, #1
 801140a:	f04f 0c00 	mov.w	ip, #0
 801140e:	e74c      	b.n	80112aa <_vfiprintf_r+0xce6>
 8011410:	9b02      	ldr	r3, [sp, #8]
 8011412:	9307      	str	r3, [sp, #28]
 8011414:	9b04      	ldr	r3, [sp, #16]
 8011416:	9302      	str	r3, [sp, #8]
 8011418:	461f      	mov	r7, r3
 801141a:	9308      	str	r3, [sp, #32]
 801141c:	f7ff b9fb 	b.w	8010816 <_vfiprintf_r+0x252>
 8011420:	2101      	movs	r1, #1
 8011422:	4618      	mov	r0, r3
 8011424:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011428:	f7ff bafc 	b.w	8010a24 <_vfiprintf_r+0x460>
 801142c:	f850 3b04 	ldr.w	r3, [r0], #4
 8011430:	9007      	str	r0, [sp, #28]
 8011432:	4622      	mov	r2, r4
 8011434:	b2db      	uxtb	r3, r3
 8011436:	e6bc      	b.n	80111b2 <_vfiprintf_r+0xbee>
 8011438:	f912 3b04 	ldrsb.w	r3, [r2], #4
 801143c:	9207      	str	r2, [sp, #28]
 801143e:	17da      	asrs	r2, r3, #31
 8011440:	4611      	mov	r1, r2
 8011442:	f7ff b9c7 	b.w	80107d4 <_vfiprintf_r+0x210>
 8011446:	f851 3b04 	ldr.w	r3, [r1], #4
 801144a:	9107      	str	r1, [sp, #28]
 801144c:	4602      	mov	r2, r0
 801144e:	b2db      	uxtb	r3, r3
 8011450:	f7ff ba1e 	b.w	8010890 <_vfiprintf_r+0x2cc>
 8011454:	2301      	movs	r3, #1
 8011456:	931c      	str	r3, [sp, #112]	; 0x70
 8011458:	2101      	movs	r1, #1
 801145a:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 801145e:	931b      	str	r3, [sp, #108]	; 0x6c
 8011460:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011464:	460b      	mov	r3, r1
 8011466:	f7ff bab7 	b.w	80109d8 <_vfiprintf_r+0x414>
 801146a:	9b07      	ldr	r3, [sp, #28]
 801146c:	9905      	ldr	r1, [sp, #20]
 801146e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011472:	9307      	str	r3, [sp, #28]
 8011474:	8011      	strh	r1, [r2, #0]
 8011476:	f7ff b8e9 	b.w	801064c <_vfiprintf_r+0x88>
 801147a:	1c59      	adds	r1, r3, #1
 801147c:	4658      	mov	r0, fp
 801147e:	f7fa fbd9 	bl	800bc34 <_malloc_r>
 8011482:	4604      	mov	r4, r0
 8011484:	2800      	cmp	r0, #0
 8011486:	d03e      	beq.n	8011506 <_vfiprintf_r+0xf42>
 8011488:	9008      	str	r0, [sp, #32]
 801148a:	e796      	b.n	80113ba <_vfiprintf_r+0xdf6>
 801148c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 801148e:	f7fc fdcb 	bl	800e028 <__retarget_lock_release_recursive>
 8011492:	f7ff b9e3 	b.w	801085c <_vfiprintf_r+0x298>
 8011496:	9b02      	ldr	r3, [sp, #8]
 8011498:	9704      	str	r7, [sp, #16]
 801149a:	9702      	str	r7, [sp, #8]
 801149c:	9307      	str	r3, [sp, #28]
 801149e:	9f08      	ldr	r7, [sp, #32]
 80114a0:	f7ff b9b9 	b.w	8010816 <_vfiprintf_r+0x252>
 80114a4:	9819      	ldr	r0, [sp, #100]	; 0x64
 80114a6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80114a8:	3001      	adds	r0, #1
 80114aa:	e557      	b.n	8010f5c <_vfiprintf_r+0x998>
 80114ac:	9b02      	ldr	r3, [sp, #8]
 80114ae:	9307      	str	r3, [sp, #28]
 80114b0:	4620      	mov	r0, r4
 80114b2:	f7ef f8a5 	bl	8000600 <strlen>
 80114b6:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80114ba:	462f      	mov	r7, r5
 80114bc:	9004      	str	r0, [sp, #16]
 80114be:	9302      	str	r3, [sp, #8]
 80114c0:	9508      	str	r5, [sp, #32]
 80114c2:	f7ff b9a8 	b.w	8010816 <_vfiprintf_r+0x252>
 80114c6:	9903      	ldr	r1, [sp, #12]
 80114c8:	aa18      	add	r2, sp, #96	; 0x60
 80114ca:	4658      	mov	r0, fp
 80114cc:	f7ff f83e 	bl	801054c <__sprint_r.part.0>
 80114d0:	2800      	cmp	r0, #0
 80114d2:	f43f aa2e 	beq.w	8010932 <_vfiprintf_r+0x36e>
 80114d6:	f7ff ba3c 	b.w	8010952 <_vfiprintf_r+0x38e>
 80114da:	9819      	ldr	r0, [sp, #100]	; 0x64
 80114dc:	3001      	adds	r0, #1
 80114de:	e585      	b.n	8010fec <_vfiprintf_r+0xa28>
 80114e0:	468c      	mov	ip, r1
 80114e2:	e462      	b.n	8010daa <_vfiprintf_r+0x7e6>
 80114e4:	9b03      	ldr	r3, [sp, #12]
 80114e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80114e8:	07d9      	lsls	r1, r3, #31
 80114ea:	d407      	bmi.n	80114fc <_vfiprintf_r+0xf38>
 80114ec:	9b03      	ldr	r3, [sp, #12]
 80114ee:	899b      	ldrh	r3, [r3, #12]
 80114f0:	059a      	lsls	r2, r3, #22
 80114f2:	d403      	bmi.n	80114fc <_vfiprintf_r+0xf38>
 80114f4:	9b03      	ldr	r3, [sp, #12]
 80114f6:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80114f8:	f7fc fd96 	bl	800e028 <__retarget_lock_release_recursive>
 80114fc:	f04f 33ff 	mov.w	r3, #4294967295
 8011500:	9305      	str	r3, [sp, #20]
 8011502:	f7ff ba33 	b.w	801096c <_vfiprintf_r+0x3a8>
 8011506:	9a03      	ldr	r2, [sp, #12]
 8011508:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 801150c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011510:	8193      	strh	r3, [r2, #12]
 8011512:	f7ff ba21 	b.w	8010958 <_vfiprintf_r+0x394>
 8011516:	9c07      	ldr	r4, [sp, #28]
 8011518:	9704      	str	r7, [sp, #16]
 801151a:	e747      	b.n	80113ac <_vfiprintf_r+0xde8>
 801151c:	9b07      	ldr	r3, [sp, #28]
 801151e:	f898 1001 	ldrb.w	r1, [r8, #1]
 8011522:	f853 7b04 	ldr.w	r7, [r3], #4
 8011526:	9307      	str	r3, [sp, #28]
 8011528:	4690      	mov	r8, r2
 801152a:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 801152e:	f7ff b8b5 	b.w	801069c <_vfiprintf_r+0xd8>
 8011532:	9a03      	ldr	r2, [sp, #12]
 8011534:	8993      	ldrh	r3, [r2, #12]
 8011536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801153a:	8193      	strh	r3, [r2, #12]
 801153c:	f7ff ba03 	b.w	8010946 <_vfiprintf_r+0x382>
 8011540:	cccccccd 	.word	0xcccccccd
 8011544:	080126b8 	.word	0x080126b8

08011548 <__sbprintf>:
 8011548:	b5f0      	push	{r4, r5, r6, r7, lr}
 801154a:	461f      	mov	r7, r3
 801154c:	898b      	ldrh	r3, [r1, #12]
 801154e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8011552:	f023 0302 	bic.w	r3, r3, #2
 8011556:	f8ad 300c 	strh.w	r3, [sp, #12]
 801155a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801155c:	9319      	str	r3, [sp, #100]	; 0x64
 801155e:	89cb      	ldrh	r3, [r1, #14]
 8011560:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011564:	69cb      	ldr	r3, [r1, #28]
 8011566:	9307      	str	r3, [sp, #28]
 8011568:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801156a:	9309      	str	r3, [sp, #36]	; 0x24
 801156c:	ab1a      	add	r3, sp, #104	; 0x68
 801156e:	9300      	str	r3, [sp, #0]
 8011570:	9304      	str	r3, [sp, #16]
 8011572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011576:	4615      	mov	r5, r2
 8011578:	4606      	mov	r6, r0
 801157a:	9302      	str	r3, [sp, #8]
 801157c:	9305      	str	r3, [sp, #20]
 801157e:	a816      	add	r0, sp, #88	; 0x58
 8011580:	2300      	movs	r3, #0
 8011582:	460c      	mov	r4, r1
 8011584:	9306      	str	r3, [sp, #24]
 8011586:	f7fc fd49 	bl	800e01c <__retarget_lock_init_recursive>
 801158a:	462a      	mov	r2, r5
 801158c:	463b      	mov	r3, r7
 801158e:	4669      	mov	r1, sp
 8011590:	4630      	mov	r0, r6
 8011592:	f7ff f817 	bl	80105c4 <_vfiprintf_r>
 8011596:	1e05      	subs	r5, r0, #0
 8011598:	db07      	blt.n	80115aa <__sbprintf+0x62>
 801159a:	4669      	mov	r1, sp
 801159c:	4630      	mov	r0, r6
 801159e:	f7fe fc3f 	bl	800fe20 <_fflush_r>
 80115a2:	2800      	cmp	r0, #0
 80115a4:	bf18      	it	ne
 80115a6:	f04f 35ff 	movne.w	r5, #4294967295
 80115aa:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80115ae:	065b      	lsls	r3, r3, #25
 80115b0:	d503      	bpl.n	80115ba <__sbprintf+0x72>
 80115b2:	89a3      	ldrh	r3, [r4, #12]
 80115b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80115b8:	81a3      	strh	r3, [r4, #12]
 80115ba:	9816      	ldr	r0, [sp, #88]	; 0x58
 80115bc:	f7fc fd30 	bl	800e020 <__retarget_lock_close_recursive>
 80115c0:	4628      	mov	r0, r5
 80115c2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80115c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080115c8 <__sfvwrite_r>:
 80115c8:	6893      	ldr	r3, [r2, #8]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	f000 8081 	beq.w	80116d2 <__sfvwrite_r+0x10a>
 80115d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80115d8:	460c      	mov	r4, r1
 80115da:	0719      	lsls	r1, r3, #28
 80115dc:	4680      	mov	r8, r0
 80115de:	b083      	sub	sp, #12
 80115e0:	4617      	mov	r7, r2
 80115e2:	b298      	uxth	r0, r3
 80115e4:	d523      	bpl.n	801162e <__sfvwrite_r+0x66>
 80115e6:	6923      	ldr	r3, [r4, #16]
 80115e8:	b30b      	cbz	r3, 801162e <__sfvwrite_r+0x66>
 80115ea:	f010 0302 	ands.w	r3, r0, #2
 80115ee:	683d      	ldr	r5, [r7, #0]
 80115f0:	d02b      	beq.n	801164a <__sfvwrite_r+0x82>
 80115f2:	f04f 0a00 	mov.w	sl, #0
 80115f6:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 80118ac <__sfvwrite_r+0x2e4>
 80115fa:	4656      	mov	r6, sl
 80115fc:	455e      	cmp	r6, fp
 80115fe:	4633      	mov	r3, r6
 8011600:	4652      	mov	r2, sl
 8011602:	bf28      	it	cs
 8011604:	465b      	movcs	r3, fp
 8011606:	4640      	mov	r0, r8
 8011608:	2e00      	cmp	r6, #0
 801160a:	d04f      	beq.n	80116ac <__sfvwrite_r+0xe4>
 801160c:	69e1      	ldr	r1, [r4, #28]
 801160e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8011612:	47e0      	blx	ip
 8011614:	2800      	cmp	r0, #0
 8011616:	dd52      	ble.n	80116be <__sfvwrite_r+0xf6>
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	1a1b      	subs	r3, r3, r0
 801161c:	4482      	add	sl, r0
 801161e:	1a36      	subs	r6, r6, r0
 8011620:	60bb      	str	r3, [r7, #8]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d1ea      	bne.n	80115fc <__sfvwrite_r+0x34>
 8011626:	2000      	movs	r0, #0
 8011628:	b003      	add	sp, #12
 801162a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801162e:	4621      	mov	r1, r4
 8011630:	4640      	mov	r0, r8
 8011632:	f000 f93d 	bl	80118b0 <__swsetup_r>
 8011636:	2800      	cmp	r0, #0
 8011638:	f040 8134 	bne.w	80118a4 <__sfvwrite_r+0x2dc>
 801163c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011640:	683d      	ldr	r5, [r7, #0]
 8011642:	b298      	uxth	r0, r3
 8011644:	f010 0302 	ands.w	r3, r0, #2
 8011648:	d1d3      	bne.n	80115f2 <__sfvwrite_r+0x2a>
 801164a:	f010 0901 	ands.w	r9, r0, #1
 801164e:	d142      	bne.n	80116d6 <__sfvwrite_r+0x10e>
 8011650:	464e      	mov	r6, r9
 8011652:	b33e      	cbz	r6, 80116a4 <__sfvwrite_r+0xdc>
 8011654:	0582      	lsls	r2, r0, #22
 8011656:	f8d4 b008 	ldr.w	fp, [r4, #8]
 801165a:	f140 8081 	bpl.w	8011760 <__sfvwrite_r+0x198>
 801165e:	45b3      	cmp	fp, r6
 8011660:	465a      	mov	r2, fp
 8011662:	f200 80b1 	bhi.w	80117c8 <__sfvwrite_r+0x200>
 8011666:	f410 6f90 	tst.w	r0, #1152	; 0x480
 801166a:	f040 80be 	bne.w	80117ea <__sfvwrite_r+0x222>
 801166e:	6820      	ldr	r0, [r4, #0]
 8011670:	9201      	str	r2, [sp, #4]
 8011672:	4649      	mov	r1, r9
 8011674:	f7fe fbfe 	bl	800fe74 <memmove>
 8011678:	68a3      	ldr	r3, [r4, #8]
 801167a:	9a01      	ldr	r2, [sp, #4]
 801167c:	eba3 010b 	sub.w	r1, r3, fp
 8011680:	6823      	ldr	r3, [r4, #0]
 8011682:	60a1      	str	r1, [r4, #8]
 8011684:	4413      	add	r3, r2
 8011686:	46b2      	mov	sl, r6
 8011688:	6023      	str	r3, [r4, #0]
 801168a:	2600      	movs	r6, #0
 801168c:	68bb      	ldr	r3, [r7, #8]
 801168e:	eba3 030a 	sub.w	r3, r3, sl
 8011692:	44d1      	add	r9, sl
 8011694:	60bb      	str	r3, [r7, #8]
 8011696:	2b00      	cmp	r3, #0
 8011698:	d0c5      	beq.n	8011626 <__sfvwrite_r+0x5e>
 801169a:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 801169e:	b280      	uxth	r0, r0
 80116a0:	2e00      	cmp	r6, #0
 80116a2:	d1d7      	bne.n	8011654 <__sfvwrite_r+0x8c>
 80116a4:	e9d5 9600 	ldrd	r9, r6, [r5]
 80116a8:	3508      	adds	r5, #8
 80116aa:	e7d2      	b.n	8011652 <__sfvwrite_r+0x8a>
 80116ac:	e9d5 a600 	ldrd	sl, r6, [r5]
 80116b0:	3508      	adds	r5, #8
 80116b2:	e7a3      	b.n	80115fc <__sfvwrite_r+0x34>
 80116b4:	4621      	mov	r1, r4
 80116b6:	4640      	mov	r0, r8
 80116b8:	f7fe fbb2 	bl	800fe20 <_fflush_r>
 80116bc:	b380      	cbz	r0, 8011720 <__sfvwrite_r+0x158>
 80116be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80116c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116c6:	f04f 30ff 	mov.w	r0, #4294967295
 80116ca:	81a3      	strh	r3, [r4, #12]
 80116cc:	b003      	add	sp, #12
 80116ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116d2:	2000      	movs	r0, #0
 80116d4:	4770      	bx	lr
 80116d6:	461e      	mov	r6, r3
 80116d8:	46ba      	mov	sl, r7
 80116da:	4699      	mov	r9, r3
 80116dc:	4618      	mov	r0, r3
 80116de:	461f      	mov	r7, r3
 80116e0:	b366      	cbz	r6, 801173c <__sfvwrite_r+0x174>
 80116e2:	b388      	cbz	r0, 8011748 <__sfvwrite_r+0x180>
 80116e4:	464a      	mov	r2, r9
 80116e6:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 80116ea:	6820      	ldr	r0, [r4, #0]
 80116ec:	68a1      	ldr	r1, [r4, #8]
 80116ee:	42b2      	cmp	r2, r6
 80116f0:	bf28      	it	cs
 80116f2:	4632      	movcs	r2, r6
 80116f4:	4560      	cmp	r0, ip
 80116f6:	d904      	bls.n	8011702 <__sfvwrite_r+0x13a>
 80116f8:	eb01 0b03 	add.w	fp, r1, r3
 80116fc:	455a      	cmp	r2, fp
 80116fe:	f300 80a7 	bgt.w	8011850 <__sfvwrite_r+0x288>
 8011702:	4293      	cmp	r3, r2
 8011704:	dc64      	bgt.n	80117d0 <__sfvwrite_r+0x208>
 8011706:	69e1      	ldr	r1, [r4, #28]
 8011708:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 801170c:	463a      	mov	r2, r7
 801170e:	4640      	mov	r0, r8
 8011710:	47e0      	blx	ip
 8011712:	f1b0 0b00 	subs.w	fp, r0, #0
 8011716:	ddd2      	ble.n	80116be <__sfvwrite_r+0xf6>
 8011718:	ebb9 090b 	subs.w	r9, r9, fp
 801171c:	d0ca      	beq.n	80116b4 <__sfvwrite_r+0xec>
 801171e:	2001      	movs	r0, #1
 8011720:	f8da 3008 	ldr.w	r3, [sl, #8]
 8011724:	eba3 030b 	sub.w	r3, r3, fp
 8011728:	445f      	add	r7, fp
 801172a:	eba6 060b 	sub.w	r6, r6, fp
 801172e:	f8ca 3008 	str.w	r3, [sl, #8]
 8011732:	2b00      	cmp	r3, #0
 8011734:	f43f af77 	beq.w	8011626 <__sfvwrite_r+0x5e>
 8011738:	2e00      	cmp	r6, #0
 801173a:	d1d2      	bne.n	80116e2 <__sfvwrite_r+0x11a>
 801173c:	686e      	ldr	r6, [r5, #4]
 801173e:	462b      	mov	r3, r5
 8011740:	3508      	adds	r5, #8
 8011742:	2e00      	cmp	r6, #0
 8011744:	d0fa      	beq.n	801173c <__sfvwrite_r+0x174>
 8011746:	681f      	ldr	r7, [r3, #0]
 8011748:	4632      	mov	r2, r6
 801174a:	210a      	movs	r1, #10
 801174c:	4638      	mov	r0, r7
 801174e:	f7ee fef7 	bl	8000540 <memchr>
 8011752:	2800      	cmp	r0, #0
 8011754:	f000 809d 	beq.w	8011892 <__sfvwrite_r+0x2ca>
 8011758:	3001      	adds	r0, #1
 801175a:	eba0 0907 	sub.w	r9, r0, r7
 801175e:	e7c1      	b.n	80116e4 <__sfvwrite_r+0x11c>
 8011760:	6820      	ldr	r0, [r4, #0]
 8011762:	6923      	ldr	r3, [r4, #16]
 8011764:	4298      	cmp	r0, r3
 8011766:	d817      	bhi.n	8011798 <__sfvwrite_r+0x1d0>
 8011768:	6962      	ldr	r2, [r4, #20]
 801176a:	42b2      	cmp	r2, r6
 801176c:	d814      	bhi.n	8011798 <__sfvwrite_r+0x1d0>
 801176e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8011772:	42b3      	cmp	r3, r6
 8011774:	bf28      	it	cs
 8011776:	4633      	movcs	r3, r6
 8011778:	69e1      	ldr	r1, [r4, #28]
 801177a:	fb93 f3f2 	sdiv	r3, r3, r2
 801177e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8011782:	fb02 f303 	mul.w	r3, r2, r3
 8011786:	4640      	mov	r0, r8
 8011788:	464a      	mov	r2, r9
 801178a:	47e0      	blx	ip
 801178c:	f1b0 0a00 	subs.w	sl, r0, #0
 8011790:	dd95      	ble.n	80116be <__sfvwrite_r+0xf6>
 8011792:	eba6 060a 	sub.w	r6, r6, sl
 8011796:	e779      	b.n	801168c <__sfvwrite_r+0xc4>
 8011798:	45b3      	cmp	fp, r6
 801179a:	46da      	mov	sl, fp
 801179c:	bf28      	it	cs
 801179e:	46b2      	movcs	sl, r6
 80117a0:	4652      	mov	r2, sl
 80117a2:	4649      	mov	r1, r9
 80117a4:	f7fe fb66 	bl	800fe74 <memmove>
 80117a8:	68a3      	ldr	r3, [r4, #8]
 80117aa:	6822      	ldr	r2, [r4, #0]
 80117ac:	eba3 030a 	sub.w	r3, r3, sl
 80117b0:	4452      	add	r2, sl
 80117b2:	60a3      	str	r3, [r4, #8]
 80117b4:	6022      	str	r2, [r4, #0]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d1eb      	bne.n	8011792 <__sfvwrite_r+0x1ca>
 80117ba:	4621      	mov	r1, r4
 80117bc:	4640      	mov	r0, r8
 80117be:	f7fe fb2f 	bl	800fe20 <_fflush_r>
 80117c2:	2800      	cmp	r0, #0
 80117c4:	d0e5      	beq.n	8011792 <__sfvwrite_r+0x1ca>
 80117c6:	e77a      	b.n	80116be <__sfvwrite_r+0xf6>
 80117c8:	6820      	ldr	r0, [r4, #0]
 80117ca:	46b3      	mov	fp, r6
 80117cc:	4632      	mov	r2, r6
 80117ce:	e74f      	b.n	8011670 <__sfvwrite_r+0xa8>
 80117d0:	4639      	mov	r1, r7
 80117d2:	9201      	str	r2, [sp, #4]
 80117d4:	f7fe fb4e 	bl	800fe74 <memmove>
 80117d8:	9a01      	ldr	r2, [sp, #4]
 80117da:	68a3      	ldr	r3, [r4, #8]
 80117dc:	1a9b      	subs	r3, r3, r2
 80117de:	60a3      	str	r3, [r4, #8]
 80117e0:	6823      	ldr	r3, [r4, #0]
 80117e2:	4413      	add	r3, r2
 80117e4:	6023      	str	r3, [r4, #0]
 80117e6:	4693      	mov	fp, r2
 80117e8:	e796      	b.n	8011718 <__sfvwrite_r+0x150>
 80117ea:	6823      	ldr	r3, [r4, #0]
 80117ec:	6921      	ldr	r1, [r4, #16]
 80117ee:	eba3 0b01 	sub.w	fp, r3, r1
 80117f2:	6963      	ldr	r3, [r4, #20]
 80117f4:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 80117f8:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 80117fc:	f10b 0301 	add.w	r3, fp, #1
 8011800:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 8011804:	4433      	add	r3, r6
 8011806:	4553      	cmp	r3, sl
 8011808:	4652      	mov	r2, sl
 801180a:	bf84      	itt	hi
 801180c:	469a      	movhi	sl, r3
 801180e:	4652      	movhi	r2, sl
 8011810:	0543      	lsls	r3, r0, #21
 8011812:	d52c      	bpl.n	801186e <__sfvwrite_r+0x2a6>
 8011814:	4611      	mov	r1, r2
 8011816:	4640      	mov	r0, r8
 8011818:	f7fa fa0c 	bl	800bc34 <_malloc_r>
 801181c:	2800      	cmp	r0, #0
 801181e:	d03b      	beq.n	8011898 <__sfvwrite_r+0x2d0>
 8011820:	465a      	mov	r2, fp
 8011822:	6921      	ldr	r1, [r4, #16]
 8011824:	9001      	str	r0, [sp, #4]
 8011826:	f7ee fdf1 	bl	800040c <memcpy>
 801182a:	89a2      	ldrh	r2, [r4, #12]
 801182c:	9b01      	ldr	r3, [sp, #4]
 801182e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8011832:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8011836:	81a2      	strh	r2, [r4, #12]
 8011838:	eb03 000b 	add.w	r0, r3, fp
 801183c:	6123      	str	r3, [r4, #16]
 801183e:	ebaa 030b 	sub.w	r3, sl, fp
 8011842:	f8c4 a014 	str.w	sl, [r4, #20]
 8011846:	60a3      	str	r3, [r4, #8]
 8011848:	6020      	str	r0, [r4, #0]
 801184a:	46b3      	mov	fp, r6
 801184c:	4632      	mov	r2, r6
 801184e:	e70f      	b.n	8011670 <__sfvwrite_r+0xa8>
 8011850:	4639      	mov	r1, r7
 8011852:	465a      	mov	r2, fp
 8011854:	f7fe fb0e 	bl	800fe74 <memmove>
 8011858:	6823      	ldr	r3, [r4, #0]
 801185a:	445b      	add	r3, fp
 801185c:	6023      	str	r3, [r4, #0]
 801185e:	4621      	mov	r1, r4
 8011860:	4640      	mov	r0, r8
 8011862:	f7fe fadd 	bl	800fe20 <_fflush_r>
 8011866:	2800      	cmp	r0, #0
 8011868:	f43f af56 	beq.w	8011718 <__sfvwrite_r+0x150>
 801186c:	e727      	b.n	80116be <__sfvwrite_r+0xf6>
 801186e:	4640      	mov	r0, r8
 8011870:	f7fe fbde 	bl	8010030 <_realloc_r>
 8011874:	4603      	mov	r3, r0
 8011876:	2800      	cmp	r0, #0
 8011878:	d1de      	bne.n	8011838 <__sfvwrite_r+0x270>
 801187a:	6921      	ldr	r1, [r4, #16]
 801187c:	4640      	mov	r0, r8
 801187e:	f7fd fc4f 	bl	800f120 <_free_r>
 8011882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011886:	220c      	movs	r2, #12
 8011888:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801188c:	f8c8 2000 	str.w	r2, [r8]
 8011890:	e717      	b.n	80116c2 <__sfvwrite_r+0xfa>
 8011892:	1c72      	adds	r2, r6, #1
 8011894:	4691      	mov	r9, r2
 8011896:	e726      	b.n	80116e6 <__sfvwrite_r+0x11e>
 8011898:	220c      	movs	r2, #12
 801189a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801189e:	f8c8 2000 	str.w	r2, [r8]
 80118a2:	e70e      	b.n	80116c2 <__sfvwrite_r+0xfa>
 80118a4:	f04f 30ff 	mov.w	r0, #4294967295
 80118a8:	e6be      	b.n	8011628 <__sfvwrite_r+0x60>
 80118aa:	bf00      	nop
 80118ac:	7ffffc00 	.word	0x7ffffc00

080118b0 <__swsetup_r>:
 80118b0:	b538      	push	{r3, r4, r5, lr}
 80118b2:	4b31      	ldr	r3, [pc, #196]	; (8011978 <__swsetup_r+0xc8>)
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	4605      	mov	r5, r0
 80118b8:	460c      	mov	r4, r1
 80118ba:	b113      	cbz	r3, 80118c2 <__swsetup_r+0x12>
 80118bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80118be:	2a00      	cmp	r2, #0
 80118c0:	d04e      	beq.n	8011960 <__swsetup_r+0xb0>
 80118c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118c6:	0718      	lsls	r0, r3, #28
 80118c8:	b29a      	uxth	r2, r3
 80118ca:	d51c      	bpl.n	8011906 <__swsetup_r+0x56>
 80118cc:	6921      	ldr	r1, [r4, #16]
 80118ce:	b329      	cbz	r1, 801191c <__swsetup_r+0x6c>
 80118d0:	f012 0001 	ands.w	r0, r2, #1
 80118d4:	d007      	beq.n	80118e6 <__swsetup_r+0x36>
 80118d6:	2000      	movs	r0, #0
 80118d8:	60a0      	str	r0, [r4, #8]
 80118da:	6960      	ldr	r0, [r4, #20]
 80118dc:	4240      	negs	r0, r0
 80118de:	61a0      	str	r0, [r4, #24]
 80118e0:	b139      	cbz	r1, 80118f2 <__swsetup_r+0x42>
 80118e2:	2000      	movs	r0, #0
 80118e4:	bd38      	pop	{r3, r4, r5, pc}
 80118e6:	0795      	lsls	r5, r2, #30
 80118e8:	bf58      	it	pl
 80118ea:	6960      	ldrpl	r0, [r4, #20]
 80118ec:	60a0      	str	r0, [r4, #8]
 80118ee:	2900      	cmp	r1, #0
 80118f0:	d1f7      	bne.n	80118e2 <__swsetup_r+0x32>
 80118f2:	0612      	lsls	r2, r2, #24
 80118f4:	bf58      	it	pl
 80118f6:	4608      	movpl	r0, r1
 80118f8:	d5f4      	bpl.n	80118e4 <__swsetup_r+0x34>
 80118fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118fe:	81a3      	strh	r3, [r4, #12]
 8011900:	f04f 30ff 	mov.w	r0, #4294967295
 8011904:	bd38      	pop	{r3, r4, r5, pc}
 8011906:	06d1      	lsls	r1, r2, #27
 8011908:	d52e      	bpl.n	8011968 <__swsetup_r+0xb8>
 801190a:	0752      	lsls	r2, r2, #29
 801190c:	d414      	bmi.n	8011938 <__swsetup_r+0x88>
 801190e:	6921      	ldr	r1, [r4, #16]
 8011910:	f043 0308 	orr.w	r3, r3, #8
 8011914:	81a3      	strh	r3, [r4, #12]
 8011916:	b29a      	uxth	r2, r3
 8011918:	2900      	cmp	r1, #0
 801191a:	d1d9      	bne.n	80118d0 <__swsetup_r+0x20>
 801191c:	f402 7020 	and.w	r0, r2, #640	; 0x280
 8011920:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8011924:	d0d4      	beq.n	80118d0 <__swsetup_r+0x20>
 8011926:	4621      	mov	r1, r4
 8011928:	4628      	mov	r0, r5
 801192a:	f000 f8b1 	bl	8011a90 <__smakebuf_r>
 801192e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011932:	6921      	ldr	r1, [r4, #16]
 8011934:	b29a      	uxth	r2, r3
 8011936:	e7cb      	b.n	80118d0 <__swsetup_r+0x20>
 8011938:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801193a:	b151      	cbz	r1, 8011952 <__swsetup_r+0xa2>
 801193c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8011940:	4291      	cmp	r1, r2
 8011942:	d004      	beq.n	801194e <__swsetup_r+0x9e>
 8011944:	4628      	mov	r0, r5
 8011946:	f7fd fbeb 	bl	800f120 <_free_r>
 801194a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801194e:	2200      	movs	r2, #0
 8011950:	6322      	str	r2, [r4, #48]	; 0x30
 8011952:	6921      	ldr	r1, [r4, #16]
 8011954:	2200      	movs	r2, #0
 8011956:	e9c4 1200 	strd	r1, r2, [r4]
 801195a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801195e:	e7d7      	b.n	8011910 <__swsetup_r+0x60>
 8011960:	4618      	mov	r0, r3
 8011962:	f7fc fa8b 	bl	800de7c <__sinit>
 8011966:	e7ac      	b.n	80118c2 <__swsetup_r+0x12>
 8011968:	2209      	movs	r2, #9
 801196a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801196e:	602a      	str	r2, [r5, #0]
 8011970:	f04f 30ff 	mov.w	r0, #4294967295
 8011974:	81a3      	strh	r3, [r4, #12]
 8011976:	bd38      	pop	{r3, r4, r5, pc}
 8011978:	24000148 	.word	0x24000148

0801197c <__fputwc>:
 801197c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011980:	b083      	sub	sp, #12
 8011982:	4607      	mov	r7, r0
 8011984:	4688      	mov	r8, r1
 8011986:	4614      	mov	r4, r2
 8011988:	f7fc fb3e 	bl	800e008 <__locale_mb_cur_max>
 801198c:	2801      	cmp	r0, #1
 801198e:	d103      	bne.n	8011998 <__fputwc+0x1c>
 8011990:	f108 33ff 	add.w	r3, r8, #4294967295
 8011994:	2bfe      	cmp	r3, #254	; 0xfe
 8011996:	d937      	bls.n	8011a08 <__fputwc+0x8c>
 8011998:	f10d 0904 	add.w	r9, sp, #4
 801199c:	4642      	mov	r2, r8
 801199e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80119a2:	4649      	mov	r1, r9
 80119a4:	4638      	mov	r0, r7
 80119a6:	f7fe f893 	bl	800fad0 <_wcrtomb_r>
 80119aa:	1c42      	adds	r2, r0, #1
 80119ac:	4606      	mov	r6, r0
 80119ae:	d033      	beq.n	8011a18 <__fputwc+0x9c>
 80119b0:	b328      	cbz	r0, 80119fe <__fputwc+0x82>
 80119b2:	f89d c004 	ldrb.w	ip, [sp, #4]
 80119b6:	2500      	movs	r5, #0
 80119b8:	e009      	b.n	80119ce <__fputwc+0x52>
 80119ba:	6823      	ldr	r3, [r4, #0]
 80119bc:	1c5a      	adds	r2, r3, #1
 80119be:	6022      	str	r2, [r4, #0]
 80119c0:	f883 c000 	strb.w	ip, [r3]
 80119c4:	3501      	adds	r5, #1
 80119c6:	42b5      	cmp	r5, r6
 80119c8:	d219      	bcs.n	80119fe <__fputwc+0x82>
 80119ca:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 80119ce:	68a3      	ldr	r3, [r4, #8]
 80119d0:	3b01      	subs	r3, #1
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	60a3      	str	r3, [r4, #8]
 80119d6:	daf0      	bge.n	80119ba <__fputwc+0x3e>
 80119d8:	f8d4 e018 	ldr.w	lr, [r4, #24]
 80119dc:	4573      	cmp	r3, lr
 80119de:	4661      	mov	r1, ip
 80119e0:	4622      	mov	r2, r4
 80119e2:	4638      	mov	r0, r7
 80119e4:	db02      	blt.n	80119ec <__fputwc+0x70>
 80119e6:	f1bc 0f0a 	cmp.w	ip, #10
 80119ea:	d1e6      	bne.n	80119ba <__fputwc+0x3e>
 80119ec:	f000 f8bc 	bl	8011b68 <__swbuf_r>
 80119f0:	1c43      	adds	r3, r0, #1
 80119f2:	d1e7      	bne.n	80119c4 <__fputwc+0x48>
 80119f4:	4606      	mov	r6, r0
 80119f6:	4630      	mov	r0, r6
 80119f8:	b003      	add	sp, #12
 80119fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119fe:	4646      	mov	r6, r8
 8011a00:	4630      	mov	r0, r6
 8011a02:	b003      	add	sp, #12
 8011a04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a08:	fa5f fc88 	uxtb.w	ip, r8
 8011a0c:	f88d c004 	strb.w	ip, [sp, #4]
 8011a10:	4606      	mov	r6, r0
 8011a12:	f10d 0904 	add.w	r9, sp, #4
 8011a16:	e7ce      	b.n	80119b6 <__fputwc+0x3a>
 8011a18:	89a3      	ldrh	r3, [r4, #12]
 8011a1a:	4630      	mov	r0, r6
 8011a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a20:	81a3      	strh	r3, [r4, #12]
 8011a22:	b003      	add	sp, #12
 8011a24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08011a28 <_fputwc_r>:
 8011a28:	b530      	push	{r4, r5, lr}
 8011a2a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011a2c:	f013 0f01 	tst.w	r3, #1
 8011a30:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 8011a34:	4614      	mov	r4, r2
 8011a36:	b083      	sub	sp, #12
 8011a38:	4605      	mov	r5, r0
 8011a3a:	b29a      	uxth	r2, r3
 8011a3c:	d101      	bne.n	8011a42 <_fputwc_r+0x1a>
 8011a3e:	0598      	lsls	r0, r3, #22
 8011a40:	d51c      	bpl.n	8011a7c <_fputwc_r+0x54>
 8011a42:	0490      	lsls	r0, r2, #18
 8011a44:	d406      	bmi.n	8011a54 <_fputwc_r+0x2c>
 8011a46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011a48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011a4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011a50:	81a3      	strh	r3, [r4, #12]
 8011a52:	6662      	str	r2, [r4, #100]	; 0x64
 8011a54:	4622      	mov	r2, r4
 8011a56:	4628      	mov	r0, r5
 8011a58:	f7ff ff90 	bl	801197c <__fputwc>
 8011a5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011a5e:	07da      	lsls	r2, r3, #31
 8011a60:	4605      	mov	r5, r0
 8011a62:	d402      	bmi.n	8011a6a <_fputwc_r+0x42>
 8011a64:	89a3      	ldrh	r3, [r4, #12]
 8011a66:	059b      	lsls	r3, r3, #22
 8011a68:	d502      	bpl.n	8011a70 <_fputwc_r+0x48>
 8011a6a:	4628      	mov	r0, r5
 8011a6c:	b003      	add	sp, #12
 8011a6e:	bd30      	pop	{r4, r5, pc}
 8011a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a72:	f7fc fad9 	bl	800e028 <__retarget_lock_release_recursive>
 8011a76:	4628      	mov	r0, r5
 8011a78:	b003      	add	sp, #12
 8011a7a:	bd30      	pop	{r4, r5, pc}
 8011a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a7e:	9101      	str	r1, [sp, #4]
 8011a80:	f7fc fad0 	bl	800e024 <__retarget_lock_acquire_recursive>
 8011a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a88:	9901      	ldr	r1, [sp, #4]
 8011a8a:	b29a      	uxth	r2, r3
 8011a8c:	e7d9      	b.n	8011a42 <_fputwc_r+0x1a>
 8011a8e:	bf00      	nop

08011a90 <__smakebuf_r>:
 8011a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a94:	898b      	ldrh	r3, [r1, #12]
 8011a96:	460c      	mov	r4, r1
 8011a98:	0799      	lsls	r1, r3, #30
 8011a9a:	b096      	sub	sp, #88	; 0x58
 8011a9c:	d508      	bpl.n	8011ab0 <__smakebuf_r+0x20>
 8011a9e:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8011aa2:	2201      	movs	r2, #1
 8011aa4:	e9c4 3204 	strd	r3, r2, [r4, #16]
 8011aa8:	6023      	str	r3, [r4, #0]
 8011aaa:	b016      	add	sp, #88	; 0x58
 8011aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ab4:	2900      	cmp	r1, #0
 8011ab6:	4606      	mov	r6, r0
 8011ab8:	db25      	blt.n	8011b06 <__smakebuf_r+0x76>
 8011aba:	466a      	mov	r2, sp
 8011abc:	f7f7 fd32 	bl	8009524 <_fstat_r>
 8011ac0:	2800      	cmp	r0, #0
 8011ac2:	db1f      	blt.n	8011b04 <__smakebuf_r+0x74>
 8011ac4:	9d01      	ldr	r5, [sp, #4]
 8011ac6:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8011aca:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 8011ace:	fab5 f585 	clz	r5, r5
 8011ad2:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8011ad6:	096d      	lsrs	r5, r5, #5
 8011ad8:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8011adc:	4641      	mov	r1, r8
 8011ade:	4630      	mov	r0, r6
 8011ae0:	f7fa f8a8 	bl	800bc34 <_malloc_r>
 8011ae4:	b1e0      	cbz	r0, 8011b20 <__smakebuf_r+0x90>
 8011ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011aea:	f8c4 8014 	str.w	r8, [r4, #20]
 8011aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011af2:	6020      	str	r0, [r4, #0]
 8011af4:	6120      	str	r0, [r4, #16]
 8011af6:	81a3      	strh	r3, [r4, #12]
 8011af8:	bb35      	cbnz	r5, 8011b48 <__smakebuf_r+0xb8>
 8011afa:	433b      	orrs	r3, r7
 8011afc:	81a3      	strh	r3, [r4, #12]
 8011afe:	b016      	add	sp, #88	; 0x58
 8011b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b04:	89a3      	ldrh	r3, [r4, #12]
 8011b06:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 8011b0a:	d019      	beq.n	8011b40 <__smakebuf_r+0xb0>
 8011b0c:	f04f 0840 	mov.w	r8, #64	; 0x40
 8011b10:	2500      	movs	r5, #0
 8011b12:	4641      	mov	r1, r8
 8011b14:	4630      	mov	r0, r6
 8011b16:	462f      	mov	r7, r5
 8011b18:	f7fa f88c 	bl	800bc34 <_malloc_r>
 8011b1c:	2800      	cmp	r0, #0
 8011b1e:	d1e2      	bne.n	8011ae6 <__smakebuf_r+0x56>
 8011b20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b24:	059a      	lsls	r2, r3, #22
 8011b26:	d4c0      	bmi.n	8011aaa <__smakebuf_r+0x1a>
 8011b28:	f023 0303 	bic.w	r3, r3, #3
 8011b2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011b30:	f043 0302 	orr.w	r3, r3, #2
 8011b34:	2101      	movs	r1, #1
 8011b36:	e9c4 2104 	strd	r2, r1, [r4, #16]
 8011b3a:	81a3      	strh	r3, [r4, #12]
 8011b3c:	6022      	str	r2, [r4, #0]
 8011b3e:	e7b4      	b.n	8011aaa <__smakebuf_r+0x1a>
 8011b40:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8011b44:	462f      	mov	r7, r5
 8011b46:	e7c9      	b.n	8011adc <__smakebuf_r+0x4c>
 8011b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b4c:	4630      	mov	r0, r6
 8011b4e:	f7f7 fcfd 	bl	800954c <_isatty_r>
 8011b52:	b910      	cbnz	r0, 8011b5a <__smakebuf_r+0xca>
 8011b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b58:	e7cf      	b.n	8011afa <__smakebuf_r+0x6a>
 8011b5a:	89a3      	ldrh	r3, [r4, #12]
 8011b5c:	f023 0303 	bic.w	r3, r3, #3
 8011b60:	f043 0301 	orr.w	r3, r3, #1
 8011b64:	b21b      	sxth	r3, r3
 8011b66:	e7c8      	b.n	8011afa <__smakebuf_r+0x6a>

08011b68 <__swbuf_r>:
 8011b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b6a:	460d      	mov	r5, r1
 8011b6c:	4614      	mov	r4, r2
 8011b6e:	4606      	mov	r6, r0
 8011b70:	b110      	cbz	r0, 8011b78 <__swbuf_r+0x10>
 8011b72:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d04c      	beq.n	8011c12 <__swbuf_r+0xaa>
 8011b78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b7c:	69a3      	ldr	r3, [r4, #24]
 8011b7e:	60a3      	str	r3, [r4, #8]
 8011b80:	0717      	lsls	r7, r2, #28
 8011b82:	b290      	uxth	r0, r2
 8011b84:	d51b      	bpl.n	8011bbe <__swbuf_r+0x56>
 8011b86:	6923      	ldr	r3, [r4, #16]
 8011b88:	b1cb      	cbz	r3, 8011bbe <__swbuf_r+0x56>
 8011b8a:	b2ed      	uxtb	r5, r5
 8011b8c:	0481      	lsls	r1, r0, #18
 8011b8e:	462f      	mov	r7, r5
 8011b90:	d522      	bpl.n	8011bd8 <__swbuf_r+0x70>
 8011b92:	6822      	ldr	r2, [r4, #0]
 8011b94:	6961      	ldr	r1, [r4, #20]
 8011b96:	1ad3      	subs	r3, r2, r3
 8011b98:	4299      	cmp	r1, r3
 8011b9a:	dd29      	ble.n	8011bf0 <__swbuf_r+0x88>
 8011b9c:	3301      	adds	r3, #1
 8011b9e:	68a1      	ldr	r1, [r4, #8]
 8011ba0:	3901      	subs	r1, #1
 8011ba2:	60a1      	str	r1, [r4, #8]
 8011ba4:	1c51      	adds	r1, r2, #1
 8011ba6:	6021      	str	r1, [r4, #0]
 8011ba8:	7015      	strb	r5, [r2, #0]
 8011baa:	6962      	ldr	r2, [r4, #20]
 8011bac:	429a      	cmp	r2, r3
 8011bae:	d027      	beq.n	8011c00 <__swbuf_r+0x98>
 8011bb0:	89a3      	ldrh	r3, [r4, #12]
 8011bb2:	07db      	lsls	r3, r3, #31
 8011bb4:	d501      	bpl.n	8011bba <__swbuf_r+0x52>
 8011bb6:	2d0a      	cmp	r5, #10
 8011bb8:	d022      	beq.n	8011c00 <__swbuf_r+0x98>
 8011bba:	4638      	mov	r0, r7
 8011bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011bbe:	4621      	mov	r1, r4
 8011bc0:	4630      	mov	r0, r6
 8011bc2:	f7ff fe75 	bl	80118b0 <__swsetup_r>
 8011bc6:	bb08      	cbnz	r0, 8011c0c <__swbuf_r+0xa4>
 8011bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011bcc:	6923      	ldr	r3, [r4, #16]
 8011bce:	b290      	uxth	r0, r2
 8011bd0:	b2ed      	uxtb	r5, r5
 8011bd2:	0481      	lsls	r1, r0, #18
 8011bd4:	462f      	mov	r7, r5
 8011bd6:	d4dc      	bmi.n	8011b92 <__swbuf_r+0x2a>
 8011bd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011bdc:	81a2      	strh	r2, [r4, #12]
 8011bde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011be0:	6961      	ldr	r1, [r4, #20]
 8011be2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011be6:	6662      	str	r2, [r4, #100]	; 0x64
 8011be8:	6822      	ldr	r2, [r4, #0]
 8011bea:	1ad3      	subs	r3, r2, r3
 8011bec:	4299      	cmp	r1, r3
 8011bee:	dcd5      	bgt.n	8011b9c <__swbuf_r+0x34>
 8011bf0:	4621      	mov	r1, r4
 8011bf2:	4630      	mov	r0, r6
 8011bf4:	f7fe f914 	bl	800fe20 <_fflush_r>
 8011bf8:	b940      	cbnz	r0, 8011c0c <__swbuf_r+0xa4>
 8011bfa:	6822      	ldr	r2, [r4, #0]
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	e7ce      	b.n	8011b9e <__swbuf_r+0x36>
 8011c00:	4621      	mov	r1, r4
 8011c02:	4630      	mov	r0, r6
 8011c04:	f7fe f90c 	bl	800fe20 <_fflush_r>
 8011c08:	2800      	cmp	r0, #0
 8011c0a:	d0d6      	beq.n	8011bba <__swbuf_r+0x52>
 8011c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8011c10:	e7d3      	b.n	8011bba <__swbuf_r+0x52>
 8011c12:	f7fc f933 	bl	800de7c <__sinit>
 8011c16:	e7af      	b.n	8011b78 <__swbuf_r+0x10>
