
f103_robot_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab08  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800acf8  0800acf8  0001acf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800adf0  0800adf0  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800adf0  0800adf0  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800adf0  0800adf0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adf0  0800adf0  0001adf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800adf4  0800adf4  0001adf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800adf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000157c  20000068  0800ae60  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015e4  0800ae60  000215e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015587  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003814  00000000  00000000  0003565b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b8  00000000  00000000  00038e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f67  00000000  00000000  0003a228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c4c6  00000000  00000000  0003b18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a544  00000000  00000000  00057655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a3091  00000000  00000000  00071b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000575c  00000000  00000000  00114c2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0011a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000068 	.word	0x20000068
 800020c:	00000000 	.word	0x00000000
 8000210:	0800ace0 	.word	0x0800ace0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000006c 	.word	0x2000006c
 800022c:	0800ace0 	.word	0x0800ace0

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__aeabi_d2iz>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009e4:	d215      	bcs.n	8000a12 <__aeabi_d2iz+0x36>
 80009e6:	d511      	bpl.n	8000a0c <__aeabi_d2iz+0x30>
 80009e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009f0:	d912      	bls.n	8000a18 <__aeabi_d2iz+0x3c>
 80009f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a02:	fa23 f002 	lsr.w	r0, r3, r2
 8000a06:	bf18      	it	ne
 8000a08:	4240      	negne	r0, r0
 8000a0a:	4770      	bx	lr
 8000a0c:	f04f 0000 	mov.w	r0, #0
 8000a10:	4770      	bx	lr
 8000a12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a16:	d105      	bne.n	8000a24 <__aeabi_d2iz+0x48>
 8000a18:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a1c:	bf08      	it	eq
 8000a1e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a22:	4770      	bx	lr
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <__aeabi_frsub>:
 8000a2c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a30:	e002      	b.n	8000a38 <__addsf3>
 8000a32:	bf00      	nop

08000a34 <__aeabi_fsub>:
 8000a34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a38 <__addsf3>:
 8000a38:	0042      	lsls	r2, r0, #1
 8000a3a:	bf1f      	itttt	ne
 8000a3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a40:	ea92 0f03 	teqne	r2, r3
 8000a44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a4c:	d06a      	beq.n	8000b24 <__addsf3+0xec>
 8000a4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a56:	bfc1      	itttt	gt
 8000a58:	18d2      	addgt	r2, r2, r3
 8000a5a:	4041      	eorgt	r1, r0
 8000a5c:	4048      	eorgt	r0, r1
 8000a5e:	4041      	eorgt	r1, r0
 8000a60:	bfb8      	it	lt
 8000a62:	425b      	neglt	r3, r3
 8000a64:	2b19      	cmp	r3, #25
 8000a66:	bf88      	it	hi
 8000a68:	4770      	bxhi	lr
 8000a6a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a86:	bf18      	it	ne
 8000a88:	4249      	negne	r1, r1
 8000a8a:	ea92 0f03 	teq	r2, r3
 8000a8e:	d03f      	beq.n	8000b10 <__addsf3+0xd8>
 8000a90:	f1a2 0201 	sub.w	r2, r2, #1
 8000a94:	fa41 fc03 	asr.w	ip, r1, r3
 8000a98:	eb10 000c 	adds.w	r0, r0, ip
 8000a9c:	f1c3 0320 	rsb	r3, r3, #32
 8000aa0:	fa01 f103 	lsl.w	r1, r1, r3
 8000aa4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aa8:	d502      	bpl.n	8000ab0 <__addsf3+0x78>
 8000aaa:	4249      	negs	r1, r1
 8000aac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ab0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ab4:	d313      	bcc.n	8000ade <__addsf3+0xa6>
 8000ab6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aba:	d306      	bcc.n	8000aca <__addsf3+0x92>
 8000abc:	0840      	lsrs	r0, r0, #1
 8000abe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ac2:	f102 0201 	add.w	r2, r2, #1
 8000ac6:	2afe      	cmp	r2, #254	; 0xfe
 8000ac8:	d251      	bcs.n	8000b6e <__addsf3+0x136>
 8000aca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ace:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ad2:	bf08      	it	eq
 8000ad4:	f020 0001 	biceq.w	r0, r0, #1
 8000ad8:	ea40 0003 	orr.w	r0, r0, r3
 8000adc:	4770      	bx	lr
 8000ade:	0049      	lsls	r1, r1, #1
 8000ae0:	eb40 0000 	adc.w	r0, r0, r0
 8000ae4:	3a01      	subs	r2, #1
 8000ae6:	bf28      	it	cs
 8000ae8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000aec:	d2ed      	bcs.n	8000aca <__addsf3+0x92>
 8000aee:	fab0 fc80 	clz	ip, r0
 8000af2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000af6:	ebb2 020c 	subs.w	r2, r2, ip
 8000afa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000afe:	bfaa      	itet	ge
 8000b00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b04:	4252      	neglt	r2, r2
 8000b06:	4318      	orrge	r0, r3
 8000b08:	bfbc      	itt	lt
 8000b0a:	40d0      	lsrlt	r0, r2
 8000b0c:	4318      	orrlt	r0, r3
 8000b0e:	4770      	bx	lr
 8000b10:	f092 0f00 	teq	r2, #0
 8000b14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b18:	bf06      	itte	eq
 8000b1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b1e:	3201      	addeq	r2, #1
 8000b20:	3b01      	subne	r3, #1
 8000b22:	e7b5      	b.n	8000a90 <__addsf3+0x58>
 8000b24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b2c:	bf18      	it	ne
 8000b2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b32:	d021      	beq.n	8000b78 <__addsf3+0x140>
 8000b34:	ea92 0f03 	teq	r2, r3
 8000b38:	d004      	beq.n	8000b44 <__addsf3+0x10c>
 8000b3a:	f092 0f00 	teq	r2, #0
 8000b3e:	bf08      	it	eq
 8000b40:	4608      	moveq	r0, r1
 8000b42:	4770      	bx	lr
 8000b44:	ea90 0f01 	teq	r0, r1
 8000b48:	bf1c      	itt	ne
 8000b4a:	2000      	movne	r0, #0
 8000b4c:	4770      	bxne	lr
 8000b4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b52:	d104      	bne.n	8000b5e <__addsf3+0x126>
 8000b54:	0040      	lsls	r0, r0, #1
 8000b56:	bf28      	it	cs
 8000b58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	4770      	bx	lr
 8000b5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b62:	bf3c      	itt	cc
 8000b64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bxcc	lr
 8000b6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b76:	4770      	bx	lr
 8000b78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b7c:	bf16      	itet	ne
 8000b7e:	4608      	movne	r0, r1
 8000b80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b84:	4601      	movne	r1, r0
 8000b86:	0242      	lsls	r2, r0, #9
 8000b88:	bf06      	itte	eq
 8000b8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b8e:	ea90 0f01 	teqeq	r0, r1
 8000b92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_ui2f>:
 8000b98:	f04f 0300 	mov.w	r3, #0
 8000b9c:	e004      	b.n	8000ba8 <__aeabi_i2f+0x8>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_i2f>:
 8000ba0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	bf48      	it	mi
 8000ba6:	4240      	negmi	r0, r0
 8000ba8:	ea5f 0c00 	movs.w	ip, r0
 8000bac:	bf08      	it	eq
 8000bae:	4770      	bxeq	lr
 8000bb0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bb4:	4601      	mov	r1, r0
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	e01c      	b.n	8000bf6 <__aeabi_l2f+0x2a>

08000bbc <__aeabi_ul2f>:
 8000bbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc0:	bf08      	it	eq
 8000bc2:	4770      	bxeq	lr
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	e00a      	b.n	8000be0 <__aeabi_l2f+0x14>
 8000bca:	bf00      	nop

08000bcc <__aeabi_l2f>:
 8000bcc:	ea50 0201 	orrs.w	r2, r0, r1
 8000bd0:	bf08      	it	eq
 8000bd2:	4770      	bxeq	lr
 8000bd4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bd8:	d502      	bpl.n	8000be0 <__aeabi_l2f+0x14>
 8000bda:	4240      	negs	r0, r0
 8000bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be0:	ea5f 0c01 	movs.w	ip, r1
 8000be4:	bf02      	ittt	eq
 8000be6:	4684      	moveq	ip, r0
 8000be8:	4601      	moveq	r1, r0
 8000bea:	2000      	moveq	r0, #0
 8000bec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bf0:	bf08      	it	eq
 8000bf2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bfa:	fabc f28c 	clz	r2, ip
 8000bfe:	3a08      	subs	r2, #8
 8000c00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c04:	db10      	blt.n	8000c28 <__aeabi_l2f+0x5c>
 8000c06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c0a:	4463      	add	r3, ip
 8000c0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c10:	f1c2 0220 	rsb	r2, r2, #32
 8000c14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c18:	fa20 f202 	lsr.w	r2, r0, r2
 8000c1c:	eb43 0002 	adc.w	r0, r3, r2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f102 0220 	add.w	r2, r2, #32
 8000c2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c30:	f1c2 0220 	rsb	r2, r2, #32
 8000c34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c38:	fa21 f202 	lsr.w	r2, r1, r2
 8000c3c:	eb43 0002 	adc.w	r0, r3, r2
 8000c40:	bf08      	it	eq
 8000c42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_fmul>:
 8000c48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c50:	bf1e      	ittt	ne
 8000c52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c56:	ea92 0f0c 	teqne	r2, ip
 8000c5a:	ea93 0f0c 	teqne	r3, ip
 8000c5e:	d06f      	beq.n	8000d40 <__aeabi_fmul+0xf8>
 8000c60:	441a      	add	r2, r3
 8000c62:	ea80 0c01 	eor.w	ip, r0, r1
 8000c66:	0240      	lsls	r0, r0, #9
 8000c68:	bf18      	it	ne
 8000c6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c6e:	d01e      	beq.n	8000cae <__aeabi_fmul+0x66>
 8000c70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c84:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c88:	bf3e      	ittt	cc
 8000c8a:	0049      	lslcc	r1, r1, #1
 8000c8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c90:	005b      	lslcc	r3, r3, #1
 8000c92:	ea40 0001 	orr.w	r0, r0, r1
 8000c96:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c9a:	2afd      	cmp	r2, #253	; 0xfd
 8000c9c:	d81d      	bhi.n	8000cda <__aeabi_fmul+0x92>
 8000c9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	4770      	bx	lr
 8000cae:	f090 0f00 	teq	r0, #0
 8000cb2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cb6:	bf08      	it	eq
 8000cb8:	0249      	lsleq	r1, r1, #9
 8000cba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cc2:	3a7f      	subs	r2, #127	; 0x7f
 8000cc4:	bfc2      	ittt	gt
 8000cc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cce:	4770      	bxgt	lr
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	3a01      	subs	r2, #1
 8000cda:	dc5d      	bgt.n	8000d98 <__aeabi_fmul+0x150>
 8000cdc:	f112 0f19 	cmn.w	r2, #25
 8000ce0:	bfdc      	itt	le
 8000ce2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ce6:	4770      	bxle	lr
 8000ce8:	f1c2 0200 	rsb	r2, r2, #0
 8000cec:	0041      	lsls	r1, r0, #1
 8000cee:	fa21 f102 	lsr.w	r1, r1, r2
 8000cf2:	f1c2 0220 	rsb	r2, r2, #32
 8000cf6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cfe:	f140 0000 	adc.w	r0, r0, #0
 8000d02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d06:	bf08      	it	eq
 8000d08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d0c:	4770      	bx	lr
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d16:	bf02      	ittt	eq
 8000d18:	0040      	lsleq	r0, r0, #1
 8000d1a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d1e:	3a01      	subeq	r2, #1
 8000d20:	d0f9      	beq.n	8000d16 <__aeabi_fmul+0xce>
 8000d22:	ea40 000c 	orr.w	r0, r0, ip
 8000d26:	f093 0f00 	teq	r3, #0
 8000d2a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d2e:	bf02      	ittt	eq
 8000d30:	0049      	lsleq	r1, r1, #1
 8000d32:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d36:	3b01      	subeq	r3, #1
 8000d38:	d0f9      	beq.n	8000d2e <__aeabi_fmul+0xe6>
 8000d3a:	ea41 010c 	orr.w	r1, r1, ip
 8000d3e:	e78f      	b.n	8000c60 <__aeabi_fmul+0x18>
 8000d40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d44:	ea92 0f0c 	teq	r2, ip
 8000d48:	bf18      	it	ne
 8000d4a:	ea93 0f0c 	teqne	r3, ip
 8000d4e:	d00a      	beq.n	8000d66 <__aeabi_fmul+0x11e>
 8000d50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d54:	bf18      	it	ne
 8000d56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d5a:	d1d8      	bne.n	8000d0e <__aeabi_fmul+0xc6>
 8000d5c:	ea80 0001 	eor.w	r0, r0, r1
 8000d60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d64:	4770      	bx	lr
 8000d66:	f090 0f00 	teq	r0, #0
 8000d6a:	bf17      	itett	ne
 8000d6c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d70:	4608      	moveq	r0, r1
 8000d72:	f091 0f00 	teqne	r1, #0
 8000d76:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d7a:	d014      	beq.n	8000da6 <__aeabi_fmul+0x15e>
 8000d7c:	ea92 0f0c 	teq	r2, ip
 8000d80:	d101      	bne.n	8000d86 <__aeabi_fmul+0x13e>
 8000d82:	0242      	lsls	r2, r0, #9
 8000d84:	d10f      	bne.n	8000da6 <__aeabi_fmul+0x15e>
 8000d86:	ea93 0f0c 	teq	r3, ip
 8000d8a:	d103      	bne.n	8000d94 <__aeabi_fmul+0x14c>
 8000d8c:	024b      	lsls	r3, r1, #9
 8000d8e:	bf18      	it	ne
 8000d90:	4608      	movne	r0, r1
 8000d92:	d108      	bne.n	8000da6 <__aeabi_fmul+0x15e>
 8000d94:	ea80 0001 	eor.w	r0, r0, r1
 8000d98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000daa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dae:	4770      	bx	lr

08000db0 <__aeabi_fdiv>:
 8000db0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000db4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000db8:	bf1e      	ittt	ne
 8000dba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dbe:	ea92 0f0c 	teqne	r2, ip
 8000dc2:	ea93 0f0c 	teqne	r3, ip
 8000dc6:	d069      	beq.n	8000e9c <__aeabi_fdiv+0xec>
 8000dc8:	eba2 0203 	sub.w	r2, r2, r3
 8000dcc:	ea80 0c01 	eor.w	ip, r0, r1
 8000dd0:	0249      	lsls	r1, r1, #9
 8000dd2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dd6:	d037      	beq.n	8000e48 <__aeabi_fdiv+0x98>
 8000dd8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ddc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000de0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000de4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de8:	428b      	cmp	r3, r1
 8000dea:	bf38      	it	cc
 8000dec:	005b      	lslcc	r3, r3, #1
 8000dee:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000df2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000df6:	428b      	cmp	r3, r1
 8000df8:	bf24      	itt	cs
 8000dfa:	1a5b      	subcs	r3, r3, r1
 8000dfc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e04:	bf24      	itt	cs
 8000e06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e12:	bf24      	itt	cs
 8000e14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e20:	bf24      	itt	cs
 8000e22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	bf18      	it	ne
 8000e2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e32:	d1e0      	bne.n	8000df6 <__aeabi_fdiv+0x46>
 8000e34:	2afd      	cmp	r2, #253	; 0xfd
 8000e36:	f63f af50 	bhi.w	8000cda <__aeabi_fmul+0x92>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e40:	bf08      	it	eq
 8000e42:	f020 0001 	biceq.w	r0, r0, #1
 8000e46:	4770      	bx	lr
 8000e48:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e50:	327f      	adds	r2, #127	; 0x7f
 8000e52:	bfc2      	ittt	gt
 8000e54:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e5c:	4770      	bxgt	lr
 8000e5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e62:	f04f 0300 	mov.w	r3, #0
 8000e66:	3a01      	subs	r2, #1
 8000e68:	e737      	b.n	8000cda <__aeabi_fmul+0x92>
 8000e6a:	f092 0f00 	teq	r2, #0
 8000e6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e72:	bf02      	ittt	eq
 8000e74:	0040      	lsleq	r0, r0, #1
 8000e76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e7a:	3a01      	subeq	r2, #1
 8000e7c:	d0f9      	beq.n	8000e72 <__aeabi_fdiv+0xc2>
 8000e7e:	ea40 000c 	orr.w	r0, r0, ip
 8000e82:	f093 0f00 	teq	r3, #0
 8000e86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0049      	lsleq	r1, r1, #1
 8000e8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e92:	3b01      	subeq	r3, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fdiv+0xda>
 8000e96:	ea41 010c 	orr.w	r1, r1, ip
 8000e9a:	e795      	b.n	8000dc8 <__aeabi_fdiv+0x18>
 8000e9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	d108      	bne.n	8000eb8 <__aeabi_fdiv+0x108>
 8000ea6:	0242      	lsls	r2, r0, #9
 8000ea8:	f47f af7d 	bne.w	8000da6 <__aeabi_fmul+0x15e>
 8000eac:	ea93 0f0c 	teq	r3, ip
 8000eb0:	f47f af70 	bne.w	8000d94 <__aeabi_fmul+0x14c>
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	e776      	b.n	8000da6 <__aeabi_fmul+0x15e>
 8000eb8:	ea93 0f0c 	teq	r3, ip
 8000ebc:	d104      	bne.n	8000ec8 <__aeabi_fdiv+0x118>
 8000ebe:	024b      	lsls	r3, r1, #9
 8000ec0:	f43f af4c 	beq.w	8000d5c <__aeabi_fmul+0x114>
 8000ec4:	4608      	mov	r0, r1
 8000ec6:	e76e      	b.n	8000da6 <__aeabi_fmul+0x15e>
 8000ec8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ecc:	bf18      	it	ne
 8000ece:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ed2:	d1ca      	bne.n	8000e6a <__aeabi_fdiv+0xba>
 8000ed4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ed8:	f47f af5c 	bne.w	8000d94 <__aeabi_fmul+0x14c>
 8000edc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ee0:	f47f af3c 	bne.w	8000d5c <__aeabi_fmul+0x114>
 8000ee4:	e75f      	b.n	8000da6 <__aeabi_fmul+0x15e>
 8000ee6:	bf00      	nop

08000ee8 <reverseBits>:

#ifndef INC_CRC_H_
#define INC_CRC_H_

uint8_t reverseBits(uint8_t value)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<8; i++)
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60bb      	str	r3, [r7, #8]
 8000efa:	e010      	b.n	8000f1e <reverseBits+0x36>
	{
		result = (result << 1) | ((value >> i) & 1);
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	79f9      	ldrb	r1, [r7, #7]
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	fa41 f303 	asr.w	r3, r1, r3
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	b25b      	sxtb	r3, r3
 8000f12:	4313      	orrs	r3, r2
 8000f14:	b25b      	sxtb	r3, r3
 8000f16:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<8; i++)
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	2b07      	cmp	r3, #7
 8000f22:	ddeb      	ble.n	8000efc <reverseBits+0x14>
	}
	return result;
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3714      	adds	r7, #20
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr

08000f30 <crc8>:



uint8_t crc8(uint8_t* data, size_t length, uint8_t poly, uint8_t init, uint8_t refIn, uint8_t refOut, uint8_t xorOut) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08a      	sub	sp, #40	; 0x28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	460b      	mov	r3, r1
 8000f40:	71fb      	strb	r3, [r7, #7]
 8000f42:	4613      	mov	r3, r2
 8000f44:	71bb      	strb	r3, [r7, #6]

    uint8_t crc = init;
 8000f46:	79bb      	ldrb	r3, [r7, #6]
 8000f48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (refIn && refOut){
 8000f4c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d049      	beq.n	8000fe8 <crc8+0xb8>
 8000f54:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d045      	beq.n	8000fe8 <crc8+0xb8>
		crc = reverseBits(crc);
 8000f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ffc1 	bl	8000ee8 <reverseBits>
 8000f66:	4603      	mov	r3, r0
 8000f68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		poly = reverseBits(poly);
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ffba 	bl	8000ee8 <reverseBits>
 8000f74:	4603      	mov	r3, r0
 8000f76:	71fb      	strb	r3, [r7, #7]
		for (size_t i = 0; i < length; i++) {
 8000f78:	2300      	movs	r3, #0
 8000f7a:	623b      	str	r3, [r7, #32]
 8000f7c:	e028      	b.n	8000fd0 <crc8+0xa0>
			crc ^= data[i];
 8000f7e:	68fa      	ldr	r2, [r7, #12]
 8000f80:	6a3b      	ldr	r3, [r7, #32]
 8000f82:	4413      	add	r3, r2
 8000f84:	781a      	ldrb	r2, [r3, #0]
 8000f86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f8a:	4053      	eors	r3, r2
 8000f8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for (int j = 0; j < 8; j++) crc = (crc & 0x01) ? (crc >> 1) ^ poly : crc >> 1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
 8000f94:	e016      	b.n	8000fc4 <crc8+0x94>
 8000f96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d007      	beq.n	8000fb2 <crc8+0x82>
 8000fa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fa6:	085b      	lsrs	r3, r3, #1
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	4053      	eors	r3, r2
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	e003      	b.n	8000fba <crc8+0x8a>
 8000fb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fb6:	085b      	lsrs	r3, r3, #1
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	61fb      	str	r3, [r7, #28]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	2b07      	cmp	r3, #7
 8000fc8:	dde5      	ble.n	8000f96 <crc8+0x66>
		for (size_t i = 0; i < length; i++) {
 8000fca:	6a3b      	ldr	r3, [r7, #32]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	623b      	str	r3, [r7, #32]
 8000fd0:	6a3a      	ldr	r2, [r7, #32]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d3d2      	bcc.n	8000f7e <crc8+0x4e>
		}
		crc = crc ^ xorOut;
 8000fd8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000fdc:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000fe0:	4053      	eors	r3, r2
 8000fe2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000fe6:	e056      	b.n	8001096 <crc8+0x166>
	} else {
		for (size_t i = 0; i < length; i++) {
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61bb      	str	r3, [r7, #24]
 8000fec:	e037      	b.n	800105e <crc8+0x12e>
			crc ^= refIn ? reverseBits(data[i]) : data[i];
 8000fee:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d008      	beq.n	8001008 <crc8+0xd8>
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff72 	bl	8000ee8 <reverseBits>
 8001004:	4603      	mov	r3, r0
 8001006:	e003      	b.n	8001010 <crc8+0xe0>
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	4413      	add	r3, r2
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b25a      	sxtb	r2, r3
 8001012:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001016:	4053      	eors	r3, r2
 8001018:	b25b      	sxtb	r3, r3
 800101a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for (int j = 0; j < 8; j++) crc = (crc & 0x80) ? (crc << 1) ^ poly : crc << 1;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	e016      	b.n	8001052 <crc8+0x122>
 8001024:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001028:	2b00      	cmp	r3, #0
 800102a:	da09      	bge.n	8001040 <crc8+0x110>
 800102c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	b25a      	sxtb	r2, r3
 8001034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001038:	4053      	eors	r3, r2
 800103a:	b25b      	sxtb	r3, r3
 800103c:	b2db      	uxtb	r3, r3
 800103e:	e003      	b.n	8001048 <crc8+0x118>
 8001040:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	b2db      	uxtb	r3, r3
 8001048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	2b07      	cmp	r3, #7
 8001056:	dde5      	ble.n	8001024 <crc8+0xf4>
		for (size_t i = 0; i < length; i++) {
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	3301      	adds	r3, #1
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	429a      	cmp	r2, r3
 8001064:	d3c3      	bcc.n	8000fee <crc8+0xbe>
		}
		crc = refOut ? reverseBits(crc) ^ xorOut : crc ^ xorOut;
 8001066:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800106a:	2b00      	cmp	r3, #0
 800106c:	d00b      	beq.n	8001086 <crc8+0x156>
 800106e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff ff38 	bl	8000ee8 <reverseBits>
 8001078:	4603      	mov	r3, r0
 800107a:	461a      	mov	r2, r3
 800107c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001080:	4053      	eors	r3, r2
 8001082:	b2db      	uxtb	r3, r3
 8001084:	e005      	b.n	8001092 <crc8+0x162>
 8001086:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800108a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800108e:	4053      	eors	r3, r2
 8001090:	b2db      	uxtb	r3, r3
 8001092:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
    return crc;
 8001096:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800109a:	4618      	mov	r0, r3
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <checkCRC>:
struct motor_sensor_t wheelsensor;
uint8_t commandBuffer[10];


uint8_t checkCRC(uint8_t *Buffer)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af04      	add	r7, sp, #16
 80010aa:	6078      	str	r0, [r7, #4]
	if (crc8(Buffer, 9, CRC8_MAXIM_POLY, CRC8_MAXIM_INIT, CRC8_MAXIM_REFIN, CRC8_MAXIM_REFOUT, CRC8_MAXIM_XOROUT) == Buffer[9]){
 80010ac:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <checkCRC+0x50>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	4a11      	ldr	r2, [pc, #68]	; (80010f8 <checkCRC+0x54>)
 80010b2:	7812      	ldrb	r2, [r2, #0]
 80010b4:	2100      	movs	r1, #0
 80010b6:	9102      	str	r1, [sp, #8]
 80010b8:	9201      	str	r2, [sp, #4]
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	2300      	movs	r3, #0
 80010be:	2231      	movs	r2, #49	; 0x31
 80010c0:	2109      	movs	r1, #9
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ff34 	bl	8000f30 <crc8>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3309      	adds	r3, #9
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d101      	bne.n	80010da <checkCRC+0x36>
			return 1;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e007      	b.n	80010ea <checkCRC+0x46>
	}
	else if(Buffer[9]==0x00){
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	3309      	adds	r3, #9
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <checkCRC+0x44>
			return 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	e000      	b.n	80010ea <checkCRC+0x46>
		}
	else return 0;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000001 	.word	0x20000001

080010fc <receiveFromBuffer>:

void receiveFromBuffer()
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001100:	2219      	movs	r2, #25
 8001102:	4904      	ldr	r1, [pc, #16]	; (8001114 <receiveFromBuffer+0x18>)
 8001104:	4804      	ldr	r0, [pc, #16]	; (8001118 <receiveFromBuffer+0x1c>)
 8001106:	f007 f84e 	bl	80081a6 <HAL_UART_Receive_DMA>
	Parse_DMA_All(&wheelsensor);
 800110a:	4804      	ldr	r0, [pc, #16]	; (800111c <receiveFromBuffer+0x20>)
 800110c:	f000 f834 	bl	8001178 <Parse_DMA_All>
//	HAL_Delay(500);
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000088 	.word	0x20000088
 8001118:	2000051c 	.word	0x2000051c
 800111c:	200000bc 	.word	0x200000bc

08001120 <send>:

void send(uint8_t crc)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af04      	add	r7, sp, #16
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]
	if(crc)
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d011      	beq.n	8001154 <send+0x34>
	{
		commandBuffer[9] = crc8(commandBuffer, 9, CRC8_MAXIM_POLY, CRC8_MAXIM_INIT, CRC8_MAXIM_REFIN, CRC8_MAXIM_REFOUT, CRC8_MAXIM_XOROUT);
 8001130:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <send+0x48>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4a0d      	ldr	r2, [pc, #52]	; (800116c <send+0x4c>)
 8001136:	7812      	ldrb	r2, [r2, #0]
 8001138:	2100      	movs	r1, #0
 800113a:	9102      	str	r1, [sp, #8]
 800113c:	9201      	str	r2, [sp, #4]
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2300      	movs	r3, #0
 8001142:	2231      	movs	r2, #49	; 0x31
 8001144:	2109      	movs	r1, #9
 8001146:	480a      	ldr	r0, [pc, #40]	; (8001170 <send+0x50>)
 8001148:	f7ff fef2 	bl	8000f30 <crc8>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	4b07      	ldr	r3, [pc, #28]	; (8001170 <send+0x50>)
 8001152:	725a      	strb	r2, [r3, #9]
	}
	HAL_UART_Transmit(&huart2, commandBuffer, sizeof(commandBuffer),10);
 8001154:	230a      	movs	r3, #10
 8001156:	220a      	movs	r2, #10
 8001158:	4905      	ldr	r1, [pc, #20]	; (8001170 <send+0x50>)
 800115a:	4806      	ldr	r0, [pc, #24]	; (8001174 <send+0x54>)
 800115c:	f006 ff98 	bl	8008090 <HAL_UART_Transmit>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000000 	.word	0x20000000
 800116c:	20000001 	.word	0x20000001
 8001170:	200000d4 	.word	0x200000d4
 8001174:	2000051c 	.word	0x2000051c

08001178 <Parse_DMA_All>:
	uint8_t buf[] = {id, 0xA0, 0, 0, 0, 0, 0, 0, 0, mode};
	HAL_UART_Transmit(&huart2, buf, sizeof(buf),10);
}

void Parse_DMA_All(struct motor_sensor_t* sensor, uint8_t connected)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	if (!connected)
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	2b00      	cmp	r3, #0
 8001188:	f040 812f 	bne.w	80013ea <Parse_DMA_All+0x272>
	{
		if(sizeof(responseBufferH)>0)
			{
				sensor->leftii = responseBufferH[0];
 800118c:	4b9e      	ldr	r3, [pc, #632]	; (8001408 <Parse_DMA_All+0x290>)
 800118e:	781a      	ldrb	r2, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	701a      	strb	r2, [r3, #0]
				sensor->leftMode = (ddsm115_mode_t)responseBufferH[1];
 8001194:	4b9c      	ldr	r3, [pc, #624]	; (8001408 <Parse_DMA_All+0x290>)
 8001196:	785a      	ldrb	r2, [r3, #1]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	709a      	strb	r2, [r3, #2]
				uint16_t current = (uint16_t)(responseBufferH[2]) << 8 | (uint16_t)(responseBufferH[3]);
 800119c:	4b9a      	ldr	r3, [pc, #616]	; (8001408 <Parse_DMA_All+0x290>)
 800119e:	789b      	ldrb	r3, [r3, #2]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	4b98      	ldr	r3, [pc, #608]	; (8001408 <Parse_DMA_All+0x290>)
 80011a6:	78db      	ldrb	r3, [r3, #3]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	82fb      	strh	r3, [r7, #22]
				short currentR = current;
 80011b0:	8afb      	ldrh	r3, [r7, #22]
 80011b2:	82bb      	strh	r3, [r7, #20]
				if (currentR  > 32767){ currentR -= 0xFFFF; currentR--; }
				if (currentR >= 0) {
 80011b4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	db14      	blt.n	80011e6 <Parse_DMA_All+0x6e>
					sensor->leftCurrent = (float)currentR * (float)MAX_CURRENT / 32767.0;
 80011bc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fced 	bl	8000ba0 <__aeabi_i2f>
 80011c6:	4603      	mov	r3, r0
 80011c8:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fd3b 	bl	8000c48 <__aeabi_fmul>
 80011d2:	4603      	mov	r3, r0
 80011d4:	498d      	ldr	r1, [pc, #564]	; (800140c <Parse_DMA_All+0x294>)
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fdea 	bl	8000db0 <__aeabi_fdiv>
 80011dc:	4603      	mov	r3, r0
 80011de:	461a      	mov	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	e013      	b.n	800120e <Parse_DMA_All+0x96>
				} else {
					sensor->leftCurrent = (float)currentR * (float)MIN_CURRENT / -32767.0;
 80011e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fcd8 	bl	8000ba0 <__aeabi_i2f>
 80011f0:	4603      	mov	r3, r0
 80011f2:	f04f 4141 	mov.w	r1, #3238002688	; 0xc1000000
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fd26 	bl	8000c48 <__aeabi_fmul>
 80011fc:	4603      	mov	r3, r0
 80011fe:	4984      	ldr	r1, [pc, #528]	; (8001410 <Parse_DMA_All+0x298>)
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff fdd5 	bl	8000db0 <__aeabi_fdiv>
 8001206:	4603      	mov	r3, r0
 8001208:	461a      	mov	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	605a      	str	r2, [r3, #4]
				}
				uint16_t velocity = (uint16_t)(responseBufferH[4] << 8 | (uint16_t)(responseBufferH[5]));
 800120e:	4b7e      	ldr	r3, [pc, #504]	; (8001408 <Parse_DMA_All+0x290>)
 8001210:	791b      	ldrb	r3, [r3, #4]
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	b21a      	sxth	r2, r3
 8001216:	4b7c      	ldr	r3, [pc, #496]	; (8001408 <Parse_DMA_All+0x290>)
 8001218:	795b      	ldrb	r3, [r3, #5]
 800121a:	b21b      	sxth	r3, r3
 800121c:	4313      	orrs	r3, r2
 800121e:	b21b      	sxth	r3, r3
 8001220:	827b      	strh	r3, [r7, #18]
				velocityL = velocity;
 8001222:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001226:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <Parse_DMA_All+0x29c>)
 8001228:	801a      	strh	r2, [r3, #0]
				if (velocityL  > MAX_VELOCITY){ velocityL -= 0xFFFF; velocityL--; }
 800122a:	4b7a      	ldr	r3, [pc, #488]	; (8001414 <Parse_DMA_All+0x29c>)
 800122c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001230:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8001234:	dd11      	ble.n	800125a <Parse_DMA_All+0xe2>
 8001236:	4b77      	ldr	r3, [pc, #476]	; (8001414 <Parse_DMA_All+0x29c>)
 8001238:	f9b3 3000 	ldrsh.w	r3, [r3]
 800123c:	b29b      	uxth	r3, r3
 800123e:	3301      	adds	r3, #1
 8001240:	b29b      	uxth	r3, r3
 8001242:	b21a      	sxth	r2, r3
 8001244:	4b73      	ldr	r3, [pc, #460]	; (8001414 <Parse_DMA_All+0x29c>)
 8001246:	801a      	strh	r2, [r3, #0]
 8001248:	4b72      	ldr	r3, [pc, #456]	; (8001414 <Parse_DMA_All+0x29c>)
 800124a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124e:	b29b      	uxth	r3, r3
 8001250:	3b01      	subs	r3, #1
 8001252:	b29b      	uxth	r3, r3
 8001254:	b21a      	sxth	r2, r3
 8001256:	4b6f      	ldr	r3, [pc, #444]	; (8001414 <Parse_DMA_All+0x29c>)
 8001258:	801a      	strh	r2, [r3, #0]
				sensor->LeftVelocity = velocityL;
 800125a:	4b6e      	ldr	r3, [pc, #440]	; (8001414 <Parse_DMA_All+0x29c>)
 800125c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	819a      	strh	r2, [r3, #12]
				sensor->Leftwinding_temp = responseBufferH[6];
 8001264:	4b68      	ldr	r3, [pc, #416]	; (8001408 <Parse_DMA_All+0x290>)
 8001266:	799a      	ldrb	r2, [r3, #6]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	741a      	strb	r2, [r3, #16]
				sensor->Leftangle = round((float)responseBufferH[7] * (float)MAX_ANGLE / 255.0);
 800126c:	4b66      	ldr	r3, [pc, #408]	; (8001408 <Parse_DMA_All+0x290>)
 800126e:	79db      	ldrb	r3, [r3, #7]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fc91 	bl	8000b98 <__aeabi_ui2f>
 8001276:	4603      	mov	r3, r0
 8001278:	4967      	ldr	r1, [pc, #412]	; (8001418 <Parse_DMA_All+0x2a0>)
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff fce4 	bl	8000c48 <__aeabi_fmul>
 8001280:	4603      	mov	r3, r0
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f940 	bl	8000508 <__aeabi_f2d>
 8001288:	a35d      	add	r3, pc, #372	; (adr r3, 8001400 <Parse_DMA_All+0x288>)
 800128a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128e:	f7ff fabd 	bl	800080c <__aeabi_ddiv>
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	4610      	mov	r0, r2
 8001298:	4619      	mov	r1, r3
 800129a:	f009 fcdb 	bl	800ac54 <round>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	4610      	mov	r0, r2
 80012a4:	4619      	mov	r1, r3
 80012a6:	f7ff fb99 	bl	80009dc <__aeabi_d2iz>
 80012aa:	4603      	mov	r3, r0
 80012ac:	b21a      	sxth	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	825a      	strh	r2, [r3, #18]
				sensor->Righterror = responseBufferH[8];
 80012b2:	4b55      	ldr	r3, [pc, #340]	; (8001408 <Parse_DMA_All+0x290>)
 80012b4:	7a1a      	ldrb	r2, [r3, #8]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	75da      	strb	r2, [r3, #23]
		//		sprintf(mess, "Left sensor: %d\n",sensor->LeftVelocity);
		//		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
			}
			if(sizeof(responseBufferL)>0)
			{
				sensor->reightii = responseBufferL[0];
 80012ba:	4b58      	ldr	r3, [pc, #352]	; (800141c <Parse_DMA_All+0x2a4>)
 80012bc:	781a      	ldrb	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	705a      	strb	r2, [r3, #1]
				sensor->rightMode = (ddsm115_mode_t)responseBufferL[1];
 80012c2:	4b56      	ldr	r3, [pc, #344]	; (800141c <Parse_DMA_All+0x2a4>)
 80012c4:	785a      	ldrb	r2, [r3, #1]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	70da      	strb	r2, [r3, #3]
				uint16_t current = (uint16_t)(responseBufferL[2]) << 8 | (uint16_t)(responseBufferL[3]);
 80012ca:	4b54      	ldr	r3, [pc, #336]	; (800141c <Parse_DMA_All+0x2a4>)
 80012cc:	789b      	ldrb	r3, [r3, #2]
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	4b52      	ldr	r3, [pc, #328]	; (800141c <Parse_DMA_All+0x2a4>)
 80012d4:	78db      	ldrb	r3, [r3, #3]
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b21b      	sxth	r3, r3
 80012dc:	823b      	strh	r3, [r7, #16]
				short currentR = current;
 80012de:	8a3b      	ldrh	r3, [r7, #16]
 80012e0:	81fb      	strh	r3, [r7, #14]
				if (currentR  > 32767){ currentR -= 0xFFFF; currentR--; }
				if (currentR >= 0) {
 80012e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	db14      	blt.n	8001314 <Parse_DMA_All+0x19c>
					sensor->rightCurrent = (float)currentR * (float)MAX_CURRENT / 32767.0;
 80012ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fc56 	bl	8000ba0 <__aeabi_i2f>
 80012f4:	4603      	mov	r3, r0
 80012f6:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fca4 	bl	8000c48 <__aeabi_fmul>
 8001300:	4603      	mov	r3, r0
 8001302:	4942      	ldr	r1, [pc, #264]	; (800140c <Parse_DMA_All+0x294>)
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fd53 	bl	8000db0 <__aeabi_fdiv>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	e013      	b.n	800133c <Parse_DMA_All+0x1c4>
				} else {
					sensor->rightCurrent = (float)currentR * (float)MIN_CURRENT / -32767.0;
 8001314:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fc41 	bl	8000ba0 <__aeabi_i2f>
 800131e:	4603      	mov	r3, r0
 8001320:	f04f 4141 	mov.w	r1, #3238002688	; 0xc1000000
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fc8f 	bl	8000c48 <__aeabi_fmul>
 800132a:	4603      	mov	r3, r0
 800132c:	4938      	ldr	r1, [pc, #224]	; (8001410 <Parse_DMA_All+0x298>)
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fd3e 	bl	8000db0 <__aeabi_fdiv>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	609a      	str	r2, [r3, #8]
				}
				uint16_t velocity = (uint16_t)(responseBufferL[4] << 8 | (uint16_t)(responseBufferL[5]));
 800133c:	4b37      	ldr	r3, [pc, #220]	; (800141c <Parse_DMA_All+0x2a4>)
 800133e:	791b      	ldrb	r3, [r3, #4]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	4b35      	ldr	r3, [pc, #212]	; (800141c <Parse_DMA_All+0x2a4>)
 8001346:	795b      	ldrb	r3, [r3, #5]
 8001348:	b21b      	sxth	r3, r3
 800134a:	4313      	orrs	r3, r2
 800134c:	b21b      	sxth	r3, r3
 800134e:	81bb      	strh	r3, [r7, #12]
				velocityR = velocity;
 8001350:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001354:	4b32      	ldr	r3, [pc, #200]	; (8001420 <Parse_DMA_All+0x2a8>)
 8001356:	801a      	strh	r2, [r3, #0]
				if (velocityR  > MAX_VELOCITY){ velocityR -= 0xFFFF; velocityR--; }
 8001358:	4b31      	ldr	r3, [pc, #196]	; (8001420 <Parse_DMA_All+0x2a8>)
 800135a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800135e:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8001362:	dd11      	ble.n	8001388 <Parse_DMA_All+0x210>
 8001364:	4b2e      	ldr	r3, [pc, #184]	; (8001420 <Parse_DMA_All+0x2a8>)
 8001366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800136a:	b29b      	uxth	r3, r3
 800136c:	3301      	adds	r3, #1
 800136e:	b29b      	uxth	r3, r3
 8001370:	b21a      	sxth	r2, r3
 8001372:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <Parse_DMA_All+0x2a8>)
 8001374:	801a      	strh	r2, [r3, #0]
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <Parse_DMA_All+0x2a8>)
 8001378:	f9b3 3000 	ldrsh.w	r3, [r3]
 800137c:	b29b      	uxth	r3, r3
 800137e:	3b01      	subs	r3, #1
 8001380:	b29b      	uxth	r3, r3
 8001382:	b21a      	sxth	r2, r3
 8001384:	4b26      	ldr	r3, [pc, #152]	; (8001420 <Parse_DMA_All+0x2a8>)
 8001386:	801a      	strh	r2, [r3, #0]
				sensor->RightVelocity = velocityR;
 8001388:	4b25      	ldr	r3, [pc, #148]	; (8001420 <Parse_DMA_All+0x2a8>)
 800138a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	81da      	strh	r2, [r3, #14]
				sensor->Rightwinding_temp = responseBufferL[6];
 8001392:	4b22      	ldr	r3, [pc, #136]	; (800141c <Parse_DMA_All+0x2a4>)
 8001394:	799a      	ldrb	r2, [r3, #6]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	745a      	strb	r2, [r3, #17]
				sensor->Rightangle = round((float)responseBufferL[7] * (float)MAX_ANGLE / 255.0);
 800139a:	4b20      	ldr	r3, [pc, #128]	; (800141c <Parse_DMA_All+0x2a4>)
 800139c:	79db      	ldrb	r3, [r3, #7]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff fbfa 	bl	8000b98 <__aeabi_ui2f>
 80013a4:	4603      	mov	r3, r0
 80013a6:	491c      	ldr	r1, [pc, #112]	; (8001418 <Parse_DMA_All+0x2a0>)
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff fc4d 	bl	8000c48 <__aeabi_fmul>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f8a9 	bl	8000508 <__aeabi_f2d>
 80013b6:	a312      	add	r3, pc, #72	; (adr r3, 8001400 <Parse_DMA_All+0x288>)
 80013b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013bc:	f7ff fa26 	bl	800080c <__aeabi_ddiv>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	4610      	mov	r0, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	f009 fc44 	bl	800ac54 <round>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	f7ff fb02 	bl	80009dc <__aeabi_d2iz>
 80013d8:	4603      	mov	r3, r0
 80013da:	b21a      	sxth	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	829a      	strh	r2, [r3, #20]
				sensor->Righterror = responseBufferL[8];
 80013e0:	4b0e      	ldr	r3, [pc, #56]	; (800141c <Parse_DMA_All+0x2a4>)
 80013e2:	7a1a      	ldrb	r2, [r3, #8]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	75da      	strb	r2, [r3, #23]
		sensor->LeftVelocity = 0;
		sensor->RightVelocity = 0;
	}


}
 80013e8:	e005      	b.n	80013f6 <Parse_DMA_All+0x27e>
		sensor->LeftVelocity = 0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	819a      	strh	r2, [r3, #12]
		sensor->RightVelocity = 0;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	81da      	strh	r2, [r3, #14]
}
 80013f6:	bf00      	nop
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	00000000 	.word	0x00000000
 8001404:	406fe000 	.word	0x406fe000
 8001408:	200000a4 	.word	0x200000a4
 800140c:	46fffe00 	.word	0x46fffe00
 8001410:	c6fffe00 	.word	0xc6fffe00
 8001414:	20000086 	.word	0x20000086
 8001418:	43b40000 	.word	0x43b40000
 800141c:	200000b0 	.word	0x200000b0
 8001420:	20000084 	.word	0x20000084

08001424 <setVelocity>:

uint8_t setVelocity(uint8_t id, int16_t velocity, uint8_t acceleration)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
 800142e:	460b      	mov	r3, r1
 8001430:	80bb      	strh	r3, [r7, #4]
 8001432:	4613      	mov	r3, r2
 8001434:	71bb      	strb	r3, [r7, #6]
	if(velocity > MAX_VELOCITY) velocity = MAX_VELOCITY;
 8001436:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800143a:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 800143e:	dd02      	ble.n	8001446 <setVelocity+0x22>
 8001440:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 8001444:	80bb      	strh	r3, [r7, #4]
	if(velocity < MIN_VELOCITY) velocity = MIN_VELOCITY;
 8001446:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800144a:	f513 7fa5 	cmn.w	r3, #330	; 0x14a
 800144e:	da02      	bge.n	8001456 <setVelocity+0x32>
 8001450:	f64f 63b6 	movw	r3, #65206	; 0xfeb6
 8001454:	80bb      	strh	r3, [r7, #4]
	uint16_t velocityRecalc = abs(velocity);
 8001456:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	bfb8      	it	lt
 800145e:	425b      	neglt	r3, r3
 8001460:	83fb      	strh	r3, [r7, #30]
	if(velocity < 0 && velocity != 0) velocityRecalc = 0xFFFF - velocityRecalc + 1;
 8001462:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001466:	2b00      	cmp	r3, #0
 8001468:	da06      	bge.n	8001478 <setVelocity+0x54>
 800146a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d002      	beq.n	8001478 <setVelocity+0x54>
 8001472:	8bfb      	ldrh	r3, [r7, #30]
 8001474:	425b      	negs	r3, r3
 8001476:	83fb      	strh	r3, [r7, #30]
	uint8_t velocityHighByte = (uint8_t)(velocityRecalc >> 8) & 0xFF;
 8001478:	8bfb      	ldrh	r3, [r7, #30]
 800147a:	0a1b      	lsrs	r3, r3, #8
 800147c:	b29b      	uxth	r3, r3
 800147e:	75fb      	strb	r3, [r7, #23]
	uint8_t velocityLowByte = (uint8_t) (velocityRecalc) & 0xFF;
 8001480:	8bfb      	ldrh	r3, [r7, #30]
 8001482:	75bb      	strb	r3, [r7, #22]
	uint8_t buf[] = {id, 0x64, velocityHighByte, velocityLowByte, 0, 0, acceleration, 0, 0, 0};
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	733b      	strb	r3, [r7, #12]
 8001488:	2364      	movs	r3, #100	; 0x64
 800148a:	737b      	strb	r3, [r7, #13]
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	73bb      	strb	r3, [r7, #14]
 8001490:	7dbb      	ldrb	r3, [r7, #22]
 8001492:	73fb      	strb	r3, [r7, #15]
 8001494:	2300      	movs	r3, #0
 8001496:	743b      	strb	r3, [r7, #16]
 8001498:	2300      	movs	r3, #0
 800149a:	747b      	strb	r3, [r7, #17]
 800149c:	79bb      	ldrb	r3, [r7, #6]
 800149e:	74bb      	strb	r3, [r7, #18]
 80014a0:	2300      	movs	r3, #0
 80014a2:	74fb      	strb	r3, [r7, #19]
 80014a4:	2300      	movs	r3, #0
 80014a6:	753b      	strb	r3, [r7, #20]
 80014a8:	2300      	movs	r3, #0
 80014aa:	757b      	strb	r3, [r7, #21]
	for(int i = 0; i < 10; i++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	61bb      	str	r3, [r7, #24]
 80014b0:	e00c      	b.n	80014cc <setVelocity+0xa8>
	{
		commandBuffer[i] = buf[i];
 80014b2:	f107 020c 	add.w	r2, r7, #12
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	4413      	add	r3, r2
 80014ba:	7819      	ldrb	r1, [r3, #0]
 80014bc:	4a09      	ldr	r2, [pc, #36]	; (80014e4 <setVelocity+0xc0>)
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	4413      	add	r3, r2
 80014c2:	460a      	mov	r2, r1
 80014c4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 10; i++)
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	3301      	adds	r3, #1
 80014ca:	61bb      	str	r3, [r7, #24]
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	2b09      	cmp	r3, #9
 80014d0:	ddef      	ble.n	80014b2 <setVelocity+0x8e>
	}
	send(1);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f7ff fe24 	bl	8001120 <send>
	//receive();
	//parse(DDSM115_PROTOCOL_V2);
	return 0;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3720      	adds	r7, #32
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200000d4 	.word	0x200000d4

080014e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ee:	4b20      	ldr	r3, [pc, #128]	; (8001570 <MX_DMA_Init+0x88>)
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	4a1f      	ldr	r2, [pc, #124]	; (8001570 <MX_DMA_Init+0x88>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6153      	str	r3, [r2, #20]
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <MX_DMA_Init+0x88>)
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2105      	movs	r1, #5
 800150a:	200c      	movs	r0, #12
 800150c:	f001 fecf 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001510:	200c      	movs	r0, #12
 8001512:	f001 fee8 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2105      	movs	r1, #5
 800151a:	200d      	movs	r0, #13
 800151c:	f001 fec7 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001520:	200d      	movs	r0, #13
 8001522:	f001 fee0 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2105      	movs	r1, #5
 800152a:	200e      	movs	r0, #14
 800152c:	f001 febf 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001530:	200e      	movs	r0, #14
 8001532:	f001 fed8 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2105      	movs	r1, #5
 800153a:	200f      	movs	r0, #15
 800153c:	f001 feb7 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001540:	200f      	movs	r0, #15
 8001542:	f001 fed0 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2105      	movs	r1, #5
 800154a:	2010      	movs	r0, #16
 800154c:	f001 feaf 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001550:	2010      	movs	r0, #16
 8001552:	f001 fec8 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	2011      	movs	r0, #17
 800155c:	f001 fea7 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001560:	2011      	movs	r0, #17
 8001562:	f001 fec0 	bl	80032e6 <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000

08001574 <checksum>:
/* USER CODE BEGIN PD */



uint8_t checksum(uint8_t *data, uint8_t len)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	460b      	mov	r3, r1
 800157e:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < len - 1; i++)
 8001584:	2300      	movs	r3, #0
 8001586:	73bb      	strb	r3, [r7, #14]
 8001588:	e009      	b.n	800159e <checksum+0x2a>
	{
		crc += data[i];
 800158a:	7bbb      	ldrb	r3, [r7, #14]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	4413      	add	r3, r2
 8001590:	781a      	ldrb	r2, [r3, #0]
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	4413      	add	r3, r2
 8001596:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < len - 1; i++)
 8001598:	7bbb      	ldrb	r3, [r7, #14]
 800159a:	3301      	adds	r3, #1
 800159c:	73bb      	strb	r3, [r7, #14]
 800159e:	7bba      	ldrb	r2, [r7, #14]
 80015a0:	78fb      	ldrb	r3, [r7, #3]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	429a      	cmp	r2, r3
 80015a6:	dbf0      	blt.n	800158a <checksum+0x16>
	}
	return crc;
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <HostMessageParse>:

void HostMessageParse(uint8_t *receiveBytes, MotorControl *motors)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	uint8_t data[14];
	for (uint8_t i = 0; i < 14; i++)
 80015be:	2300      	movs	r3, #0
 80015c0:	75fb      	strb	r3, [r7, #23]
 80015c2:	e00b      	b.n	80015dc <HostMessageParse+0x28>
	{
		data[i] = receiveBytes[i];
 80015c4:	7dfb      	ldrb	r3, [r7, #23]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	441a      	add	r2, r3
 80015ca:	7dfb      	ldrb	r3, [r7, #23]
 80015cc:	7812      	ldrb	r2, [r2, #0]
 80015ce:	3318      	adds	r3, #24
 80015d0:	443b      	add	r3, r7
 80015d2:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (uint8_t i = 0; i < 14; i++)
 80015d6:	7dfb      	ldrb	r3, [r7, #23]
 80015d8:	3301      	adds	r3, #1
 80015da:	75fb      	strb	r3, [r7, #23]
 80015dc:	7dfb      	ldrb	r3, [r7, #23]
 80015de:	2b0d      	cmp	r3, #13
 80015e0:	d9f0      	bls.n	80015c4 <HostMessageParse+0x10>
	}
	uint8_t checking = checksum(data, 14);
 80015e2:	f107 0308 	add.w	r3, r7, #8
 80015e6:	210e      	movs	r1, #14
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ffc3 	bl	8001574 <checksum>
 80015ee:	4603      	mov	r3, r0
 80015f0:	75bb      	strb	r3, [r7, #22]
	if (checking == data[13])
 80015f2:	7d7b      	ldrb	r3, [r7, #21]
 80015f4:	7dba      	ldrb	r2, [r7, #22]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d12f      	bne.n	800165a <HostMessageParse+0xa6>
	{
		motors->HLeftID = data[1];
 80015fa:	7a7a      	ldrb	r2, [r7, #9]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	701a      	strb	r2, [r3, #0]
		motors->HLeftSpeed = (data[2] << 8) | data[3];
 8001600:	7abb      	ldrb	r3, [r7, #10]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	b21a      	sxth	r2, r3
 8001606:	7afb      	ldrb	r3, [r7, #11]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21a      	sxth	r2, r3
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	809a      	strh	r2, [r3, #4]
		motors->HRightID = data[4];
 8001612:	7b3a      	ldrb	r2, [r7, #12]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	705a      	strb	r2, [r3, #1]
		motors->HRightSpeed = (data[5] << 8) | data[6];
 8001618:	7b7b      	ldrb	r3, [r7, #13]
 800161a:	021b      	lsls	r3, r3, #8
 800161c:	b21a      	sxth	r2, r3
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	b21b      	sxth	r3, r3
 8001622:	4313      	orrs	r3, r2
 8001624:	b21a      	sxth	r2, r3
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	80da      	strh	r2, [r3, #6]
		motors->LLeftID = data[7];
 800162a:	7bfa      	ldrb	r2, [r7, #15]
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	709a      	strb	r2, [r3, #2]
		motors->LLeftSpeed = (data[8] << 8) | data[9];
 8001630:	7c3b      	ldrb	r3, [r7, #16]
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	b21a      	sxth	r2, r3
 8001636:	7c7b      	ldrb	r3, [r7, #17]
 8001638:	b21b      	sxth	r3, r3
 800163a:	4313      	orrs	r3, r2
 800163c:	b21a      	sxth	r2, r3
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	811a      	strh	r2, [r3, #8]
		motors->LRightID = data[10];
 8001642:	7cba      	ldrb	r2, [r7, #18]
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	70da      	strb	r2, [r3, #3]
		motors->LRightSpeed = (data[11] << 8) | data[12];
 8001648:	7cfb      	ldrb	r3, [r7, #19]
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	b21a      	sxth	r2, r3
 800164e:	7d3b      	ldrb	r3, [r7, #20]
 8001650:	b21b      	sxth	r3, r3
 8001652:	4313      	orrs	r3, r2
 8001654:	b21a      	sxth	r2, r3
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	815a      	strh	r2, [r3, #10]
	}
	memset(receiveBytes, 0, sizeof(receiveBytes));
 800165a:	2204      	movs	r2, #4
 800165c:	2100      	movs	r1, #0
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f008 fe66 	bl	800a330 <memset>
}
 8001664:	bf00      	nop
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <d80nk_read>:

void d80nk_read()
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
	GPIO_PinState pinStates[NUM_PROX];
	pinStates[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 8001672:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001676:	481c      	ldr	r0, [pc, #112]	; (80016e8 <d80nk_read+0x7c>)
 8001678:	f002 fc74 	bl	8003f64 <HAL_GPIO_ReadPin>
 800167c:	4603      	mov	r3, r0
 800167e:	713b      	strb	r3, [r7, #4]
	pinStates[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8001680:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001684:	4818      	ldr	r0, [pc, #96]	; (80016e8 <d80nk_read+0x7c>)
 8001686:	f002 fc6d 	bl	8003f64 <HAL_GPIO_ReadPin>
 800168a:	4603      	mov	r3, r0
 800168c:	717b      	strb	r3, [r7, #5]
	pinStates[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 800168e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001692:	4815      	ldr	r0, [pc, #84]	; (80016e8 <d80nk_read+0x7c>)
 8001694:	f002 fc66 	bl	8003f64 <HAL_GPIO_ReadPin>
 8001698:	4603      	mov	r3, r0
 800169a:	71bb      	strb	r3, [r7, #6]
	pinStates[3] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 800169c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a0:	4811      	ldr	r0, [pc, #68]	; (80016e8 <d80nk_read+0x7c>)
 80016a2:	f002 fc5f 	bl	8003f64 <HAL_GPIO_ReadPin>
 80016a6:	4603      	mov	r3, r0
 80016a8:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 4; i++)
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	e013      	b.n	80016d8 <d80nk_read+0x6c>
	{
		if (pinStates[i] == GPIO_PIN_SET)
 80016b0:	1d3a      	adds	r2, r7, #4
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	4413      	add	r3, r2
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d105      	bne.n	80016c8 <d80nk_read+0x5c>
		{
			d80nk_[i] = '0';
 80016bc:	4a0b      	ldr	r2, [pc, #44]	; (80016ec <d80nk_read+0x80>)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	4413      	add	r3, r2
 80016c2:	2230      	movs	r2, #48	; 0x30
 80016c4:	701a      	strb	r2, [r3, #0]
 80016c6:	e004      	b.n	80016d2 <d80nk_read+0x66>
		}
		else
		{
			d80nk_[i] = '1';
 80016c8:	4a08      	ldr	r2, [pc, #32]	; (80016ec <d80nk_read+0x80>)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4413      	add	r3, r2
 80016ce:	2231      	movs	r2, #49	; 0x31
 80016d0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	3301      	adds	r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2b03      	cmp	r3, #3
 80016dc:	dde8      	ble.n	80016b0 <d80nk_read+0x44>
			//			sprintf(message,"Sensor ON\n");
			//			HAL_UART_Transmit(&huart3, message, sizeof(message), HAL_MAX_DELAY);
		}
	}
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40010c00 	.word	0x40010c00
 80016ec:	200000e0 	.word	0x200000e0

080016f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4a06      	ldr	r2, [pc, #24]	; (8001718 <vApplicationGetIdleTaskMemory+0x28>)
 8001700:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	4a05      	ldr	r2, [pc, #20]	; (800171c <vApplicationGetIdleTaskMemory+0x2c>)
 8001706:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2280      	movs	r2, #128	; 0x80
 800170c:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 800170e:	bf00      	nop
 8001710:	3714      	adds	r7, #20
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr
 8001718:	2000013c 	.word	0x2000013c
 800171c:	20000190 	.word	0x20000190

08001720 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af02      	add	r7, sp, #8
  /* definition and creation of defaultTask */
//  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
//  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

  /* USER CODE BEGIN RTOS_THREADS */
	xTaskCreate(Serial_Task, "Serial_Task_", 128, NULL, 4, &Serial_Task_Handler);
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <MX_FREERTOS_Init+0x60>)
 8001728:	9301      	str	r3, [sp, #4]
 800172a:	2304      	movs	r3, #4
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	2300      	movs	r3, #0
 8001730:	2280      	movs	r2, #128	; 0x80
 8001732:	4914      	ldr	r1, [pc, #80]	; (8001784 <MX_FREERTOS_Init+0x64>)
 8001734:	4814      	ldr	r0, [pc, #80]	; (8001788 <MX_FREERTOS_Init+0x68>)
 8001736:	f007 fd61 	bl	80091fc <xTaskCreate>
	xTaskCreate(Sensor_Task, "Sensor_Task", 128, NULL, 3, &Sensor_Task_Handler);
 800173a:	4b14      	ldr	r3, [pc, #80]	; (800178c <MX_FREERTOS_Init+0x6c>)
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	2303      	movs	r3, #3
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	2280      	movs	r2, #128	; 0x80
 8001746:	4912      	ldr	r1, [pc, #72]	; (8001790 <MX_FREERTOS_Init+0x70>)
 8001748:	4812      	ldr	r0, [pc, #72]	; (8001794 <MX_FREERTOS_Init+0x74>)
 800174a:	f007 fd57 	bl	80091fc <xTaskCreate>
	xTaskCreate(IMU_Task, "IMU_Task", 128, NULL, 3, IMU_Task_Handler);
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <MX_FREERTOS_Init+0x78>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2303      	movs	r3, #3
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2300      	movs	r3, #0
 800175a:	2280      	movs	r2, #128	; 0x80
 800175c:	490f      	ldr	r1, [pc, #60]	; (800179c <MX_FREERTOS_Init+0x7c>)
 800175e:	4810      	ldr	r0, [pc, #64]	; (80017a0 <MX_FREERTOS_Init+0x80>)
 8001760:	f007 fd4c 	bl	80091fc <xTaskCreate>
	xTaskCreate(Feedback_Task, "Feedback_Task", 128, NULL, 3, Feedback_Task_Handler);
 8001764:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <MX_FREERTOS_Init+0x84>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	2303      	movs	r3, #3
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	2300      	movs	r3, #0
 8001770:	2280      	movs	r2, #128	; 0x80
 8001772:	490d      	ldr	r1, [pc, #52]	; (80017a8 <MX_FREERTOS_Init+0x88>)
 8001774:	480d      	ldr	r0, [pc, #52]	; (80017ac <MX_FREERTOS_Init+0x8c>)
 8001776:	f007 fd41 	bl	80091fc <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2000012c 	.word	0x2000012c
 8001784:	0800acf8 	.word	0x0800acf8
 8001788:	0800194d 	.word	0x0800194d
 800178c:	20000130 	.word	0x20000130
 8001790:	0800ad08 	.word	0x0800ad08
 8001794:	08001c11 	.word	0x08001c11
 8001798:	20000134 	.word	0x20000134
 800179c:	0800ad14 	.word	0x0800ad14
 80017a0:	08001c55 	.word	0x08001c55
 80017a4:	20000138 	.word	0x20000138
 80017a8:	0800ad20 	.word	0x0800ad20
 80017ac:	08001a39 	.word	0x08001a39

080017b0 <HAL_TIM_PeriodElapsedCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a10      	ldr	r2, [pc, #64]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d117      	bne.n	80017f0 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		if (huart2Received)
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <HAL_TIM_PeriodElapsedCallback+0x28>
		{
			huart2Received = 0; // Reset the flag
 80017ca:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
			timerCounter = 0;	// Reset the timer counter
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
			{
				timerCounter = 1;
			}
		}
	}
}
 80017d6:	e00b      	b.n	80017f0 <HAL_TIM_PeriodElapsedCallback+0x40>
			timerCounter++;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	3301      	adds	r3, #1
 80017de:	4a09      	ldr	r2, [pc, #36]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80017e0:	6013      	str	r3, [r2, #0]
			if (timerCounter >= 2) // Adjust the value based on your timer period (e.g., 2 for 1 second if the timer period is 0.5 seconds)
 80017e2:	4b08      	ldr	r3, [pc, #32]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d902      	bls.n	80017f0 <HAL_TIM_PeriodElapsedCallback+0x40>
				timerCounter = 1;
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	2000048c 	.word	0x2000048c
 8001800:	20000125 	.word	0x20000125
 8001804:	20000128 	.word	0x20000128

08001808 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b08b      	sub	sp, #44	; 0x2c
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	if (huart == &huart1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a44      	ldr	r2, [pc, #272]	; (8001924 <HAL_UART_RxCpltCallback+0x11c>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d10e      	bne.n	8001836 <HAL_UART_RxCpltCallback+0x2e>
	{
		memcpy(receiveBytes, receiveBuff, sizeof(receiveBuff));
 8001818:	4a43      	ldr	r2, [pc, #268]	; (8001928 <HAL_UART_RxCpltCallback+0x120>)
 800181a:	4b44      	ldr	r3, [pc, #272]	; (800192c <HAL_UART_RxCpltCallback+0x124>)
 800181c:	4614      	mov	r4, r2
 800181e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001820:	c407      	stmia	r4!, {r0, r1, r2}
 8001822:	8023      	strh	r3, [r4, #0]
		HostMessageParse(receiveBytes, &motors);
 8001824:	4942      	ldr	r1, [pc, #264]	; (8001930 <HAL_UART_RxCpltCallback+0x128>)
 8001826:	4840      	ldr	r0, [pc, #256]	; (8001928 <HAL_UART_RxCpltCallback+0x120>)
 8001828:	f7ff fec4 	bl	80015b4 <HostMessageParse>
		HAL_UART_Receive_DMA(&huart1, receiveBuff, sizeof(receiveBuff));
 800182c:	220e      	movs	r2, #14
 800182e:	493f      	ldr	r1, [pc, #252]	; (800192c <HAL_UART_RxCpltCallback+0x124>)
 8001830:	483c      	ldr	r0, [pc, #240]	; (8001924 <HAL_UART_RxCpltCallback+0x11c>)
 8001832:	f006 fcb8 	bl	80081a6 <HAL_UART_Receive_DMA>
	}

	if (huart == &huart2)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a3e      	ldr	r2, [pc, #248]	; (8001934 <HAL_UART_RxCpltCallback+0x12c>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d16e      	bne.n	800191c <HAL_UART_RxCpltCallback+0x114>
	{
		huart2Received = 1;
 800183e:	4b3e      	ldr	r3, [pc, #248]	; (8001938 <HAL_UART_RxCpltCallback+0x130>)
 8001840:	2201      	movs	r2, #1
 8001842:	701a      	strb	r2, [r3, #0]
		timerCounter = 0;
 8001844:	4b3d      	ldr	r3, [pc, #244]	; (800193c <HAL_UART_RxCpltCallback+0x134>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
		short len = strlen(responseBuffer);
 800184a:	483d      	ldr	r0, [pc, #244]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 800184c:	f7fe fcf0 	bl	8000230 <strlen>
 8001850:	4603      	mov	r3, r0
 8001852:	847b      	strh	r3, [r7, #34]	; 0x22
		short arraysz = sizeof(responseBuffer) / sizeof(*responseBuffer);
 8001854:	2319      	movs	r3, #25
 8001856:	843b      	strh	r3, [r7, #32]
		for (int i = 0; i < arraysz; i++)
 8001858:	2300      	movs	r3, #0
 800185a:	627b      	str	r3, [r7, #36]	; 0x24
 800185c:	e04f      	b.n	80018fe <HAL_UART_RxCpltCallback+0xf6>
		{
			if (responseBuffer[i] == motors.HLeftID)
 800185e:	4a38      	ldr	r2, [pc, #224]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	4413      	add	r3, r2
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	4b32      	ldr	r3, [pc, #200]	; (8001930 <HAL_UART_RxCpltCallback+0x128>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d11e      	bne.n	80018ac <HAL_UART_RxCpltCallback+0xa4>
			{
				uint8_t sigmentBuffer[10];
				memcpy(sigmentBuffer, &responseBuffer[i], 10);
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	4a33      	ldr	r2, [pc, #204]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 8001872:	441a      	add	r2, r3
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	6810      	ldr	r0, [r2, #0]
 800187a:	6851      	ldr	r1, [r2, #4]
 800187c:	c303      	stmia	r3!, {r0, r1}
 800187e:	8912      	ldrh	r2, [r2, #8]
 8001880:	801a      	strh	r2, [r3, #0]
				uint8_t checking = checkCRC(&sigmentBuffer);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fc0c 	bl	80010a4 <checkCRC>
 800188c:	4603      	mov	r3, r0
 800188e:	77bb      	strb	r3, [r7, #30]
				if (checking)
 8001890:	7fbb      	ldrb	r3, [r7, #30]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d030      	beq.n	80018f8 <HAL_UART_RxCpltCallback+0xf0>
				{
					memcpy(responseBufferL, &responseBuffer[i], 10);
 8001896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001898:	4a29      	ldr	r2, [pc, #164]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 800189a:	441a      	add	r2, r3
 800189c:	4b29      	ldr	r3, [pc, #164]	; (8001944 <HAL_UART_RxCpltCallback+0x13c>)
 800189e:	6810      	ldr	r0, [r2, #0]
 80018a0:	6851      	ldr	r1, [r2, #4]
 80018a2:	6018      	str	r0, [r3, #0]
 80018a4:	6059      	str	r1, [r3, #4]
 80018a6:	8912      	ldrh	r2, [r2, #8]
 80018a8:	811a      	strh	r2, [r3, #8]
 80018aa:	e025      	b.n	80018f8 <HAL_UART_RxCpltCallback+0xf0>
				}
			}
			else if (responseBuffer[i] == motors.HRightID)
 80018ac:	4a24      	ldr	r2, [pc, #144]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	4413      	add	r3, r2
 80018b2:	781a      	ldrb	r2, [r3, #0]
 80018b4:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <HAL_UART_RxCpltCallback+0x128>)
 80018b6:	785b      	ldrb	r3, [r3, #1]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d11d      	bne.n	80018f8 <HAL_UART_RxCpltCallback+0xf0>
			{
				uint8_t sigmentBuffer[10];
				memcpy(sigmentBuffer, &responseBuffer[i], 10);
 80018bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018be:	4a20      	ldr	r2, [pc, #128]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 80018c0:	441a      	add	r2, r3
 80018c2:	f107 0308 	add.w	r3, r7, #8
 80018c6:	6810      	ldr	r0, [r2, #0]
 80018c8:	6851      	ldr	r1, [r2, #4]
 80018ca:	c303      	stmia	r3!, {r0, r1}
 80018cc:	8912      	ldrh	r2, [r2, #8]
 80018ce:	801a      	strh	r2, [r3, #0]
				uint8_t checking = checkCRC(&sigmentBuffer);
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fbe5 	bl	80010a4 <checkCRC>
 80018da:	4603      	mov	r3, r0
 80018dc:	77fb      	strb	r3, [r7, #31]
				if (checking)
 80018de:	7ffb      	ldrb	r3, [r7, #31]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d009      	beq.n	80018f8 <HAL_UART_RxCpltCallback+0xf0>
				{
					memcpy(responseBufferH, &responseBuffer[i], 10);
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	4a16      	ldr	r2, [pc, #88]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 80018e8:	441a      	add	r2, r3
 80018ea:	4b17      	ldr	r3, [pc, #92]	; (8001948 <HAL_UART_RxCpltCallback+0x140>)
 80018ec:	6810      	ldr	r0, [r2, #0]
 80018ee:	6851      	ldr	r1, [r2, #4]
 80018f0:	6018      	str	r0, [r3, #0]
 80018f2:	6059      	str	r1, [r3, #4]
 80018f4:	8912      	ldrh	r2, [r2, #8]
 80018f6:	811a      	strh	r2, [r3, #8]
		for (int i = 0; i < arraysz; i++)
 80018f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fa:	3301      	adds	r3, #1
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
 80018fe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001904:	429a      	cmp	r2, r3
 8001906:	dbaa      	blt.n	800185e <HAL_UART_RxCpltCallback+0x56>
				}
			}
		}
		memset(responseBuffer, 0, sizeof(responseBuffer));
 8001908:	2219      	movs	r2, #25
 800190a:	2100      	movs	r1, #0
 800190c:	480c      	ldr	r0, [pc, #48]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 800190e:	f008 fd0f 	bl	800a330 <memset>
		HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001912:	2219      	movs	r2, #25
 8001914:	490a      	ldr	r1, [pc, #40]	; (8001940 <HAL_UART_RxCpltCallback+0x138>)
 8001916:	4807      	ldr	r0, [pc, #28]	; (8001934 <HAL_UART_RxCpltCallback+0x12c>)
 8001918:	f006 fc45 	bl	80081a6 <HAL_UART_Receive_DMA>
	}
}
 800191c:	bf00      	nop
 800191e:	372c      	adds	r7, #44	; 0x2c
 8001920:	46bd      	mov	sp, r7
 8001922:	bd90      	pop	{r4, r7, pc}
 8001924:	200004d4 	.word	0x200004d4
 8001928:	200000e4 	.word	0x200000e4
 800192c:	200000f4 	.word	0x200000f4
 8001930:	20000104 	.word	0x20000104
 8001934:	2000051c 	.word	0x2000051c
 8001938:	20000125 	.word	0x20000125
 800193c:	20000128 	.word	0x20000128
 8001940:	20000088 	.word	0x20000088
 8001944:	200000b0 	.word	0x200000b0
 8001948:	200000a4 	.word	0x200000a4

0800194c <Serial_Task>:

void Serial_Task(void *argument)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim4);
 8001954:	482f      	ldr	r0, [pc, #188]	; (8001a14 <Serial_Task+0xc8>)
 8001956:	f005 fbed 	bl	8007134 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_DMA(&huart1, receiveBuff, sizeof(receiveBuff));
 800195a:	220e      	movs	r2, #14
 800195c:	492e      	ldr	r1, [pc, #184]	; (8001a18 <Serial_Task+0xcc>)
 800195e:	482f      	ldr	r0, [pc, #188]	; (8001a1c <Serial_Task+0xd0>)
 8001960:	f006 fc21 	bl	80081a6 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001964:	2219      	movs	r2, #25
 8001966:	492e      	ldr	r1, [pc, #184]	; (8001a20 <Serial_Task+0xd4>)
 8001968:	482e      	ldr	r0, [pc, #184]	; (8001a24 <Serial_Task+0xd8>)
 800196a:	f006 fc1c 	bl	80081a6 <HAL_UART_Receive_DMA>
	uint32_t send_delay = pdMS_TO_TICKS(100);
 800196e:	2364      	movs	r3, #100	; 0x64
 8001970:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		setVelocity(motors.HLeftID, motors.HLeftSpeed, 0);
 8001972:	4b2d      	ldr	r3, [pc, #180]	; (8001a28 <Serial_Task+0xdc>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <Serial_Task+0xdc>)
 800197a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	4619      	mov	r1, r3
 8001982:	f7ff fd4f 	bl	8001424 <setVelocity>
		vTaskDelay(L_R_delay * 3);
 8001986:	4b29      	ldr	r3, [pc, #164]	; (8001a2c <Serial_Task+0xe0>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	4618      	mov	r0, r3
 8001992:	f007 fd69 	bl	8009468 <vTaskDelay>
		setVelocity(motors.HRightID, motors.HRightSpeed, 0);
 8001996:	4b24      	ldr	r3, [pc, #144]	; (8001a28 <Serial_Task+0xdc>)
 8001998:	785b      	ldrb	r3, [r3, #1]
 800199a:	4618      	mov	r0, r3
 800199c:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <Serial_Task+0xdc>)
 800199e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80019a2:	2200      	movs	r2, #0
 80019a4:	4619      	mov	r1, r3
 80019a6:	f7ff fd3d 	bl	8001424 <setVelocity>
		vTaskDelay(L_R_delay * 2);
 80019aa:	4b20      	ldr	r3, [pc, #128]	; (8001a2c <Serial_Task+0xe0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	4618      	mov	r0, r3
 80019b2:	f007 fd59 	bl	8009468 <vTaskDelay>
		setVelocity(motors.LLeftID, motors.LLeftSpeed, 0);
 80019b6:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <Serial_Task+0xdc>)
 80019b8:	789b      	ldrb	r3, [r3, #2]
 80019ba:	4618      	mov	r0, r3
 80019bc:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <Serial_Task+0xdc>)
 80019be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80019c2:	2200      	movs	r2, #0
 80019c4:	4619      	mov	r1, r3
 80019c6:	f7ff fd2d 	bl	8001424 <setVelocity>
		vTaskDelay(L_R_delay * 1);
 80019ca:	4b18      	ldr	r3, [pc, #96]	; (8001a2c <Serial_Task+0xe0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f007 fd4a 	bl	8009468 <vTaskDelay>
		setVelocity(motors.LRightID, motors.LRightSpeed, 0);
 80019d4:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <Serial_Task+0xdc>)
 80019d6:	78db      	ldrb	r3, [r3, #3]
 80019d8:	4618      	mov	r0, r3
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <Serial_Task+0xdc>)
 80019dc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80019e0:	2200      	movs	r2, #0
 80019e2:	4619      	mov	r1, r3
 80019e4:	f7ff fd1e 	bl	8001424 <setVelocity>
		receiveFromBuffer();
 80019e8:	f7ff fb88 	bl	80010fc <receiveFromBuffer>
		Parse_DMA_All(&wheelsensor, timerCounter);
 80019ec:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <Serial_Task+0xe4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4619      	mov	r1, r3
 80019f2:	4810      	ldr	r0, [pc, #64]	; (8001a34 <Serial_Task+0xe8>)
 80019f4:	f7ff fbc0 	bl	8001178 <Parse_DMA_All>
		vTaskDelay(send_delay);
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f007 fd35 	bl	8009468 <vTaskDelay>
		//	  uint8_t str[30];
		//	  sprintf(str, "%L: %d R: %d\n", wheelsensor.LeftVelocity,  wheelsensor.RightVelocity);
		//	  HAL_UART_Transmit(&huart3, str, sizeof(str), HAL_MAX_DELAY);
		HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 80019fe:	2219      	movs	r2, #25
 8001a00:	4907      	ldr	r1, [pc, #28]	; (8001a20 <Serial_Task+0xd4>)
 8001a02:	4808      	ldr	r0, [pc, #32]	; (8001a24 <Serial_Task+0xd8>)
 8001a04:	f006 fbcf 	bl	80081a6 <HAL_UART_Receive_DMA>
		HAL_UART_Receive_DMA(&huart1, receiveBuff, sizeof(receiveBuff));
 8001a08:	220e      	movs	r2, #14
 8001a0a:	4903      	ldr	r1, [pc, #12]	; (8001a18 <Serial_Task+0xcc>)
 8001a0c:	4803      	ldr	r0, [pc, #12]	; (8001a1c <Serial_Task+0xd0>)
 8001a0e:	f006 fbca 	bl	80081a6 <HAL_UART_Receive_DMA>
	{
 8001a12:	e7ae      	b.n	8001972 <Serial_Task+0x26>
 8001a14:	2000048c 	.word	0x2000048c
 8001a18:	200000f4 	.word	0x200000f4
 8001a1c:	200004d4 	.word	0x200004d4
 8001a20:	20000088 	.word	0x20000088
 8001a24:	2000051c 	.word	0x2000051c
 8001a28:	20000104 	.word	0x20000104
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	20000128 	.word	0x20000128
 8001a34:	200000bc 	.word	0x200000bc

08001a38 <Feedback_Task>:
	}
}

void Feedback_Task(void *argument)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08c      	sub	sp, #48	; 0x30
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	uint32_t tick_delay = pdMS_TO_TICKS(200);
 8001a40:	23c8      	movs	r3, #200	; 0xc8
 8001a42:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(1)
	{
		uint8_t sendData[36];
		sendData[0] = 0x00;
 8001a44:	2300      	movs	r3, #0
 8001a46:	723b      	strb	r3, [r7, #8]
		sendData[1] = (wheelsensor.leftii) & 0xFF;
 8001a48:	4b6b      	ldr	r3, [pc, #428]	; (8001bf8 <Feedback_Task+0x1c0>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	727b      	strb	r3, [r7, #9]
		sendData[2] = ((wheelsensor.LeftVelocity)>>8) & 0xFF;
 8001a4e:	4b6a      	ldr	r3, [pc, #424]	; (8001bf8 <Feedback_Task+0x1c0>)
 8001a50:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a54:	121b      	asrs	r3, r3, #8
 8001a56:	b21b      	sxth	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	72bb      	strb	r3, [r7, #10]
		sendData[3] = wheelsensor.LeftVelocity & 0xFF;
 8001a5c:	4b66      	ldr	r3, [pc, #408]	; (8001bf8 <Feedback_Task+0x1c0>)
 8001a5e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	72fb      	strb	r3, [r7, #11]
		sendData[4] = wheelsensor.reightii & 0xFF;
 8001a66:	4b64      	ldr	r3, [pc, #400]	; (8001bf8 <Feedback_Task+0x1c0>)
 8001a68:	785b      	ldrb	r3, [r3, #1]
 8001a6a:	733b      	strb	r3, [r7, #12]
		sendData[5] = ((wheelsensor.RightVelocity)>>8) & 0xFF;
 8001a6c:	4b62      	ldr	r3, [pc, #392]	; (8001bf8 <Feedback_Task+0x1c0>)
 8001a6e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a72:	121b      	asrs	r3, r3, #8
 8001a74:	b21b      	sxth	r3, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	737b      	strb	r3, [r7, #13]
		sendData[6] = wheelsensor.RightVelocity & 0xFF;
 8001a7a:	4b5f      	ldr	r3, [pc, #380]	; (8001bf8 <Feedback_Task+0x1c0>)
 8001a7c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	73bb      	strb	r3, [r7, #14]
		sendData[7] = (my_95Q.Acc_x >> 8) & 0xFF;
 8001a84:	4b5d      	ldr	r3, [pc, #372]	; (8001bfc <Feedback_Task+0x1c4>)
 8001a86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a8a:	121b      	asrs	r3, r3, #8
 8001a8c:	b21b      	sxth	r3, r3
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	73fb      	strb	r3, [r7, #15]
		sendData[8] = my_95Q.Acc_x & 0XFF;
 8001a92:	4b5a      	ldr	r3, [pc, #360]	; (8001bfc <Feedback_Task+0x1c4>)
 8001a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	743b      	strb	r3, [r7, #16]
		sendData[9] = (my_95Q.Acc_y >> 8) & 0XFF;
 8001a9c:	4b57      	ldr	r3, [pc, #348]	; (8001bfc <Feedback_Task+0x1c4>)
 8001a9e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001aa2:	121b      	asrs	r3, r3, #8
 8001aa4:	b21b      	sxth	r3, r3
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	747b      	strb	r3, [r7, #17]
		sendData[10] = my_95Q.Acc_y & 0xFF;
 8001aaa:	4b54      	ldr	r3, [pc, #336]	; (8001bfc <Feedback_Task+0x1c4>)
 8001aac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	74bb      	strb	r3, [r7, #18]
		sendData[11] = (my_95Q.Acc_z >> 8) & 0xFF;
 8001ab4:	4b51      	ldr	r3, [pc, #324]	; (8001bfc <Feedback_Task+0x1c4>)
 8001ab6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001aba:	121b      	asrs	r3, r3, #8
 8001abc:	b21b      	sxth	r3, r3
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	74fb      	strb	r3, [r7, #19]
		sendData[12] = my_95Q.Acc_z & 0xFF;
 8001ac2:	4b4e      	ldr	r3, [pc, #312]	; (8001bfc <Feedback_Task+0x1c4>)
 8001ac4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	753b      	strb	r3, [r7, #20]
		sendData[13] = (my_95Q.Gyro_x >> 8) & 0XFF;
 8001acc:	4b4b      	ldr	r3, [pc, #300]	; (8001bfc <Feedback_Task+0x1c4>)
 8001ace:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ad2:	121b      	asrs	r3, r3, #8
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	757b      	strb	r3, [r7, #21]
		sendData[14] = my_95Q.Gyro_x & 0xFF;
 8001ada:	4b48      	ldr	r3, [pc, #288]	; (8001bfc <Feedback_Task+0x1c4>)
 8001adc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	75bb      	strb	r3, [r7, #22]
		sendData[15] = (my_95Q.Gyro_y >> 8) & 0XFF;
 8001ae4:	4b45      	ldr	r3, [pc, #276]	; (8001bfc <Feedback_Task+0x1c4>)
 8001ae6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001aea:	121b      	asrs	r3, r3, #8
 8001aec:	b21b      	sxth	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	75fb      	strb	r3, [r7, #23]
		sendData[16] = my_95Q.Gyro_y & 0xFF;
 8001af2:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <Feedback_Task+0x1c4>)
 8001af4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	763b      	strb	r3, [r7, #24]
		sendData[17] = (my_95Q.Gyro_z >> 8) & 0XFF;
 8001afc:	4b3f      	ldr	r3, [pc, #252]	; (8001bfc <Feedback_Task+0x1c4>)
 8001afe:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b02:	121b      	asrs	r3, r3, #8
 8001b04:	b21b      	sxth	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	767b      	strb	r3, [r7, #25]
		sendData[18] = my_95Q.Gyro_z >> 8 & 0xFF;
 8001b0a:	4b3c      	ldr	r3, [pc, #240]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b0c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b10:	121b      	asrs	r3, r3, #8
 8001b12:	b21b      	sxth	r3, r3
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	76bb      	strb	r3, [r7, #26]
		sendData[19] = (my_95Q.Q0 >> 8) & 0xFF;
 8001b18:	4b38      	ldr	r3, [pc, #224]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b1a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b1e:	121b      	asrs	r3, r3, #8
 8001b20:	b21b      	sxth	r3, r3
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	76fb      	strb	r3, [r7, #27]
		sendData[20] = my_95Q.Q0 & 0xFF;
 8001b26:	4b35      	ldr	r3, [pc, #212]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b28:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	773b      	strb	r3, [r7, #28]
		sendData[21] = (my_95Q.Q1 >> 8) & 0xFF;
 8001b30:	4b32      	ldr	r3, [pc, #200]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b32:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b36:	121b      	asrs	r3, r3, #8
 8001b38:	b21b      	sxth	r3, r3
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	777b      	strb	r3, [r7, #29]
		sendData[22] = my_95Q.Q1 & 0xFF;
 8001b3e:	4b2f      	ldr	r3, [pc, #188]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b40:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	77bb      	strb	r3, [r7, #30]
		sendData[23] = (my_95Q.Q2 >> 8) & 0xFF;
 8001b48:	4b2c      	ldr	r3, [pc, #176]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b4a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b4e:	121b      	asrs	r3, r3, #8
 8001b50:	b21b      	sxth	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	77fb      	strb	r3, [r7, #31]
		sendData[24] = my_95Q.Q2 & 0xFF;
 8001b56:	4b29      	ldr	r3, [pc, #164]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b58:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	f887 3020 	strb.w	r3, [r7, #32]
		sendData[25] = (my_95Q.Q3 >> 8) & 0xFF;
 8001b62:	4b26      	ldr	r3, [pc, #152]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b64:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b68:	121b      	asrs	r3, r3, #8
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		sendData[26] = my_95Q.Q3 & 0xFF;
 8001b72:	4b22      	ldr	r3, [pc, #136]	; (8001bfc <Feedback_Task+0x1c4>)
 8001b74:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		sendData[27] = (distance1 >> 8) & 0xFF;
 8001b7e:	4b20      	ldr	r3, [pc, #128]	; (8001c00 <Feedback_Task+0x1c8>)
 8001b80:	881b      	ldrh	r3, [r3, #0]
 8001b82:	0a1b      	lsrs	r3, r3, #8
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		sendData[28] = (distance1) & 0xFF;
 8001b8c:	4b1c      	ldr	r3, [pc, #112]	; (8001c00 <Feedback_Task+0x1c8>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		sendData[29] = (distance2 >> 8) & 0xFF;
 8001b96:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <Feedback_Task+0x1cc>)
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	0a1b      	lsrs	r3, r3, #8
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		sendData[30] = (distance2) & 0xFF;
 8001ba4:	4b17      	ldr	r3, [pc, #92]	; (8001c04 <Feedback_Task+0x1cc>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		sendData[31] = d80nk_[0] & 0xFF;
 8001bae:	4b16      	ldr	r3, [pc, #88]	; (8001c08 <Feedback_Task+0x1d0>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		sendData[32] = d80nk_[1] & 0xFF;
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <Feedback_Task+0x1d0>)
 8001bb8:	785b      	ldrb	r3, [r3, #1]
 8001bba:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		sendData[33] = d80nk_[2] & 0xFF;
 8001bbe:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <Feedback_Task+0x1d0>)
 8001bc0:	789b      	ldrb	r3, [r3, #2]
 8001bc2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		sendData[34] = d80nk_[3] & 0xFF;
 8001bc6:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <Feedback_Task+0x1d0>)
 8001bc8:	78db      	ldrb	r3, [r3, #3]
 8001bca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		sendData[35] = checksum(sendData, 36);
 8001bce:	f107 0308 	add.w	r3, r7, #8
 8001bd2:	2124      	movs	r1, #36	; 0x24
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fccd 	bl	8001574 <checksum>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		HAL_UART_Transmit(&huart1, sendData, 36, HAL_MAX_DELAY);
 8001be0:	f107 0108 	add.w	r1, r7, #8
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
 8001be8:	2224      	movs	r2, #36	; 0x24
 8001bea:	4808      	ldr	r0, [pc, #32]	; (8001c0c <Feedback_Task+0x1d4>)
 8001bec:	f006 fa50 	bl	8008090 <HAL_UART_Transmit>
		vTaskDelay(tick_delay);
 8001bf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001bf2:	f007 fc39 	bl	8009468 <vTaskDelay>
	{
 8001bf6:	e725      	b.n	8001a44 <Feedback_Task+0xc>
 8001bf8:	200000bc 	.word	0x200000bc
 8001bfc:	20000110 	.word	0x20000110
 8001c00:	200003ec 	.word	0x200003ec
 8001c04:	200003f6 	.word	0x200003f6
 8001c08:	200000e0 	.word	0x200000e0
 8001c0c:	200004d4 	.word	0x200004d4

08001c10 <Sensor_Task>:
	}
}

void Sensor_Task(void *argument)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	uint32_t send_delay = pdMS_TO_TICKS(100);
 8001c18:	2364      	movs	r3, #100	; 0x64
 8001c1a:	60fb      	str	r3, [r7, #12]
	HAL_TIM_Base_Start(&htim2);
 8001c1c:	480b      	ldr	r0, [pc, #44]	; (8001c4c <Sensor_Task+0x3c>)
 8001c1e:	f005 fa31 	bl	8007084 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8001c22:	2100      	movs	r1, #0
 8001c24:	4809      	ldr	r0, [pc, #36]	; (8001c4c <Sensor_Task+0x3c>)
 8001c26:	f005 fb3d 	bl	80072a4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start(&htim3);
 8001c2a:	4809      	ldr	r0, [pc, #36]	; (8001c50 <Sensor_Task+0x40>)
 8001c2c:	f005 fa2a 	bl	8007084 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_1);
 8001c30:	2100      	movs	r1, #0
 8001c32:	4807      	ldr	r0, [pc, #28]	; (8001c50 <Sensor_Task+0x40>)
 8001c34:	f005 fb36 	bl	80072a4 <HAL_TIM_IC_Start_IT>
	while (1)
	{
		HCSR04_Read();
 8001c38:	f000 fb24 	bl	8002284 <HCSR04_Read>
		_HCSR04_Read();
 8001c3c:	f000 fb5a 	bl	80022f4 <_HCSR04_Read>
		d80nk_read();
 8001c40:	f7ff fd14 	bl	800166c <d80nk_read>
		vTaskDelay(send_delay);
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f007 fc0f 	bl	8009468 <vTaskDelay>
	{
 8001c4a:	e7f5      	b.n	8001c38 <Sensor_Task+0x28>
 8001c4c:	200003fc 	.word	0x200003fc
 8001c50:	20000444 	.word	0x20000444

08001c54 <IMU_Task>:

/// @brief IMU control and display task
/// @param argument

void IMU_Task(void *argument)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08c      	sub	sp, #48	; 0x30
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	uint32_t tick_delay = pdMS_TO_TICKS(200);
 8001c5c:	23c8      	movs	r3, #200	; 0xc8
 8001c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t inited = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t debug[30];
	do {
		inited = gy95_Init(&td);
 8001c66:	4818      	ldr	r0, [pc, #96]	; (8001cc8 <IMU_Task+0x74>)
 8001c68:	f000 f8dc 	bl	8001e24 <gy95_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		sprintf(debug, "IMU not inited\n");
 8001c72:	f107 030c 	add.w	r3, r7, #12
 8001c76:	4915      	ldr	r1, [pc, #84]	; (8001ccc <IMU_Task+0x78>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f008 fb39 	bl	800a2f0 <siprintf>
		HAL_UART_Transmit(&huart3, debug, sizeof(debug), HAL_MAX_DELAY);
 8001c7e:	f107 010c 	add.w	r1, r7, #12
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	221e      	movs	r2, #30
 8001c88:	4811      	ldr	r0, [pc, #68]	; (8001cd0 <IMU_Task+0x7c>)
 8001c8a:	f006 fa01 	bl	8008090 <HAL_UART_Transmit>
		vTaskDelay(tick_delay);
 8001c8e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c90:	f007 fbea 	bl	8009468 <vTaskDelay>
	    } while (inited != 1);
 8001c94:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d1e4      	bne.n	8001c66 <IMU_Task+0x12>
	while(1)
	{
		sprintf(debug, "IMU is inited\n");
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	490c      	ldr	r1, [pc, #48]	; (8001cd4 <IMU_Task+0x80>)
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f008 fb24 	bl	800a2f0 <siprintf>
		HAL_UART_Transmit(&huart3, debug, sizeof(debug), HAL_MAX_DELAY);
 8001ca8:	f107 010c 	add.w	r1, r7, #12
 8001cac:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb0:	221e      	movs	r2, #30
 8001cb2:	4807      	ldr	r0, [pc, #28]	; (8001cd0 <IMU_Task+0x7c>)
 8001cb4:	f006 f9ec 	bl	8008090 <HAL_UART_Transmit>
		gy95_All(&my_95Q);
 8001cb8:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <IMU_Task+0x84>)
 8001cba:	f000 f8e3 	bl	8001e84 <gy95_All>
		vTaskDelay(tick_delay);
 8001cbe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001cc0:	f007 fbd2 	bl	8009468 <vTaskDelay>
	{
 8001cc4:	e7ea      	b.n	8001c9c <IMU_Task+0x48>
 8001cc6:	bf00      	nop
 8001cc8:	20000124 	.word	0x20000124
 8001ccc:	0800ad30 	.word	0x0800ad30
 8001cd0:	20000564 	.word	0x20000564
 8001cd4:	0800ad40 	.word	0x0800ad40
 8001cd8:	20000110 	.word	0x20000110

08001cdc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b088      	sub	sp, #32
 8001ce0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce2:	f107 0310 	add.w	r3, r7, #16
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cf0:	4b23      	ldr	r3, [pc, #140]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	4a22      	ldr	r2, [pc, #136]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001cf6:	f043 0320 	orr.w	r3, r3, #32
 8001cfa:	6193      	str	r3, [r2, #24]
 8001cfc:	4b20      	ldr	r3, [pc, #128]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f003 0320 	and.w	r3, r3, #32
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d08:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	4a1c      	ldr	r2, [pc, #112]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001d0e:	f043 0304 	orr.w	r3, r3, #4
 8001d12:	6193      	str	r3, [r2, #24]
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	f003 0304 	and.w	r3, r3, #4
 8001d1c:	60bb      	str	r3, [r7, #8]
 8001d1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d20:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a16      	ldr	r2, [pc, #88]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001d26:	f043 0308 	orr.w	r3, r3, #8
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <MX_GPIO_Init+0xa4>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	607b      	str	r3, [r7, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2182      	movs	r1, #130	; 0x82
 8001d3c:	4811      	ldr	r0, [pc, #68]	; (8001d84 <MX_GPIO_Init+0xa8>)
 8001d3e:	f002 f928 	bl	8003f92 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8001d42:	2382      	movs	r3, #130	; 0x82
 8001d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d46:	2301      	movs	r3, #1
 8001d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	f107 0310 	add.w	r3, r7, #16
 8001d56:	4619      	mov	r1, r3
 8001d58:	480a      	ldr	r0, [pc, #40]	; (8001d84 <MX_GPIO_Init+0xa8>)
 8001d5a:	f001 ff6f 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d5e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001d62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6c:	f107 0310 	add.w	r3, r7, #16
 8001d70:	4619      	mov	r1, r3
 8001d72:	4805      	ldr	r0, [pc, #20]	; (8001d88 <MX_GPIO_Init+0xac>)
 8001d74:	f001 ff62 	bl	8003c3c <HAL_GPIO_Init>

}
 8001d78:	bf00      	nop
 8001d7a:	3720      	adds	r7, #32
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40010800 	.word	0x40010800
 8001d88:	40010c00 	.word	0x40010c00

08001d8c <iic_read>:
 */
#include "gy95t.h"
#include "usart.h"

void iic_read(uint8_t add, uint8_t *data, uint8_t len)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	; 0x28
 8001d90:	af02      	add	r7, sp, #8
 8001d92:	4603      	mov	r3, r0
 8001d94:	6039      	str	r1, [r7, #0]
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;
    uint8_t mess[20];

    ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)iic_add << 1, &add, 1, 100);
 8001d9c:	1dfa      	adds	r2, r7, #7
 8001d9e:	2364      	movs	r3, #100	; 0x64
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2301      	movs	r3, #1
 8001da4:	21a4      	movs	r1, #164	; 0xa4
 8001da6:	481b      	ldr	r0, [pc, #108]	; (8001e14 <iic_read+0x88>)
 8001da8:	f002 fa64 	bl	8004274 <HAL_I2C_Master_Transmit>
 8001dac:	4603      	mov	r3, r0
 8001dae:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) {
 8001db0:	7ffb      	ldrb	r3, [r7, #31]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00d      	beq.n	8001dd2 <iic_read+0x46>
		sprintf(mess, "not transmit to I2C device\n");
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	4917      	ldr	r1, [pc, #92]	; (8001e18 <iic_read+0x8c>)
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f008 fa97 	bl	800a2f0 <siprintf>
		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
 8001dc2:	f107 0108 	add.w	r1, r7, #8
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dca:	2214      	movs	r2, #20
 8001dcc:	4813      	ldr	r0, [pc, #76]	; (8001e1c <iic_read+0x90>)
 8001dce:	f006 f95f 	bl	8008090 <HAL_UART_Transmit>
    }


    ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)iic_add << 1, data, len, 100);
 8001dd2:	79bb      	ldrb	r3, [r7, #6]
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	2264      	movs	r2, #100	; 0x64
 8001dd8:	9200      	str	r2, [sp, #0]
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	21a4      	movs	r1, #164	; 0xa4
 8001dde:	480d      	ldr	r0, [pc, #52]	; (8001e14 <iic_read+0x88>)
 8001de0:	f002 fb46 	bl	8004470 <HAL_I2C_Master_Receive>
 8001de4:	4603      	mov	r3, r0
 8001de6:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) {
 8001de8:	7ffb      	ldrb	r3, [r7, #31]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00d      	beq.n	8001e0a <iic_read+0x7e>
		sprintf(mess, "no receive from I2C device");
 8001dee:	f107 0308 	add.w	r3, r7, #8
 8001df2:	490b      	ldr	r1, [pc, #44]	; (8001e20 <iic_read+0x94>)
 8001df4:	4618      	mov	r0, r3
 8001df6:	f008 fa7b 	bl	800a2f0 <siprintf>
		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
 8001dfa:	f107 0108 	add.w	r1, r7, #8
 8001dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001e02:	2214      	movs	r2, #20
 8001e04:	4805      	ldr	r0, [pc, #20]	; (8001e1c <iic_read+0x90>)
 8001e06:	f006 f943 	bl	8008090 <HAL_UART_Transmit>
    }
    // If everything is OK
//	sprintf(mess, "I2C Read OK\n");
//	HAL_UART_Transmit(&huart1, (uint8_t*)mess, strlen(mess), HAL_MAX_DELAY);

}
 8001e0a:	bf00      	nop
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000390 	.word	0x20000390
 8001e18:	0800ad50 	.word	0x0800ad50
 8001e1c:	200004d4 	.word	0x200004d4
 8001e20:	0800ad6c 	.word	0x0800ad6c

08001e24 <gy95_Init>:

uint8_t gy95_Init(uint8_t *data)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af02      	add	r7, sp, #8
 8001e2a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;
	uint8_t init = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]

	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)iic_add << 1, 0x02, 1, 200);
 8001e30:	23c8      	movs	r3, #200	; 0xc8
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	2301      	movs	r3, #1
 8001e36:	2202      	movs	r2, #2
 8001e38:	21a4      	movs	r1, #164	; 0xa4
 8001e3a:	4811      	ldr	r0, [pc, #68]	; (8001e80 <gy95_Init+0x5c>)
 8001e3c:	f002 fa1a 	bl	8004274 <HAL_I2C_Master_Transmit>
 8001e40:	4603      	mov	r3, r0
 8001e42:	73bb      	strb	r3, [r7, #14]
	if (ret != HAL_OK) {
 8001e44:	7bbb      	ldrb	r3, [r7, #14]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <gy95_Init+0x2a>
		init = 0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
	}
	ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)iic_add << 1, &data, 1, 100);
 8001e4e:	1d3a      	adds	r2, r7, #4
 8001e50:	2364      	movs	r3, #100	; 0x64
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	2301      	movs	r3, #1
 8001e56:	21a4      	movs	r1, #164	; 0xa4
 8001e58:	4809      	ldr	r0, [pc, #36]	; (8001e80 <gy95_Init+0x5c>)
 8001e5a:	f002 fb09 	bl	8004470 <HAL_I2C_Master_Receive>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	73bb      	strb	r3, [r7, #14]
	if (ret != HAL_OK){
 8001e62:	7bbb      	ldrb	r3, [r7, #14]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <gy95_Init+0x48>
		init = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	73fb      	strb	r3, [r7, #15]
	}
	if(data != 1)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d001      	beq.n	8001e76 <gy95_Init+0x52>
	{
		init = 1;
 8001e72:	2301      	movs	r3, #1
 8001e74:	73fb      	strb	r3, [r7, #15]
	}
	return init;
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000390 	.word	0x20000390

08001e84 <gy95_All>:


void gy95_All(gy* my_95Q)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	uint8_t data_L;
    uint8_t data_H;

    iic_read(ACC_X_L, &data_L, 1);
 8001e8c:	f107 030f 	add.w	r3, r7, #15
 8001e90:	2201      	movs	r2, #1
 8001e92:	4619      	mov	r1, r3
 8001e94:	2008      	movs	r0, #8
 8001e96:	f7ff ff79 	bl	8001d8c <iic_read>
    iic_read(ACC_X_H, &data_H, 1);
 8001e9a:	f107 030e 	add.w	r3, r7, #14
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	2009      	movs	r0, #9
 8001ea4:	f7ff ff72 	bl	8001d8c <iic_read>
    my_95Q->Acc_x = (int16_t)((data_H << 8) | data_L);
 8001ea8:	7bbb      	ldrb	r3, [r7, #14]
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	b21a      	sxth	r2, r3
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	b21b      	sxth	r3, r3
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	b21a      	sxth	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	801a      	strh	r2, [r3, #0]

    iic_read(ACC_Y_L, &data_L, 1);
 8001eba:	f107 030f 	add.w	r3, r7, #15
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	200a      	movs	r0, #10
 8001ec4:	f7ff ff62 	bl	8001d8c <iic_read>
    iic_read(ACC_Y_H, &data_H, 1);
 8001ec8:	f107 030e 	add.w	r3, r7, #14
 8001ecc:	2201      	movs	r2, #1
 8001ece:	4619      	mov	r1, r3
 8001ed0:	200b      	movs	r0, #11
 8001ed2:	f7ff ff5b 	bl	8001d8c <iic_read>
    my_95Q->Acc_y = (int16_t)((data_H << 8) | data_L);
 8001ed6:	7bbb      	ldrb	r3, [r7, #14]
 8001ed8:	021b      	lsls	r3, r3, #8
 8001eda:	b21a      	sxth	r2, r3
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	b21b      	sxth	r3, r3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	b21a      	sxth	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	805a      	strh	r2, [r3, #2]

    iic_read(ACC_Z_L, &data_L, 1);
 8001ee8:	f107 030f 	add.w	r3, r7, #15
 8001eec:	2201      	movs	r2, #1
 8001eee:	4619      	mov	r1, r3
 8001ef0:	200c      	movs	r0, #12
 8001ef2:	f7ff ff4b 	bl	8001d8c <iic_read>
    iic_read(ACC_Z_H, &data_H, 1);
 8001ef6:	f107 030e 	add.w	r3, r7, #14
 8001efa:	2201      	movs	r2, #1
 8001efc:	4619      	mov	r1, r3
 8001efe:	200d      	movs	r0, #13
 8001f00:	f7ff ff44 	bl	8001d8c <iic_read>
    my_95Q->Acc_z = (int16_t)((data_H << 8) | data_L);
 8001f04:	7bbb      	ldrb	r3, [r7, #14]
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	b21a      	sxth	r2, r3
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
 8001f0c:	b21b      	sxth	r3, r3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b21a      	sxth	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	809a      	strh	r2, [r3, #4]

    iic_read(GYRO_X_L, &data_L, 1);
 8001f16:	f107 030f 	add.w	r3, r7, #15
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	200e      	movs	r0, #14
 8001f20:	f7ff ff34 	bl	8001d8c <iic_read>
    iic_read(GYRO_X_H, &data_H, 1);
 8001f24:	f107 030e 	add.w	r3, r7, #14
 8001f28:	2201      	movs	r2, #1
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	200f      	movs	r0, #15
 8001f2e:	f7ff ff2d 	bl	8001d8c <iic_read>
    my_95Q->Gyro_x = (int16_t)((data_H << 8) | data_L);
 8001f32:	7bbb      	ldrb	r3, [r7, #14]
 8001f34:	021b      	lsls	r3, r3, #8
 8001f36:	b21a      	sxth	r2, r3
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	b21b      	sxth	r3, r3
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	b21a      	sxth	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	80da      	strh	r2, [r3, #6]

    iic_read(GYRO_Y_L, &data_L, 1);
 8001f44:	f107 030f 	add.w	r3, r7, #15
 8001f48:	2201      	movs	r2, #1
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	2010      	movs	r0, #16
 8001f4e:	f7ff ff1d 	bl	8001d8c <iic_read>
    iic_read(GYRO_Y_H, &data_H, 1);
 8001f52:	f107 030e 	add.w	r3, r7, #14
 8001f56:	2201      	movs	r2, #1
 8001f58:	4619      	mov	r1, r3
 8001f5a:	2011      	movs	r0, #17
 8001f5c:	f7ff ff16 	bl	8001d8c <iic_read>
    my_95Q->Gyro_y = (int16_t)((data_H << 8) | data_L);
 8001f60:	7bbb      	ldrb	r3, [r7, #14]
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	b21a      	sxth	r2, r3
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	b21b      	sxth	r3, r3
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	b21a      	sxth	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	811a      	strh	r2, [r3, #8]

    iic_read(GYRO_Z_L, &data_L, 1);
 8001f72:	f107 030f 	add.w	r3, r7, #15
 8001f76:	2201      	movs	r2, #1
 8001f78:	4619      	mov	r1, r3
 8001f7a:	2012      	movs	r0, #18
 8001f7c:	f7ff ff06 	bl	8001d8c <iic_read>
    iic_read(GYRO_Z_H, &data_H, 1);
 8001f80:	f107 030e 	add.w	r3, r7, #14
 8001f84:	2201      	movs	r2, #1
 8001f86:	4619      	mov	r1, r3
 8001f88:	2013      	movs	r0, #19
 8001f8a:	f7ff feff 	bl	8001d8c <iic_read>
    my_95Q->Gyro_z = (int16_t)((data_H << 8) | data_L);
 8001f8e:	7bbb      	ldrb	r3, [r7, #14]
 8001f90:	021b      	lsls	r3, r3, #8
 8001f92:	b21a      	sxth	r2, r3
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	b21b      	sxth	r3, r3
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	b21a      	sxth	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	815a      	strh	r2, [r3, #10]

    iic_read(Q0_L, &data_L, 1);
 8001fa0:	f107 030f 	add.w	r3, r7, #15
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	2023      	movs	r0, #35	; 0x23
 8001faa:	f7ff feef 	bl	8001d8c <iic_read>
    iic_read(Q0_H, &data_H, 1);
 8001fae:	f107 030e 	add.w	r3, r7, #14
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	2024      	movs	r0, #36	; 0x24
 8001fb8:	f7ff fee8 	bl	8001d8c <iic_read>
    my_95Q->Q0 = (int16_t)((data_H << 8) | data_L) / 1000;
 8001fbc:	7bbb      	ldrb	r3, [r7, #14]
 8001fbe:	021b      	lsls	r3, r3, #8
 8001fc0:	b21a      	sxth	r2, r3
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	b21b      	sxth	r3, r3
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	4a33      	ldr	r2, [pc, #204]	; (8002098 <gy95_All+0x214>)
 8001fcc:	fb82 1203 	smull	r1, r2, r2, r3
 8001fd0:	1192      	asrs	r2, r2, #6
 8001fd2:	17db      	asrs	r3, r3, #31
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	b21a      	sxth	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	819a      	strh	r2, [r3, #12]

    iic_read(Q1_L, &data_L, 1);
 8001fdc:	f107 030f 	add.w	r3, r7, #15
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	2025      	movs	r0, #37	; 0x25
 8001fe6:	f7ff fed1 	bl	8001d8c <iic_read>
	iic_read(Q1_H, &data_H, 1);
 8001fea:	f107 030e 	add.w	r3, r7, #14
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	2026      	movs	r0, #38	; 0x26
 8001ff4:	f7ff feca 	bl	8001d8c <iic_read>
	my_95Q->Q1 = (int16_t)((data_H << 8) | data_L) / 1000;
 8001ff8:	7bbb      	ldrb	r3, [r7, #14]
 8001ffa:	021b      	lsls	r3, r3, #8
 8001ffc:	b21a      	sxth	r2, r3
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	b21b      	sxth	r3, r3
 8002002:	4313      	orrs	r3, r2
 8002004:	b21b      	sxth	r3, r3
 8002006:	4a24      	ldr	r2, [pc, #144]	; (8002098 <gy95_All+0x214>)
 8002008:	fb82 1203 	smull	r1, r2, r2, r3
 800200c:	1192      	asrs	r2, r2, #6
 800200e:	17db      	asrs	r3, r3, #31
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	b21a      	sxth	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	81da      	strh	r2, [r3, #14]

	iic_read(Q2_L, &data_L, 1);
 8002018:	f107 030f 	add.w	r3, r7, #15
 800201c:	2201      	movs	r2, #1
 800201e:	4619      	mov	r1, r3
 8002020:	2027      	movs	r0, #39	; 0x27
 8002022:	f7ff feb3 	bl	8001d8c <iic_read>
	iic_read(Q2_H, &data_H, 1);
 8002026:	f107 030e 	add.w	r3, r7, #14
 800202a:	2201      	movs	r2, #1
 800202c:	4619      	mov	r1, r3
 800202e:	2028      	movs	r0, #40	; 0x28
 8002030:	f7ff feac 	bl	8001d8c <iic_read>
	my_95Q->Q2 = (int16_t)((data_H << 8) | data_L) / 1000;
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	b21a      	sxth	r2, r3
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	b21b      	sxth	r3, r3
 800203e:	4313      	orrs	r3, r2
 8002040:	b21b      	sxth	r3, r3
 8002042:	4a15      	ldr	r2, [pc, #84]	; (8002098 <gy95_All+0x214>)
 8002044:	fb82 1203 	smull	r1, r2, r2, r3
 8002048:	1192      	asrs	r2, r2, #6
 800204a:	17db      	asrs	r3, r3, #31
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	b21a      	sxth	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	821a      	strh	r2, [r3, #16]

	iic_read(Q3_L, &data_L, 1);
 8002054:	f107 030f 	add.w	r3, r7, #15
 8002058:	2201      	movs	r2, #1
 800205a:	4619      	mov	r1, r3
 800205c:	2029      	movs	r0, #41	; 0x29
 800205e:	f7ff fe95 	bl	8001d8c <iic_read>
	iic_read(Q3_H, &data_H, 1);
 8002062:	f107 030e 	add.w	r3, r7, #14
 8002066:	2201      	movs	r2, #1
 8002068:	4619      	mov	r1, r3
 800206a:	202a      	movs	r0, #42	; 0x2a
 800206c:	f7ff fe8e 	bl	8001d8c <iic_read>
	my_95Q->Q3 = (int16_t)((data_H << 8) | data_L) / 1000;
 8002070:	7bbb      	ldrb	r3, [r7, #14]
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	b21a      	sxth	r2, r3
 8002076:	7bfb      	ldrb	r3, [r7, #15]
 8002078:	b21b      	sxth	r3, r3
 800207a:	4313      	orrs	r3, r2
 800207c:	b21b      	sxth	r3, r3
 800207e:	4a06      	ldr	r2, [pc, #24]	; (8002098 <gy95_All+0x214>)
 8002080:	fb82 1203 	smull	r1, r2, r2, r3
 8002084:	1192      	asrs	r2, r2, #6
 8002086:	17db      	asrs	r3, r3, #31
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	b21a      	sxth	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	825a      	strh	r2, [r3, #18]
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	10624dd3 	.word	0x10624dd3

0800209c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020a0:	4b12      	ldr	r3, [pc, #72]	; (80020ec <MX_I2C1_Init+0x50>)
 80020a2:	4a13      	ldr	r2, [pc, #76]	; (80020f0 <MX_I2C1_Init+0x54>)
 80020a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80020a6:	4b11      	ldr	r3, [pc, #68]	; (80020ec <MX_I2C1_Init+0x50>)
 80020a8:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <MX_I2C1_Init+0x58>)
 80020aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020ac:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <MX_I2C1_Init+0x50>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <MX_I2C1_Init+0x50>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020b8:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <MX_I2C1_Init+0x50>)
 80020ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020c0:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <MX_I2C1_Init+0x50>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <MX_I2C1_Init+0x50>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020cc:	4b07      	ldr	r3, [pc, #28]	; (80020ec <MX_I2C1_Init+0x50>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <MX_I2C1_Init+0x50>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020d8:	4804      	ldr	r0, [pc, #16]	; (80020ec <MX_I2C1_Init+0x50>)
 80020da:	f001 ff73 	bl	8003fc4 <HAL_I2C_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020e4:	f000 f8b0 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020e8:	bf00      	nop
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000390 	.word	0x20000390
 80020f0:	40005400 	.word	0x40005400
 80020f4:	00061a80 	.word	0x00061a80

080020f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0310 	add.w	r3, r7, #16
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a19      	ldr	r2, [pc, #100]	; (8002178 <HAL_I2C_MspInit+0x80>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d12b      	bne.n	8002170 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002118:	4b18      	ldr	r3, [pc, #96]	; (800217c <HAL_I2C_MspInit+0x84>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4a17      	ldr	r2, [pc, #92]	; (800217c <HAL_I2C_MspInit+0x84>)
 800211e:	f043 0308 	orr.w	r3, r3, #8
 8002122:	6193      	str	r3, [r2, #24]
 8002124:	4b15      	ldr	r3, [pc, #84]	; (800217c <HAL_I2C_MspInit+0x84>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 0308 	and.w	r3, r3, #8
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002130:	23c0      	movs	r3, #192	; 0xc0
 8002132:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002134:	2312      	movs	r3, #18
 8002136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002138:	2303      	movs	r3, #3
 800213a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213c:	f107 0310 	add.w	r3, r7, #16
 8002140:	4619      	mov	r1, r3
 8002142:	480f      	ldr	r0, [pc, #60]	; (8002180 <HAL_I2C_MspInit+0x88>)
 8002144:	f001 fd7a 	bl	8003c3c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <HAL_I2C_MspInit+0x84>)
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	4a0b      	ldr	r2, [pc, #44]	; (800217c <HAL_I2C_MspInit+0x84>)
 800214e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002152:	61d3      	str	r3, [r2, #28]
 8002154:	4b09      	ldr	r3, [pc, #36]	; (800217c <HAL_I2C_MspInit+0x84>)
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002160:	2200      	movs	r2, #0
 8002162:	2105      	movs	r1, #5
 8002164:	201f      	movs	r0, #31
 8002166:	f001 f8a2 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800216a:	201f      	movs	r0, #31
 800216c:	f001 f8bb 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002170:	bf00      	nop
 8002172:	3720      	adds	r7, #32
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40005400 	.word	0x40005400
 800217c:	40021000 	.word	0x40021000
 8002180:	40010c00 	.word	0x40010c00

08002184 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002188:	f000 ff58 	bl	800303c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800218c:	f000 f817 	bl	80021be <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002190:	f7ff fda4 	bl	8001cdc <MX_GPIO_Init>
  MX_DMA_Init();
 8002194:	f7ff f9a8 	bl	80014e8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002198:	f000 fcd2 	bl	8002b40 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800219c:	f000 fcfa 	bl	8002b94 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80021a0:	f000 fd22 	bl	8002be8 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80021a4:	f7ff ff7a 	bl	800209c <MX_I2C1_Init>
  MX_TIM2_Init();
 80021a8:	f000 fb08 	bl	80027bc <MX_TIM2_Init>
  MX_TIM3_Init();
 80021ac:	f000 fb76 	bl	800289c <MX_TIM3_Init>
  MX_TIM4_Init();
 80021b0:	f000 fbe4 	bl	800297c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80021b4:	f7ff fab4 	bl	8001720 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 80021b8:	f007 f98a 	bl	80094d0 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021bc:	e7fe      	b.n	80021bc <main+0x38>

080021be <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b090      	sub	sp, #64	; 0x40
 80021c2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021c4:	f107 0318 	add.w	r3, r7, #24
 80021c8:	2228      	movs	r2, #40	; 0x28
 80021ca:	2100      	movs	r1, #0
 80021cc:	4618      	mov	r0, r3
 80021ce:	f008 f8af 	bl	800a330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021e0:	2301      	movs	r3, #1
 80021e2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021e8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021ee:	2301      	movs	r3, #1
 80021f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021f2:	2302      	movs	r3, #2
 80021f4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021fc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002200:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002202:	f107 0318 	add.w	r3, r7, #24
 8002206:	4618      	mov	r0, r3
 8002208:	f004 fadc 	bl	80067c4 <HAL_RCC_OscConfig>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002212:	f000 f819 	bl	8002248 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002216:	230f      	movs	r3, #15
 8002218:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800221a:	2302      	movs	r3, #2
 800221c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002226:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	2102      	movs	r1, #2
 8002230:	4618      	mov	r0, r3
 8002232:	f004 fd49 	bl	8006cc8 <HAL_RCC_ClockConfig>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800223c:	f000 f804 	bl	8002248 <Error_Handler>
  }
}
 8002240:	bf00      	nop
 8002242:	3740      	adds	r7, #64	; 0x40
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800224c:	b672      	cpsid	i
}
 800224e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002250:	e7fe      	b.n	8002250 <Error_Handler+0x8>
	...

08002254 <delay_us>:
uint16_t _IC_value2=0;
uint16_t _Difference =0;
uint16_t distance2 =0;

void delay_us(uint16_t time)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2,0);
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <delay_us+0x2c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2200      	movs	r2, #0
 8002264:	625a      	str	r2, [r3, #36]	; 0x24
  while(__HAL_TIM_GET_COUNTER(&htim2)<time);
 8002266:	bf00      	nop
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <delay_us+0x2c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800226e:	88fb      	ldrh	r3, [r7, #6]
 8002270:	429a      	cmp	r2, r3
 8002272:	d3f9      	bcc.n	8002268 <delay_us+0x14>
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	200003fc 	.word	0x200003fc

08002284 <HCSR04_Read>:

uint16_t HCSR04_Read(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 8002288:	2200      	movs	r2, #0
 800228a:	2102      	movs	r1, #2
 800228c:	4816      	ldr	r0, [pc, #88]	; (80022e8 <HCSR04_Read+0x64>)
 800228e:	f001 fe80 	bl	8003f92 <HAL_GPIO_WritePin>
	delay_us(2);
 8002292:	2002      	movs	r0, #2
 8002294:	f7ff ffde 	bl	8002254 <delay_us>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8002298:	2201      	movs	r2, #1
 800229a:	2102      	movs	r1, #2
 800229c:	4812      	ldr	r0, [pc, #72]	; (80022e8 <HCSR04_Read+0x64>)
 800229e:	f001 fe78 	bl	8003f92 <HAL_GPIO_WritePin>
	delay_us(12);
 80022a2:	200c      	movs	r0, #12
 80022a4:	f7ff ffd6 	bl	8002254 <delay_us>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 80022a8:	2200      	movs	r2, #0
 80022aa:	2102      	movs	r1, #2
 80022ac:	480e      	ldr	r0, [pc, #56]	; (80022e8 <HCSR04_Read+0x64>)
 80022ae:	f001 fe70 	bl	8003f92 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 80022b2:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <HCSR04_Read+0x68>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6a1a      	ldr	r2, [r3, #32]
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <HCSR04_Read+0x68>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f022 020a 	bic.w	r2, r2, #10
 80022c0:	621a      	str	r2, [r3, #32]
 80022c2:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <HCSR04_Read+0x68>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HCSR04_Read+0x68>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6a12      	ldr	r2, [r2, #32]
 80022cc:	621a      	str	r2, [r3, #32]

	__HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 80022ce:	4b07      	ldr	r3, [pc, #28]	; (80022ec <HCSR04_Read+0x68>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68da      	ldr	r2, [r3, #12]
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <HCSR04_Read+0x68>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f042 0202 	orr.w	r2, r2, #2
 80022dc:	60da      	str	r2, [r3, #12]
	//HAL_Delay(100);
	return distance1;
 80022de:	4b04      	ldr	r3, [pc, #16]	; (80022f0 <HCSR04_Read+0x6c>)
 80022e0:	881b      	ldrh	r3, [r3, #0]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40010800 	.word	0x40010800
 80022ec:	200003fc 	.word	0x200003fc
 80022f0:	200003ec 	.word	0x200003ec

080022f4 <_HCSR04_Read>:

uint16_t _HCSR04_Read(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2180      	movs	r1, #128	; 0x80
 80022fc:	4816      	ldr	r0, [pc, #88]	; (8002358 <_HCSR04_Read+0x64>)
 80022fe:	f001 fe48 	bl	8003f92 <HAL_GPIO_WritePin>
	delay_us(2);
 8002302:	2002      	movs	r0, #2
 8002304:	f7ff ffa6 	bl	8002254 <delay_us>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);
 8002308:	2201      	movs	r2, #1
 800230a:	2180      	movs	r1, #128	; 0x80
 800230c:	4812      	ldr	r0, [pc, #72]	; (8002358 <_HCSR04_Read+0x64>)
 800230e:	f001 fe40 	bl	8003f92 <HAL_GPIO_WritePin>
	delay_us(12);
 8002312:	200c      	movs	r0, #12
 8002314:	f7ff ff9e 	bl	8002254 <delay_us>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 8002318:	2200      	movs	r2, #0
 800231a:	2180      	movs	r1, #128	; 0x80
 800231c:	480e      	ldr	r0, [pc, #56]	; (8002358 <_HCSR04_Read+0x64>)
 800231e:	f001 fe38 	bl	8003f92 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_CAPTUREPOLARITY(&htim3,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 8002322:	4b0e      	ldr	r3, [pc, #56]	; (800235c <_HCSR04_Read+0x68>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6a1a      	ldr	r2, [r3, #32]
 8002328:	4b0c      	ldr	r3, [pc, #48]	; (800235c <_HCSR04_Read+0x68>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f022 020a 	bic.w	r2, r2, #10
 8002330:	621a      	str	r2, [r3, #32]
 8002332:	4b0a      	ldr	r3, [pc, #40]	; (800235c <_HCSR04_Read+0x68>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4b09      	ldr	r3, [pc, #36]	; (800235c <_HCSR04_Read+0x68>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6a12      	ldr	r2, [r2, #32]
 800233c:	621a      	str	r2, [r3, #32]

	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <_HCSR04_Read+0x68>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <_HCSR04_Read+0x68>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f042 0202 	orr.w	r2, r2, #2
 800234c:	60da      	str	r2, [r3, #12]
	//HAL_Delay(100);
	return distance2;
 800234e:	4b04      	ldr	r3, [pc, #16]	; (8002360 <_HCSR04_Read+0x6c>)
 8002350:	881b      	ldrh	r3, [r3, #0]
}
 8002352:	4618      	mov	r0, r3
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40010800 	.word	0x40010800
 800235c:	20000444 	.word	0x20000444
 8002360:	200003f6 	.word	0x200003f6

08002364 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]

  if(htim==&htim2 &&htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a7a      	ldr	r2, [pc, #488]	; (8002558 <HAL_TIM_IC_CaptureCallback+0x1f4>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d174      	bne.n	800245e <HAL_TIM_IC_CaptureCallback+0xfa>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	7f1b      	ldrb	r3, [r3, #28]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d170      	bne.n	800245e <HAL_TIM_IC_CaptureCallback+0xfa>
	{
		if(IS_First_CAPTURED==0)
 800237c:	4b77      	ldr	r3, [pc, #476]	; (800255c <HAL_TIM_IC_CaptureCallback+0x1f8>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d11b      	bne.n	80023bc <HAL_TIM_IC_CaptureCallback+0x58>
		{
			IS_First_CAPTURED=1;
 8002384:	4b75      	ldr	r3, [pc, #468]	; (800255c <HAL_TIM_IC_CaptureCallback+0x1f8>)
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
			IC_value1=HAL_TIM_ReadCapturedValue(htim,TIM_CHANNEL_1);
 800238a:	2100      	movs	r1, #0
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f005 faf7 	bl	8007980 <HAL_TIM_ReadCapturedValue>
 8002392:	4603      	mov	r3, r0
 8002394:	b29a      	uxth	r2, r3
 8002396:	4b72      	ldr	r3, [pc, #456]	; (8002560 <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8002398:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6a1a      	ldr	r2, [r3, #32]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 020a 	bic.w	r2, r2, #10
 80023a8:	621a      	str	r2, [r3, #32]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6a1a      	ldr	r2, [r3, #32]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 0202 	orr.w	r2, r2, #2
 80023b8:	621a      	str	r2, [r3, #32]
 80023ba:	e050      	b.n	800245e <HAL_TIM_IC_CaptureCallback+0xfa>
		}
		else if(IS_First_CAPTURED==1)
 80023bc:	4b67      	ldr	r3, [pc, #412]	; (800255c <HAL_TIM_IC_CaptureCallback+0x1f8>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d14c      	bne.n	800245e <HAL_TIM_IC_CaptureCallback+0xfa>
		{
			IS_First_CAPTURED=0;
 80023c4:	4b65      	ldr	r3, [pc, #404]	; (800255c <HAL_TIM_IC_CaptureCallback+0x1f8>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	701a      	strb	r2, [r3, #0]
			IC_value2=HAL_TIM_ReadCapturedValue(htim,TIM_CHANNEL_1);
 80023ca:	2100      	movs	r1, #0
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f005 fad7 	bl	8007980 <HAL_TIM_ReadCapturedValue>
 80023d2:	4603      	mov	r3, r0
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	4b63      	ldr	r3, [pc, #396]	; (8002564 <HAL_TIM_IC_CaptureCallback+0x200>)
 80023d8:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim,0);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2200      	movs	r2, #0
 80023e0:	625a      	str	r2, [r3, #36]	; 0x24

			//
			if(IC_value1 < IC_value2)
 80023e2:	4b5f      	ldr	r3, [pc, #380]	; (8002560 <HAL_TIM_IC_CaptureCallback+0x1fc>)
 80023e4:	881a      	ldrh	r2, [r3, #0]
 80023e6:	4b5f      	ldr	r3, [pc, #380]	; (8002564 <HAL_TIM_IC_CaptureCallback+0x200>)
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d208      	bcs.n	8002400 <HAL_TIM_IC_CaptureCallback+0x9c>
			{
				Difference = IC_value2-IC_value1;
 80023ee:	4b5d      	ldr	r3, [pc, #372]	; (8002564 <HAL_TIM_IC_CaptureCallback+0x200>)
 80023f0:	881a      	ldrh	r2, [r3, #0]
 80023f2:	4b5b      	ldr	r3, [pc, #364]	; (8002560 <HAL_TIM_IC_CaptureCallback+0x1fc>)
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	4b5b      	ldr	r3, [pc, #364]	; (8002568 <HAL_TIM_IC_CaptureCallback+0x204>)
 80023fc:	801a      	strh	r2, [r3, #0]
 80023fe:	e00f      	b.n	8002420 <HAL_TIM_IC_CaptureCallback+0xbc>
			}
			else if(IC_value1 > IC_value2)
 8002400:	4b57      	ldr	r3, [pc, #348]	; (8002560 <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8002402:	881a      	ldrh	r2, [r3, #0]
 8002404:	4b57      	ldr	r3, [pc, #348]	; (8002564 <HAL_TIM_IC_CaptureCallback+0x200>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	429a      	cmp	r2, r3
 800240a:	d909      	bls.n	8002420 <HAL_TIM_IC_CaptureCallback+0xbc>
			{
				Difference = 0xffff - IC_value1+IC_value2;
 800240c:	4b55      	ldr	r3, [pc, #340]	; (8002564 <HAL_TIM_IC_CaptureCallback+0x200>)
 800240e:	881a      	ldrh	r2, [r3, #0]
 8002410:	4b53      	ldr	r3, [pc, #332]	; (8002560 <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	4b52      	ldr	r3, [pc, #328]	; (8002568 <HAL_TIM_IC_CaptureCallback+0x204>)
 800241e:	801a      	strh	r2, [r3, #0]
			}

			distance1 = Difference/58;
 8002420:	4b51      	ldr	r3, [pc, #324]	; (8002568 <HAL_TIM_IC_CaptureCallback+0x204>)
 8002422:	881b      	ldrh	r3, [r3, #0]
 8002424:	4a51      	ldr	r2, [pc, #324]	; (800256c <HAL_TIM_IC_CaptureCallback+0x208>)
 8002426:	fba2 2303 	umull	r2, r3, r2, r3
 800242a:	095b      	lsrs	r3, r3, #5
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b50      	ldr	r3, [pc, #320]	; (8002570 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8002430:	801a      	strh	r2, [r3, #0]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6a1a      	ldr	r2, [r3, #32]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 020a 	bic.w	r2, r2, #10
 8002440:	621a      	str	r2, [r3, #32]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6a12      	ldr	r2, [r2, #32]
 800244c:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim,TIM_IT_CC1);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68da      	ldr	r2, [r3, #12]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0202 	bic.w	r2, r2, #2
 800245c:	60da      	str	r2, [r3, #12]

			}
	 }
  if(htim==&htim3 &&htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a44      	ldr	r2, [pc, #272]	; (8002574 <HAL_TIM_IC_CaptureCallback+0x210>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d174      	bne.n	8002550 <HAL_TIM_IC_CaptureCallback+0x1ec>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	7f1b      	ldrb	r3, [r3, #28]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d170      	bne.n	8002550 <HAL_TIM_IC_CaptureCallback+0x1ec>
  	{
  		if(_IS_First_CAPTURED==0)
 800246e:	4b42      	ldr	r3, [pc, #264]	; (8002578 <HAL_TIM_IC_CaptureCallback+0x214>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d11b      	bne.n	80024ae <HAL_TIM_IC_CaptureCallback+0x14a>
  		{
  			_IS_First_CAPTURED=1;
 8002476:	4b40      	ldr	r3, [pc, #256]	; (8002578 <HAL_TIM_IC_CaptureCallback+0x214>)
 8002478:	2201      	movs	r2, #1
 800247a:	701a      	strb	r2, [r3, #0]
  			_IC_value1=HAL_TIM_ReadCapturedValue(htim,TIM_CHANNEL_1);
 800247c:	2100      	movs	r1, #0
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f005 fa7e 	bl	8007980 <HAL_TIM_ReadCapturedValue>
 8002484:	4603      	mov	r3, r0
 8002486:	b29a      	uxth	r2, r3
 8002488:	4b3c      	ldr	r3, [pc, #240]	; (800257c <HAL_TIM_IC_CaptureCallback+0x218>)
 800248a:	801a      	strh	r2, [r3, #0]
  			__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6a1a      	ldr	r2, [r3, #32]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 020a 	bic.w	r2, r2, #10
 800249a:	621a      	str	r2, [r3, #32]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6a1a      	ldr	r2, [r3, #32]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0202 	orr.w	r2, r2, #2
 80024aa:	621a      	str	r2, [r3, #32]
  			__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
  			__HAL_TIM_DISABLE_IT(htim,TIM_IT_CC1);

  			}
  	 }
}
 80024ac:	e050      	b.n	8002550 <HAL_TIM_IC_CaptureCallback+0x1ec>
  		else if(_IS_First_CAPTURED==1)
 80024ae:	4b32      	ldr	r3, [pc, #200]	; (8002578 <HAL_TIM_IC_CaptureCallback+0x214>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d14c      	bne.n	8002550 <HAL_TIM_IC_CaptureCallback+0x1ec>
  			_IS_First_CAPTURED=0;
 80024b6:	4b30      	ldr	r3, [pc, #192]	; (8002578 <HAL_TIM_IC_CaptureCallback+0x214>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]
  			_IC_value2=HAL_TIM_ReadCapturedValue(htim,TIM_CHANNEL_1);
 80024bc:	2100      	movs	r1, #0
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f005 fa5e 	bl	8007980 <HAL_TIM_ReadCapturedValue>
 80024c4:	4603      	mov	r3, r0
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	4b2d      	ldr	r3, [pc, #180]	; (8002580 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80024ca:	801a      	strh	r2, [r3, #0]
  			__HAL_TIM_SET_COUNTER(htim,0);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2200      	movs	r2, #0
 80024d2:	625a      	str	r2, [r3, #36]	; 0x24
  			if(_IC_value1 < _IC_value2)
 80024d4:	4b29      	ldr	r3, [pc, #164]	; (800257c <HAL_TIM_IC_CaptureCallback+0x218>)
 80024d6:	881a      	ldrh	r2, [r3, #0]
 80024d8:	4b29      	ldr	r3, [pc, #164]	; (8002580 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80024da:	881b      	ldrh	r3, [r3, #0]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d208      	bcs.n	80024f2 <HAL_TIM_IC_CaptureCallback+0x18e>
  				_Difference = _IC_value2-_IC_value1;
 80024e0:	4b27      	ldr	r3, [pc, #156]	; (8002580 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80024e2:	881a      	ldrh	r2, [r3, #0]
 80024e4:	4b25      	ldr	r3, [pc, #148]	; (800257c <HAL_TIM_IC_CaptureCallback+0x218>)
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_TIM_IC_CaptureCallback+0x220>)
 80024ee:	801a      	strh	r2, [r3, #0]
 80024f0:	e00f      	b.n	8002512 <HAL_TIM_IC_CaptureCallback+0x1ae>
  			else if(_IC_value1 > _IC_value2)
 80024f2:	4b22      	ldr	r3, [pc, #136]	; (800257c <HAL_TIM_IC_CaptureCallback+0x218>)
 80024f4:	881a      	ldrh	r2, [r3, #0]
 80024f6:	4b22      	ldr	r3, [pc, #136]	; (8002580 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d909      	bls.n	8002512 <HAL_TIM_IC_CaptureCallback+0x1ae>
  				_Difference = 0xffff - _IC_value1+ _IC_value2;
 80024fe:	4b20      	ldr	r3, [pc, #128]	; (8002580 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002500:	881a      	ldrh	r2, [r3, #0]
 8002502:	4b1e      	ldr	r3, [pc, #120]	; (800257c <HAL_TIM_IC_CaptureCallback+0x218>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	b29b      	uxth	r3, r3
 800250a:	3b01      	subs	r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	4b1d      	ldr	r3, [pc, #116]	; (8002584 <HAL_TIM_IC_CaptureCallback+0x220>)
 8002510:	801a      	strh	r2, [r3, #0]
  			distance2 = _Difference/58;
 8002512:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <HAL_TIM_IC_CaptureCallback+0x220>)
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	4a15      	ldr	r2, [pc, #84]	; (800256c <HAL_TIM_IC_CaptureCallback+0x208>)
 8002518:	fba2 2303 	umull	r2, r3, r2, r3
 800251c:	095b      	lsrs	r3, r3, #5
 800251e:	b29a      	uxth	r2, r3
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_TIM_IC_CaptureCallback+0x224>)
 8002522:	801a      	strh	r2, [r3, #0]
  			__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6a1a      	ldr	r2, [r3, #32]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 020a 	bic.w	r2, r2, #10
 8002532:	621a      	str	r2, [r3, #32]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6a12      	ldr	r2, [r2, #32]
 800253e:	621a      	str	r2, [r3, #32]
  			__HAL_TIM_DISABLE_IT(htim,TIM_IT_CC1);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 0202 	bic.w	r2, r2, #2
 800254e:	60da      	str	r2, [r3, #12]
}
 8002550:	bf00      	nop
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	200003fc 	.word	0x200003fc
 800255c:	200003e4 	.word	0x200003e4
 8002560:	200003e6 	.word	0x200003e6
 8002564:	200003e8 	.word	0x200003e8
 8002568:	200003ea 	.word	0x200003ea
 800256c:	8d3dcb09 	.word	0x8d3dcb09
 8002570:	200003ec 	.word	0x200003ec
 8002574:	20000444 	.word	0x20000444
 8002578:	200003ee 	.word	0x200003ee
 800257c:	200003f0 	.word	0x200003f0
 8002580:	200003f2 	.word	0x200003f2
 8002584:	200003f4 	.word	0x200003f4
 8002588:	200003f6 	.word	0x200003f6

0800258c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002592:	4b18      	ldr	r3, [pc, #96]	; (80025f4 <HAL_MspInit+0x68>)
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	4a17      	ldr	r2, [pc, #92]	; (80025f4 <HAL_MspInit+0x68>)
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	6193      	str	r3, [r2, #24]
 800259e:	4b15      	ldr	r3, [pc, #84]	; (80025f4 <HAL_MspInit+0x68>)
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025aa:	4b12      	ldr	r3, [pc, #72]	; (80025f4 <HAL_MspInit+0x68>)
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	4a11      	ldr	r2, [pc, #68]	; (80025f4 <HAL_MspInit+0x68>)
 80025b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b4:	61d3      	str	r3, [r2, #28]
 80025b6:	4b0f      	ldr	r3, [pc, #60]	; (80025f4 <HAL_MspInit+0x68>)
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025be:	607b      	str	r3, [r7, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	210f      	movs	r1, #15
 80025c6:	f06f 0001 	mvn.w	r0, #1
 80025ca:	f000 fe70 	bl	80032ae <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025ce:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <HAL_MspInit+0x6c>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	4a04      	ldr	r2, [pc, #16]	; (80025f8 <HAL_MspInit+0x6c>)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40021000 	.word	0x40021000
 80025f8:	40010000 	.word	0x40010000

080025fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002600:	e7fe      	b.n	8002600 <NMI_Handler+0x4>

08002602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002602:	b480      	push	{r7}
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002606:	e7fe      	b.n	8002606 <HardFault_Handler+0x4>

08002608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800260c:	e7fe      	b.n	800260c <MemManage_Handler+0x4>

0800260e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002612:	e7fe      	b.n	8002612 <BusFault_Handler+0x4>

08002614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002618:	e7fe      	b.n	8002618 <UsageFault_Handler+0x4>

0800261a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr

08002626 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800262a:	f000 fd4d 	bl	80030c8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800262e:	f007 fa41 	bl	8009ab4 <xTaskGetSchedulerState>
 8002632:	4603      	mov	r3, r0
 8002634:	2b01      	cmp	r3, #1
 8002636:	d001      	beq.n	800263c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002638:	f007 fc2e 	bl	8009e98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800263c:	bf00      	nop
 800263e:	bd80      	pop	{r7, pc}

08002640 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002644:	4802      	ldr	r0, [pc, #8]	; (8002650 <DMA1_Channel2_IRQHandler+0x10>)
 8002646:	f001 f883 	bl	8003750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000700 	.word	0x20000700

08002654 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002658:	4802      	ldr	r0, [pc, #8]	; (8002664 <DMA1_Channel3_IRQHandler+0x10>)
 800265a:	f001 f879 	bl	8003750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	200006bc 	.word	0x200006bc

08002668 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800266c:	4802      	ldr	r0, [pc, #8]	; (8002678 <DMA1_Channel4_IRQHandler+0x10>)
 800266e:	f001 f86f 	bl	8003750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	200005f0 	.word	0x200005f0

0800267c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002680:	4802      	ldr	r0, [pc, #8]	; (800268c <DMA1_Channel5_IRQHandler+0x10>)
 8002682:	f001 f865 	bl	8003750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200005ac 	.word	0x200005ac

08002690 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002694:	4802      	ldr	r0, [pc, #8]	; (80026a0 <DMA1_Channel6_IRQHandler+0x10>)
 8002696:	f001 f85b 	bl	8003750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000634 	.word	0x20000634

080026a4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80026a8:	4802      	ldr	r0, [pc, #8]	; (80026b4 <DMA1_Channel7_IRQHandler+0x10>)
 80026aa:	f001 f851 	bl	8003750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000678 	.word	0x20000678

080026b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026bc:	4802      	ldr	r0, [pc, #8]	; (80026c8 <TIM2_IRQHandler+0x10>)
 80026be:	f004 ff0b 	bl	80074d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	200003fc 	.word	0x200003fc

080026cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026d0:	4802      	ldr	r0, [pc, #8]	; (80026dc <TIM3_IRQHandler+0x10>)
 80026d2:	f004 ff01 	bl	80074d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000444 	.word	0x20000444

080026e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <TIM4_IRQHandler+0x10>)
 80026e6:	f004 fef7 	bl	80074d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	2000048c 	.word	0x2000048c

080026f4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <I2C1_EV_IRQHandler+0x10>)
 80026fa:	f002 f925 	bl	8004948 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000390 	.word	0x20000390

08002708 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800270c:	4802      	ldr	r0, [pc, #8]	; (8002718 <USART1_IRQHandler+0x10>)
 800270e:	f005 fd6f 	bl	80081f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	200004d4 	.word	0x200004d4

0800271c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002720:	4802      	ldr	r0, [pc, #8]	; (800272c <USART2_IRQHandler+0x10>)
 8002722:	f005 fd65 	bl	80081f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000051c 	.word	0x2000051c

08002730 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002734:	4802      	ldr	r0, [pc, #8]	; (8002740 <USART3_IRQHandler+0x10>)
 8002736:	f005 fd5b 	bl	80081f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000564 	.word	0x20000564

08002744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800274c:	4a14      	ldr	r2, [pc, #80]	; (80027a0 <_sbrk+0x5c>)
 800274e:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <_sbrk+0x60>)
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002758:	4b13      	ldr	r3, [pc, #76]	; (80027a8 <_sbrk+0x64>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d102      	bne.n	8002766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002760:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <_sbrk+0x64>)
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <_sbrk+0x68>)
 8002764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002766:	4b10      	ldr	r3, [pc, #64]	; (80027a8 <_sbrk+0x64>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	429a      	cmp	r2, r3
 8002772:	d207      	bcs.n	8002784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002774:	f007 fde4 	bl	800a340 <__errno>
 8002778:	4603      	mov	r3, r0
 800277a:	220c      	movs	r2, #12
 800277c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277e:	f04f 33ff 	mov.w	r3, #4294967295
 8002782:	e009      	b.n	8002798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002784:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <_sbrk+0x64>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800278a:	4b07      	ldr	r3, [pc, #28]	; (80027a8 <_sbrk+0x64>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4413      	add	r3, r2
 8002792:	4a05      	ldr	r2, [pc, #20]	; (80027a8 <_sbrk+0x64>)
 8002794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002796:	68fb      	ldr	r3, [r7, #12]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	2000c000 	.word	0x2000c000
 80027a4:	00000400 	.word	0x00000400
 80027a8:	200003f8 	.word	0x200003f8
 80027ac:	200015e8 	.word	0x200015e8

080027b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	; 0x28
 80027c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027c2:	f107 0318 	add.w	r3, r7, #24
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	605a      	str	r2, [r3, #4]
 80027cc:	609a      	str	r2, [r3, #8]
 80027ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027d0:	f107 0310 	add.w	r3, r7, #16
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80027da:	463b      	mov	r3, r7
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	605a      	str	r2, [r3, #4]
 80027e2:	609a      	str	r2, [r3, #8]
 80027e4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027e6:	4b2c      	ldr	r3, [pc, #176]	; (8002898 <MX_TIM2_Init+0xdc>)
 80027e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80027ee:	4b2a      	ldr	r3, [pc, #168]	; (8002898 <MX_TIM2_Init+0xdc>)
 80027f0:	2247      	movs	r2, #71	; 0x47
 80027f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f4:	4b28      	ldr	r3, [pc, #160]	; (8002898 <MX_TIM2_Init+0xdc>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80027fa:	4b27      	ldr	r3, [pc, #156]	; (8002898 <MX_TIM2_Init+0xdc>)
 80027fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002800:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002802:	4b25      	ldr	r3, [pc, #148]	; (8002898 <MX_TIM2_Init+0xdc>)
 8002804:	2200      	movs	r2, #0
 8002806:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002808:	4b23      	ldr	r3, [pc, #140]	; (8002898 <MX_TIM2_Init+0xdc>)
 800280a:	2280      	movs	r2, #128	; 0x80
 800280c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800280e:	4822      	ldr	r0, [pc, #136]	; (8002898 <MX_TIM2_Init+0xdc>)
 8002810:	f004 fbe8 	bl	8006fe4 <HAL_TIM_Base_Init>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800281a:	f7ff fd15 	bl	8002248 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800281e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002822:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002824:	f107 0318 	add.w	r3, r7, #24
 8002828:	4619      	mov	r1, r3
 800282a:	481b      	ldr	r0, [pc, #108]	; (8002898 <MX_TIM2_Init+0xdc>)
 800282c:	f004 ffe0 	bl	80077f0 <HAL_TIM_ConfigClockSource>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002836:	f7ff fd07 	bl	8002248 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800283a:	4817      	ldr	r0, [pc, #92]	; (8002898 <MX_TIM2_Init+0xdc>)
 800283c:	f004 fcda 	bl	80071f4 <HAL_TIM_IC_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002846:	f7ff fcff 	bl	8002248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002852:	f107 0310 	add.w	r3, r7, #16
 8002856:	4619      	mov	r1, r3
 8002858:	480f      	ldr	r0, [pc, #60]	; (8002898 <MX_TIM2_Init+0xdc>)
 800285a:	f005 fb4b 	bl	8007ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002864:	f7ff fcf0 	bl	8002248 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002868:	2300      	movs	r3, #0
 800286a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800286c:	2301      	movs	r3, #1
 800286e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002870:	2300      	movs	r3, #0
 8002872:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002878:	463b      	mov	r3, r7
 800287a:	2200      	movs	r2, #0
 800287c:	4619      	mov	r1, r3
 800287e:	4806      	ldr	r0, [pc, #24]	; (8002898 <MX_TIM2_Init+0xdc>)
 8002880:	f004 ff1a 	bl	80076b8 <HAL_TIM_IC_ConfigChannel>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800288a:	f7ff fcdd 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800288e:	bf00      	nop
 8002890:	3728      	adds	r7, #40	; 0x28
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	200003fc 	.word	0x200003fc

0800289c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028a2:	f107 0318 	add.w	r3, r7, #24
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
 80028ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028ba:	463b      	mov	r3, r7
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	605a      	str	r2, [r3, #4]
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028c6:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028c8:	4a2b      	ldr	r2, [pc, #172]	; (8002978 <MX_TIM3_Init+0xdc>)
 80028ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80028cc:	4b29      	ldr	r3, [pc, #164]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028ce:	2247      	movs	r2, #71	; 0x47
 80028d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d2:	4b28      	ldr	r3, [pc, #160]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80028d8:	4b26      	ldr	r3, [pc, #152]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028e0:	4b24      	ldr	r3, [pc, #144]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028e6:	4b23      	ldr	r3, [pc, #140]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028e8:	2280      	movs	r2, #128	; 0x80
 80028ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028ec:	4821      	ldr	r0, [pc, #132]	; (8002974 <MX_TIM3_Init+0xd8>)
 80028ee:	f004 fb79 	bl	8006fe4 <HAL_TIM_Base_Init>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80028f8:	f7ff fca6 	bl	8002248 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002900:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002902:	f107 0318 	add.w	r3, r7, #24
 8002906:	4619      	mov	r1, r3
 8002908:	481a      	ldr	r0, [pc, #104]	; (8002974 <MX_TIM3_Init+0xd8>)
 800290a:	f004 ff71 	bl	80077f0 <HAL_TIM_ConfigClockSource>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002914:	f7ff fc98 	bl	8002248 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002918:	4816      	ldr	r0, [pc, #88]	; (8002974 <MX_TIM3_Init+0xd8>)
 800291a:	f004 fc6b 	bl	80071f4 <HAL_TIM_IC_Init>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002924:	f7ff fc90 	bl	8002248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002928:	2300      	movs	r3, #0
 800292a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002930:	f107 0310 	add.w	r3, r7, #16
 8002934:	4619      	mov	r1, r3
 8002936:	480f      	ldr	r0, [pc, #60]	; (8002974 <MX_TIM3_Init+0xd8>)
 8002938:	f005 fadc 	bl	8007ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002942:	f7ff fc81 	bl	8002248 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002946:	2300      	movs	r3, #0
 8002948:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800294a:	2301      	movs	r3, #1
 800294c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800294e:	2300      	movs	r3, #0
 8002950:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002956:	463b      	mov	r3, r7
 8002958:	2200      	movs	r2, #0
 800295a:	4619      	mov	r1, r3
 800295c:	4805      	ldr	r0, [pc, #20]	; (8002974 <MX_TIM3_Init+0xd8>)
 800295e:	f004 feab 	bl	80076b8 <HAL_TIM_IC_ConfigChannel>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002968:	f7ff fc6e 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800296c:	bf00      	nop
 800296e:	3728      	adds	r7, #40	; 0x28
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	20000444 	.word	0x20000444
 8002978:	40000400 	.word	0x40000400

0800297c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002982:	f107 0308 	add.w	r3, r7, #8
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	605a      	str	r2, [r3, #4]
 800298c:	609a      	str	r2, [r3, #8]
 800298e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002990:	463b      	mov	r3, r7
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002998:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <MX_TIM4_Init+0x94>)
 800299a:	4a1e      	ldr	r2, [pc, #120]	; (8002a14 <MX_TIM4_Init+0x98>)
 800299c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 500-1;
 800299e:	4b1c      	ldr	r3, [pc, #112]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029a0:	f240 12f3 	movw	r2, #499	; 0x1f3
 80029a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a6:	4b1a      	ldr	r3, [pc, #104]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80029ac:	4b18      	ldr	r3, [pc, #96]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029b2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029b4:	4b16      	ldr	r3, [pc, #88]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ba:	4b15      	ldr	r3, [pc, #84]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029bc:	2200      	movs	r2, #0
 80029be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80029c0:	4813      	ldr	r0, [pc, #76]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029c2:	f004 fb0f 	bl	8006fe4 <HAL_TIM_Base_Init>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80029cc:	f7ff fc3c 	bl	8002248 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029d6:	f107 0308 	add.w	r3, r7, #8
 80029da:	4619      	mov	r1, r3
 80029dc:	480c      	ldr	r0, [pc, #48]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029de:	f004 ff07 	bl	80077f0 <HAL_TIM_ConfigClockSource>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80029e8:	f7ff fc2e 	bl	8002248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ec:	2300      	movs	r3, #0
 80029ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029f4:	463b      	mov	r3, r7
 80029f6:	4619      	mov	r1, r3
 80029f8:	4805      	ldr	r0, [pc, #20]	; (8002a10 <MX_TIM4_Init+0x94>)
 80029fa:	f005 fa7b 	bl	8007ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002a04:	f7ff fc20 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a08:	bf00      	nop
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	2000048c 	.word	0x2000048c
 8002a14:	40000800 	.word	0x40000800

08002a18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08c      	sub	sp, #48	; 0x30
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 0320 	add.w	r3, r7, #32
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a36:	d12c      	bne.n	8002a92 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a38:	4b3d      	ldr	r3, [pc, #244]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a3a:	69db      	ldr	r3, [r3, #28]
 8002a3c:	4a3c      	ldr	r2, [pc, #240]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	61d3      	str	r3, [r2, #28]
 8002a44:	4b3a      	ldr	r3, [pc, #232]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	61fb      	str	r3, [r7, #28]
 8002a4e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a50:	4b37      	ldr	r3, [pc, #220]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	4a36      	ldr	r2, [pc, #216]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a56:	f043 0304 	orr.w	r3, r3, #4
 8002a5a:	6193      	str	r3, [r2, #24]
 8002a5c:	4b34      	ldr	r3, [pc, #208]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	61bb      	str	r3, [r7, #24]
 8002a66:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a74:	f107 0320 	add.w	r3, r7, #32
 8002a78:	4619      	mov	r1, r3
 8002a7a:	482e      	ldr	r0, [pc, #184]	; (8002b34 <HAL_TIM_Base_MspInit+0x11c>)
 8002a7c:	f001 f8de 	bl	8003c3c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002a80:	2200      	movs	r2, #0
 8002a82:	2105      	movs	r1, #5
 8002a84:	201c      	movs	r0, #28
 8002a86:	f000 fc12 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a8a:	201c      	movs	r0, #28
 8002a8c:	f000 fc2b 	bl	80032e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002a90:	e04a      	b.n	8002b28 <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM3)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a28      	ldr	r2, [pc, #160]	; (8002b38 <HAL_TIM_Base_MspInit+0x120>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d12c      	bne.n	8002af6 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a9c:	4b24      	ldr	r3, [pc, #144]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	4a23      	ldr	r2, [pc, #140]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002aa2:	f043 0302 	orr.w	r3, r3, #2
 8002aa6:	61d3      	str	r3, [r2, #28]
 8002aa8:	4b21      	ldr	r3, [pc, #132]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab4:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4a1d      	ldr	r2, [pc, #116]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002aba:	f043 0304 	orr.w	r3, r3, #4
 8002abe:	6193      	str	r3, [r2, #24]
 8002ac0:	4b1b      	ldr	r3, [pc, #108]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002acc:	2340      	movs	r3, #64	; 0x40
 8002ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad8:	f107 0320 	add.w	r3, r7, #32
 8002adc:	4619      	mov	r1, r3
 8002ade:	4815      	ldr	r0, [pc, #84]	; (8002b34 <HAL_TIM_Base_MspInit+0x11c>)
 8002ae0:	f001 f8ac 	bl	8003c3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2105      	movs	r1, #5
 8002ae8:	201d      	movs	r0, #29
 8002aea:	f000 fbe0 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002aee:	201d      	movs	r0, #29
 8002af0:	f000 fbf9 	bl	80032e6 <HAL_NVIC_EnableIRQ>
}
 8002af4:	e018      	b.n	8002b28 <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM4)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a10      	ldr	r2, [pc, #64]	; (8002b3c <HAL_TIM_Base_MspInit+0x124>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d113      	bne.n	8002b28 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b00:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002b06:	f043 0304 	orr.w	r3, r3, #4
 8002b0a:	61d3      	str	r3, [r2, #28]
 8002b0c:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <HAL_TIM_Base_MspInit+0x118>)
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2105      	movs	r1, #5
 8002b1c:	201e      	movs	r0, #30
 8002b1e:	f000 fbc6 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b22:	201e      	movs	r0, #30
 8002b24:	f000 fbdf 	bl	80032e6 <HAL_NVIC_EnableIRQ>
}
 8002b28:	bf00      	nop
 8002b2a:	3730      	adds	r7, #48	; 0x30
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40021000 	.word	0x40021000
 8002b34:	40010800 	.word	0x40010800
 8002b38:	40000400 	.word	0x40000400
 8002b3c:	40000800 	.word	0x40000800

08002b40 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b44:	4b11      	ldr	r3, [pc, #68]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b46:	4a12      	ldr	r2, [pc, #72]	; (8002b90 <MX_USART1_UART_Init+0x50>)
 8002b48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002b4a:	4b10      	ldr	r3, [pc, #64]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b52:	4b0e      	ldr	r3, [pc, #56]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b58:	4b0c      	ldr	r3, [pc, #48]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b5e:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b64:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b66:	220c      	movs	r2, #12
 8002b68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b6a:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b70:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b76:	4805      	ldr	r0, [pc, #20]	; (8002b8c <MX_USART1_UART_Init+0x4c>)
 8002b78:	f005 fa3a 	bl	8007ff0 <HAL_UART_Init>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b82:	f7ff fb61 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	200004d4 	.word	0x200004d4
 8002b90:	40013800 	.word	0x40013800

08002b94 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b98:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002b9a:	4a12      	ldr	r2, [pc, #72]	; (8002be4 <MX_USART2_UART_Init+0x50>)
 8002b9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b9e:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002ba0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ba4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ba6:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bb2:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bb8:	4b09      	ldr	r3, [pc, #36]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002bba:	220c      	movs	r2, #12
 8002bbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bbe:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bc4:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bca:	4805      	ldr	r0, [pc, #20]	; (8002be0 <MX_USART2_UART_Init+0x4c>)
 8002bcc:	f005 fa10 	bl	8007ff0 <HAL_UART_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002bd6:	f7ff fb37 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2000051c 	.word	0x2000051c
 8002be4:	40004400 	.word	0x40004400

08002be8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002bee:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <MX_USART3_UART_Init+0x50>)
 8002bf0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bf8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c06:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c0c:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002c0e:	220c      	movs	r2, #12
 8002c10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c12:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c18:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c1e:	4805      	ldr	r0, [pc, #20]	; (8002c34 <MX_USART3_UART_Init+0x4c>)
 8002c20:	f005 f9e6 	bl	8007ff0 <HAL_UART_Init>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002c2a:	f7ff fb0d 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20000564 	.word	0x20000564
 8002c38:	40004800 	.word	0x40004800

08002c3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08c      	sub	sp, #48	; 0x30
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 0320 	add.w	r3, r7, #32
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a8b      	ldr	r2, [pc, #556]	; (8002e84 <HAL_UART_MspInit+0x248>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	f040 8087 	bne.w	8002d6c <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c5e:	4b8a      	ldr	r3, [pc, #552]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	4a89      	ldr	r2, [pc, #548]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002c64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c68:	6193      	str	r3, [r2, #24]
 8002c6a:	4b87      	ldr	r3, [pc, #540]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c72:	61fb      	str	r3, [r7, #28]
 8002c74:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c76:	4b84      	ldr	r3, [pc, #528]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	4a83      	ldr	r2, [pc, #524]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002c7c:	f043 0304 	orr.w	r3, r3, #4
 8002c80:	6193      	str	r3, [r2, #24]
 8002c82:	4b81      	ldr	r3, [pc, #516]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	61bb      	str	r3, [r7, #24]
 8002c8c:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c94:	2302      	movs	r3, #2
 8002c96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9c:	f107 0320 	add.w	r3, r7, #32
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	487a      	ldr	r0, [pc, #488]	; (8002e8c <HAL_UART_MspInit+0x250>)
 8002ca4:	f000 ffca 	bl	8003c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ca8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb6:	f107 0320 	add.w	r3, r7, #32
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4873      	ldr	r0, [pc, #460]	; (8002e8c <HAL_UART_MspInit+0x250>)
 8002cbe:	f000 ffbd 	bl	8003c3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002cc2:	4b73      	ldr	r3, [pc, #460]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cc4:	4a73      	ldr	r2, [pc, #460]	; (8002e94 <HAL_UART_MspInit+0x258>)
 8002cc6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cc8:	4b71      	ldr	r3, [pc, #452]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cce:	4b70      	ldr	r3, [pc, #448]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cd4:	4b6e      	ldr	r3, [pc, #440]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cd6:	2280      	movs	r2, #128	; 0x80
 8002cd8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cda:	4b6d      	ldr	r3, [pc, #436]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ce0:	4b6b      	ldr	r3, [pc, #428]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002ce6:	4b6a      	ldr	r3, [pc, #424]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002cec:	4b68      	ldr	r3, [pc, #416]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002cf2:	4867      	ldr	r0, [pc, #412]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002cf4:	f000 fb12 	bl	800331c <HAL_DMA_Init>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002cfe:	f7ff faa3 	bl	8002248 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a62      	ldr	r2, [pc, #392]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002d06:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d08:	4a61      	ldr	r2, [pc, #388]	; (8002e90 <HAL_UART_MspInit+0x254>)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002d0e:	4b62      	ldr	r3, [pc, #392]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d10:	4a62      	ldr	r2, [pc, #392]	; (8002e9c <HAL_UART_MspInit+0x260>)
 8002d12:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d14:	4b60      	ldr	r3, [pc, #384]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d16:	2210      	movs	r2, #16
 8002d18:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d1a:	4b5f      	ldr	r3, [pc, #380]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d20:	4b5d      	ldr	r3, [pc, #372]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d22:	2280      	movs	r2, #128	; 0x80
 8002d24:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d26:	4b5c      	ldr	r3, [pc, #368]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d2c:	4b5a      	ldr	r3, [pc, #360]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d32:	4b59      	ldr	r3, [pc, #356]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d38:	4b57      	ldr	r3, [pc, #348]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d3e:	4856      	ldr	r0, [pc, #344]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d40:	f000 faec 	bl	800331c <HAL_DMA_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8002d4a:	f7ff fa7d 	bl	8002248 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a51      	ldr	r2, [pc, #324]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d52:	639a      	str	r2, [r3, #56]	; 0x38
 8002d54:	4a50      	ldr	r2, [pc, #320]	; (8002e98 <HAL_UART_MspInit+0x25c>)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2105      	movs	r1, #5
 8002d5e:	2025      	movs	r0, #37	; 0x25
 8002d60:	f000 faa5 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d64:	2025      	movs	r0, #37	; 0x25
 8002d66:	f000 fabe 	bl	80032e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002d6a:	e12f      	b.n	8002fcc <HAL_UART_MspInit+0x390>
  else if(uartHandle->Instance==USART2)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a4b      	ldr	r2, [pc, #300]	; (8002ea0 <HAL_UART_MspInit+0x264>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	f040 809e 	bne.w	8002eb4 <HAL_UART_MspInit+0x278>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d78:	4b43      	ldr	r3, [pc, #268]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	4a42      	ldr	r2, [pc, #264]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002d7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d82:	61d3      	str	r3, [r2, #28]
 8002d84:	4b40      	ldr	r3, [pc, #256]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002d86:	69db      	ldr	r3, [r3, #28]
 8002d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d90:	4b3d      	ldr	r3, [pc, #244]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	4a3c      	ldr	r2, [pc, #240]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002d96:	f043 0304 	orr.w	r3, r3, #4
 8002d9a:	6193      	str	r3, [r2, #24]
 8002d9c:	4b3a      	ldr	r3, [pc, #232]	; (8002e88 <HAL_UART_MspInit+0x24c>)
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	613b      	str	r3, [r7, #16]
 8002da6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002da8:	2304      	movs	r3, #4
 8002daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002db0:	2303      	movs	r3, #3
 8002db2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db4:	f107 0320 	add.w	r3, r7, #32
 8002db8:	4619      	mov	r1, r3
 8002dba:	4834      	ldr	r0, [pc, #208]	; (8002e8c <HAL_UART_MspInit+0x250>)
 8002dbc:	f000 ff3e 	bl	8003c3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002dc0:	2308      	movs	r3, #8
 8002dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dcc:	f107 0320 	add.w	r3, r7, #32
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	482e      	ldr	r0, [pc, #184]	; (8002e8c <HAL_UART_MspInit+0x250>)
 8002dd4:	f000 ff32 	bl	8003c3c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002dd8:	4b32      	ldr	r3, [pc, #200]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002dda:	4a33      	ldr	r2, [pc, #204]	; (8002ea8 <HAL_UART_MspInit+0x26c>)
 8002ddc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dde:	4b31      	ldr	r3, [pc, #196]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de4:	4b2f      	ldr	r3, [pc, #188]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dea:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002dec:	2280      	movs	r2, #128	; 0x80
 8002dee:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002df0:	4b2c      	ldr	r3, [pc, #176]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df6:	4b2b      	ldr	r3, [pc, #172]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002dfc:	4b29      	ldr	r3, [pc, #164]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e02:	4b28      	ldr	r3, [pc, #160]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e08:	4826      	ldr	r0, [pc, #152]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002e0a:	f000 fa87 	bl	800331c <HAL_DMA_Init>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8002e14:	f7ff fa18 	bl	8002248 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a22      	ldr	r2, [pc, #136]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002e1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e1e:	4a21      	ldr	r2, [pc, #132]	; (8002ea4 <HAL_UART_MspInit+0x268>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002e24:	4b21      	ldr	r3, [pc, #132]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e26:	4a22      	ldr	r2, [pc, #136]	; (8002eb0 <HAL_UART_MspInit+0x274>)
 8002e28:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e2a:	4b20      	ldr	r3, [pc, #128]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e30:	4b1e      	ldr	r3, [pc, #120]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e36:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e38:	2280      	movs	r2, #128	; 0x80
 8002e3a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e42:	4b1a      	ldr	r3, [pc, #104]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002e48:	4b18      	ldr	r3, [pc, #96]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e4e:	4b17      	ldr	r3, [pc, #92]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002e54:	4815      	ldr	r0, [pc, #84]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e56:	f000 fa61 	bl	800331c <HAL_DMA_Init>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_UART_MspInit+0x228>
      Error_Handler();
 8002e60:	f7ff f9f2 	bl	8002248 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a11      	ldr	r2, [pc, #68]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e68:	639a      	str	r2, [r3, #56]	; 0x38
 8002e6a:	4a10      	ldr	r2, [pc, #64]	; (8002eac <HAL_UART_MspInit+0x270>)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002e70:	2200      	movs	r2, #0
 8002e72:	2105      	movs	r1, #5
 8002e74:	2026      	movs	r0, #38	; 0x26
 8002e76:	f000 fa1a 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e7a:	2026      	movs	r0, #38	; 0x26
 8002e7c:	f000 fa33 	bl	80032e6 <HAL_NVIC_EnableIRQ>
}
 8002e80:	e0a4      	b.n	8002fcc <HAL_UART_MspInit+0x390>
 8002e82:	bf00      	nop
 8002e84:	40013800 	.word	0x40013800
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	40010800 	.word	0x40010800
 8002e90:	200005ac 	.word	0x200005ac
 8002e94:	40020058 	.word	0x40020058
 8002e98:	200005f0 	.word	0x200005f0
 8002e9c:	40020044 	.word	0x40020044
 8002ea0:	40004400 	.word	0x40004400
 8002ea4:	20000634 	.word	0x20000634
 8002ea8:	4002006c 	.word	0x4002006c
 8002eac:	20000678 	.word	0x20000678
 8002eb0:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a46      	ldr	r2, [pc, #280]	; (8002fd4 <HAL_UART_MspInit+0x398>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	f040 8086 	bne.w	8002fcc <HAL_UART_MspInit+0x390>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ec0:	4b45      	ldr	r3, [pc, #276]	; (8002fd8 <HAL_UART_MspInit+0x39c>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	4a44      	ldr	r2, [pc, #272]	; (8002fd8 <HAL_UART_MspInit+0x39c>)
 8002ec6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002eca:	61d3      	str	r3, [r2, #28]
 8002ecc:	4b42      	ldr	r3, [pc, #264]	; (8002fd8 <HAL_UART_MspInit+0x39c>)
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed8:	4b3f      	ldr	r3, [pc, #252]	; (8002fd8 <HAL_UART_MspInit+0x39c>)
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	4a3e      	ldr	r2, [pc, #248]	; (8002fd8 <HAL_UART_MspInit+0x39c>)
 8002ede:	f043 0308 	orr.w	r3, r3, #8
 8002ee2:	6193      	str	r3, [r2, #24]
 8002ee4:	4b3c      	ldr	r3, [pc, #240]	; (8002fd8 <HAL_UART_MspInit+0x39c>)
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	f003 0308 	and.w	r3, r3, #8
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ef0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002efa:	2303      	movs	r3, #3
 8002efc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002efe:	f107 0320 	add.w	r3, r7, #32
 8002f02:	4619      	mov	r1, r3
 8002f04:	4835      	ldr	r0, [pc, #212]	; (8002fdc <HAL_UART_MspInit+0x3a0>)
 8002f06:	f000 fe99 	bl	8003c3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002f0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f10:	2300      	movs	r3, #0
 8002f12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f18:	f107 0320 	add.w	r3, r7, #32
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	482f      	ldr	r0, [pc, #188]	; (8002fdc <HAL_UART_MspInit+0x3a0>)
 8002f20:	f000 fe8c 	bl	8003c3c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002f24:	4b2e      	ldr	r3, [pc, #184]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f26:	4a2f      	ldr	r2, [pc, #188]	; (8002fe4 <HAL_UART_MspInit+0x3a8>)
 8002f28:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f2a:	4b2d      	ldr	r3, [pc, #180]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f30:	4b2b      	ldr	r3, [pc, #172]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f36:	4b2a      	ldr	r3, [pc, #168]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f38:	2280      	movs	r2, #128	; 0x80
 8002f3a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f3c:	4b28      	ldr	r3, [pc, #160]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f42:	4b27      	ldr	r3, [pc, #156]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002f48:	4b25      	ldr	r3, [pc, #148]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f4e:	4b24      	ldr	r3, [pc, #144]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002f54:	4822      	ldr	r0, [pc, #136]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f56:	f000 f9e1 	bl	800331c <HAL_DMA_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <HAL_UART_MspInit+0x328>
      Error_Handler();
 8002f60:	f7ff f972 	bl	8002248 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a1e      	ldr	r2, [pc, #120]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f68:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f6a:	4a1d      	ldr	r2, [pc, #116]	; (8002fe0 <HAL_UART_MspInit+0x3a4>)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002f70:	4b1d      	ldr	r3, [pc, #116]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f72:	4a1e      	ldr	r2, [pc, #120]	; (8002fec <HAL_UART_MspInit+0x3b0>)
 8002f74:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f76:	4b1c      	ldr	r3, [pc, #112]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f78:	2210      	movs	r2, #16
 8002f7a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f7c:	4b1a      	ldr	r3, [pc, #104]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f82:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f84:	2280      	movs	r2, #128	; 0x80
 8002f86:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f88:	4b17      	ldr	r3, [pc, #92]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f8e:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002f94:	4b14      	ldr	r3, [pc, #80]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f9a:	4b13      	ldr	r3, [pc, #76]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002fa0:	4811      	ldr	r0, [pc, #68]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002fa2:	f000 f9bb 	bl	800331c <HAL_DMA_Init>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_UART_MspInit+0x374>
      Error_Handler();
 8002fac:	f7ff f94c 	bl	8002248 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a0d      	ldr	r2, [pc, #52]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002fb4:	639a      	str	r2, [r3, #56]	; 0x38
 8002fb6:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <HAL_UART_MspInit+0x3ac>)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	2105      	movs	r1, #5
 8002fc0:	2027      	movs	r0, #39	; 0x27
 8002fc2:	f000 f974 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002fc6:	2027      	movs	r0, #39	; 0x27
 8002fc8:	f000 f98d 	bl	80032e6 <HAL_NVIC_EnableIRQ>
}
 8002fcc:	bf00      	nop
 8002fce:	3730      	adds	r7, #48	; 0x30
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40004800 	.word	0x40004800
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	40010c00 	.word	0x40010c00
 8002fe0:	200006bc 	.word	0x200006bc
 8002fe4:	40020030 	.word	0x40020030
 8002fe8:	20000700 	.word	0x20000700
 8002fec:	4002001c 	.word	0x4002001c

08002ff0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ff0:	f7ff fbde 	bl	80027b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ff4:	480b      	ldr	r0, [pc, #44]	; (8003024 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ff6:	490c      	ldr	r1, [pc, #48]	; (8003028 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ff8:	4a0c      	ldr	r2, [pc, #48]	; (800302c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ffc:	e002      	b.n	8003004 <LoopCopyDataInit>

08002ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003002:	3304      	adds	r3, #4

08003004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003008:	d3f9      	bcc.n	8002ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800300a:	4a09      	ldr	r2, [pc, #36]	; (8003030 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800300c:	4c09      	ldr	r4, [pc, #36]	; (8003034 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800300e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003010:	e001      	b.n	8003016 <LoopFillZerobss>

08003012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003014:	3204      	adds	r2, #4

08003016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003018:	d3fb      	bcc.n	8003012 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800301a:	f007 f997 	bl	800a34c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800301e:	f7ff f8b1 	bl	8002184 <main>
  bx lr
 8003022:	4770      	bx	lr
  ldr r0, =_sdata
 8003024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003028:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800302c:	0800adf8 	.word	0x0800adf8
  ldr r2, =_sbss
 8003030:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003034:	200015e4 	.word	0x200015e4

08003038 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003038:	e7fe      	b.n	8003038 <ADC1_2_IRQHandler>
	...

0800303c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HAL_Init+0x28>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a07      	ldr	r2, [pc, #28]	; (8003064 <HAL_Init+0x28>)
 8003046:	f043 0310 	orr.w	r3, r3, #16
 800304a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304c:	2003      	movs	r0, #3
 800304e:	f000 f923 	bl	8003298 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003052:	200f      	movs	r0, #15
 8003054:	f000 f808 	bl	8003068 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003058:	f7ff fa98 	bl	800258c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40022000 	.word	0x40022000

08003068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003070:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_InitTick+0x54>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4b12      	ldr	r3, [pc, #72]	; (80030c0 <HAL_InitTick+0x58>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800307e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003082:	fbb2 f3f3 	udiv	r3, r2, r3
 8003086:	4618      	mov	r0, r3
 8003088:	f000 f93b 	bl	8003302 <HAL_SYSTICK_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e00e      	b.n	80030b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b0f      	cmp	r3, #15
 800309a:	d80a      	bhi.n	80030b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800309c:	2200      	movs	r2, #0
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	f04f 30ff 	mov.w	r0, #4294967295
 80030a4:	f000 f903 	bl	80032ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030a8:	4a06      	ldr	r2, [pc, #24]	; (80030c4 <HAL_InitTick+0x5c>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
 80030b0:	e000      	b.n	80030b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20000008 	.word	0x20000008
 80030c0:	20000010 	.word	0x20000010
 80030c4:	2000000c 	.word	0x2000000c

080030c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030cc:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <HAL_IncTick+0x1c>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	461a      	mov	r2, r3
 80030d2:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <HAL_IncTick+0x20>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4413      	add	r3, r2
 80030d8:	4a03      	ldr	r2, [pc, #12]	; (80030e8 <HAL_IncTick+0x20>)
 80030da:	6013      	str	r3, [r2, #0]
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr
 80030e4:	20000010 	.word	0x20000010
 80030e8:	20000744 	.word	0x20000744

080030ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  return uwTick;
 80030f0:	4b02      	ldr	r3, [pc, #8]	; (80030fc <HAL_GetTick+0x10>)
 80030f2:	681b      	ldr	r3, [r3, #0]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr
 80030fc:	20000744 	.word	0x20000744

08003100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003110:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <__NVIC_SetPriorityGrouping+0x44>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800311c:	4013      	ands	r3, r2
 800311e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003128:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800312c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003132:	4a04      	ldr	r2, [pc, #16]	; (8003144 <__NVIC_SetPriorityGrouping+0x44>)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	60d3      	str	r3, [r2, #12]
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	bc80      	pop	{r7}
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	e000ed00 	.word	0xe000ed00

08003148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800314c:	4b04      	ldr	r3, [pc, #16]	; (8003160 <__NVIC_GetPriorityGrouping+0x18>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	0a1b      	lsrs	r3, r3, #8
 8003152:	f003 0307 	and.w	r3, r3, #7
}
 8003156:	4618      	mov	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	bc80      	pop	{r7}
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	e000ed00 	.word	0xe000ed00

08003164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	2b00      	cmp	r3, #0
 8003174:	db0b      	blt.n	800318e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	f003 021f 	and.w	r2, r3, #31
 800317c:	4906      	ldr	r1, [pc, #24]	; (8003198 <__NVIC_EnableIRQ+0x34>)
 800317e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003182:	095b      	lsrs	r3, r3, #5
 8003184:	2001      	movs	r0, #1
 8003186:	fa00 f202 	lsl.w	r2, r0, r2
 800318a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr
 8003198:	e000e100 	.word	0xe000e100

0800319c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	6039      	str	r1, [r7, #0]
 80031a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	db0a      	blt.n	80031c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	490c      	ldr	r1, [pc, #48]	; (80031e8 <__NVIC_SetPriority+0x4c>)
 80031b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ba:	0112      	lsls	r2, r2, #4
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	440b      	add	r3, r1
 80031c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c4:	e00a      	b.n	80031dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	4908      	ldr	r1, [pc, #32]	; (80031ec <__NVIC_SetPriority+0x50>)
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	3b04      	subs	r3, #4
 80031d4:	0112      	lsls	r2, r2, #4
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	440b      	add	r3, r1
 80031da:	761a      	strb	r2, [r3, #24]
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	e000e100 	.word	0xe000e100
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b089      	sub	sp, #36	; 0x24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	f1c3 0307 	rsb	r3, r3, #7
 800320a:	2b04      	cmp	r3, #4
 800320c:	bf28      	it	cs
 800320e:	2304      	movcs	r3, #4
 8003210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	3304      	adds	r3, #4
 8003216:	2b06      	cmp	r3, #6
 8003218:	d902      	bls.n	8003220 <NVIC_EncodePriority+0x30>
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	3b03      	subs	r3, #3
 800321e:	e000      	b.n	8003222 <NVIC_EncodePriority+0x32>
 8003220:	2300      	movs	r3, #0
 8003222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003224:	f04f 32ff 	mov.w	r2, #4294967295
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	43da      	mvns	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	401a      	ands	r2, r3
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003238:	f04f 31ff 	mov.w	r1, #4294967295
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	fa01 f303 	lsl.w	r3, r1, r3
 8003242:	43d9      	mvns	r1, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003248:	4313      	orrs	r3, r2
         );
}
 800324a:	4618      	mov	r0, r3
 800324c:	3724      	adds	r7, #36	; 0x24
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3b01      	subs	r3, #1
 8003260:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003264:	d301      	bcc.n	800326a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003266:	2301      	movs	r3, #1
 8003268:	e00f      	b.n	800328a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800326a:	4a0a      	ldr	r2, [pc, #40]	; (8003294 <SysTick_Config+0x40>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003272:	210f      	movs	r1, #15
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	f7ff ff90 	bl	800319c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800327c:	4b05      	ldr	r3, [pc, #20]	; (8003294 <SysTick_Config+0x40>)
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003282:	4b04      	ldr	r3, [pc, #16]	; (8003294 <SysTick_Config+0x40>)
 8003284:	2207      	movs	r2, #7
 8003286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	e000e010 	.word	0xe000e010

08003298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff ff2d 	bl	8003100 <__NVIC_SetPriorityGrouping>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	4603      	mov	r3, r0
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032c0:	f7ff ff42 	bl	8003148 <__NVIC_GetPriorityGrouping>
 80032c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7ff ff90 	bl	80031f0 <NVIC_EncodePriority>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d6:	4611      	mov	r1, r2
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff5f 	bl	800319c <__NVIC_SetPriority>
}
 80032de:	bf00      	nop
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff35 	bl	8003164 <__NVIC_EnableIRQ>
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffa2 	bl	8003254 <SysTick_Config>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e059      	b.n	80033e6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	4b2d      	ldr	r3, [pc, #180]	; (80033f0 <HAL_DMA_Init+0xd4>)
 800333a:	429a      	cmp	r2, r3
 800333c:	d80f      	bhi.n	800335e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	4b2b      	ldr	r3, [pc, #172]	; (80033f4 <HAL_DMA_Init+0xd8>)
 8003346:	4413      	add	r3, r2
 8003348:	4a2b      	ldr	r2, [pc, #172]	; (80033f8 <HAL_DMA_Init+0xdc>)
 800334a:	fba2 2303 	umull	r2, r3, r2, r3
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	009a      	lsls	r2, r3, #2
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a28      	ldr	r2, [pc, #160]	; (80033fc <HAL_DMA_Init+0xe0>)
 800335a:	63da      	str	r2, [r3, #60]	; 0x3c
 800335c:	e00e      	b.n	800337c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	461a      	mov	r2, r3
 8003364:	4b26      	ldr	r3, [pc, #152]	; (8003400 <HAL_DMA_Init+0xe4>)
 8003366:	4413      	add	r3, r2
 8003368:	4a23      	ldr	r2, [pc, #140]	; (80033f8 <HAL_DMA_Init+0xdc>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	091b      	lsrs	r3, r3, #4
 8003370:	009a      	lsls	r2, r3, #2
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a22      	ldr	r2, [pc, #136]	; (8003404 <HAL_DMA_Init+0xe8>)
 800337a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2202      	movs	r2, #2
 8003380:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003392:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003396:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80033a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr
 80033f0:	40020407 	.word	0x40020407
 80033f4:	bffdfff8 	.word	0xbffdfff8
 80033f8:	cccccccd 	.word	0xcccccccd
 80033fc:	40020000 	.word	0x40020000
 8003400:	bffdfbf8 	.word	0xbffdfbf8
 8003404:	40020400 	.word	0x40020400

08003408 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
 8003414:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_DMA_Start_IT+0x20>
 8003424:	2302      	movs	r3, #2
 8003426:	e04b      	b.n	80034c0 <HAL_DMA_Start_IT+0xb8>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d13a      	bne.n	80034b2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0201 	bic.w	r2, r2, #1
 8003458:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	68b9      	ldr	r1, [r7, #8]
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 fbbe 	bl	8003be2 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 020e 	orr.w	r2, r2, #14
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	e00f      	b.n	80034a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0204 	bic.w	r2, r2, #4
 800348e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 020a 	orr.w	r2, r2, #10
 800349e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0201 	orr.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	e005      	b.n	80034be <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80034ba:	2302      	movs	r3, #2
 80034bc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80034be:	7dfb      	ldrb	r3, [r7, #23]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d008      	beq.n	80034f2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2204      	movs	r2, #4
 80034e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e020      	b.n	8003534 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 020e 	bic.w	r2, r2, #14
 8003500:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0201 	bic.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351a:	2101      	movs	r1, #1
 800351c:	fa01 f202 	lsl.w	r2, r1, r2
 8003520:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003532:	7bfb      	ldrb	r3, [r7, #15]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
	...

08003540 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003548:	2300      	movs	r3, #0
 800354a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003552:	b2db      	uxtb	r3, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d005      	beq.n	8003564 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2204      	movs	r2, #4
 800355c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
 8003562:	e0d6      	b.n	8003712 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 020e 	bic.w	r2, r2, #14
 8003572:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	461a      	mov	r2, r3
 800358a:	4b64      	ldr	r3, [pc, #400]	; (800371c <HAL_DMA_Abort_IT+0x1dc>)
 800358c:	429a      	cmp	r2, r3
 800358e:	d958      	bls.n	8003642 <HAL_DMA_Abort_IT+0x102>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a62      	ldr	r2, [pc, #392]	; (8003720 <HAL_DMA_Abort_IT+0x1e0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d04f      	beq.n	800363a <HAL_DMA_Abort_IT+0xfa>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a61      	ldr	r2, [pc, #388]	; (8003724 <HAL_DMA_Abort_IT+0x1e4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d048      	beq.n	8003636 <HAL_DMA_Abort_IT+0xf6>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a5f      	ldr	r2, [pc, #380]	; (8003728 <HAL_DMA_Abort_IT+0x1e8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d040      	beq.n	8003630 <HAL_DMA_Abort_IT+0xf0>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a5e      	ldr	r2, [pc, #376]	; (800372c <HAL_DMA_Abort_IT+0x1ec>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d038      	beq.n	800362a <HAL_DMA_Abort_IT+0xea>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a5c      	ldr	r2, [pc, #368]	; (8003730 <HAL_DMA_Abort_IT+0x1f0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d030      	beq.n	8003624 <HAL_DMA_Abort_IT+0xe4>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a5b      	ldr	r2, [pc, #364]	; (8003734 <HAL_DMA_Abort_IT+0x1f4>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d028      	beq.n	800361e <HAL_DMA_Abort_IT+0xde>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a52      	ldr	r2, [pc, #328]	; (800371c <HAL_DMA_Abort_IT+0x1dc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d020      	beq.n	8003618 <HAL_DMA_Abort_IT+0xd8>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a57      	ldr	r2, [pc, #348]	; (8003738 <HAL_DMA_Abort_IT+0x1f8>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d019      	beq.n	8003614 <HAL_DMA_Abort_IT+0xd4>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a55      	ldr	r2, [pc, #340]	; (800373c <HAL_DMA_Abort_IT+0x1fc>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d012      	beq.n	8003610 <HAL_DMA_Abort_IT+0xd0>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a54      	ldr	r2, [pc, #336]	; (8003740 <HAL_DMA_Abort_IT+0x200>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d00a      	beq.n	800360a <HAL_DMA_Abort_IT+0xca>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a52      	ldr	r2, [pc, #328]	; (8003744 <HAL_DMA_Abort_IT+0x204>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d102      	bne.n	8003604 <HAL_DMA_Abort_IT+0xc4>
 80035fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003602:	e01b      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003604:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003608:	e018      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 800360a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800360e:	e015      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003610:	2310      	movs	r3, #16
 8003612:	e013      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003614:	2301      	movs	r3, #1
 8003616:	e011      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003618:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800361c:	e00e      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 800361e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003622:	e00b      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003624:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003628:	e008      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 800362a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800362e:	e005      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003630:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003634:	e002      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 8003636:	2310      	movs	r3, #16
 8003638:	e000      	b.n	800363c <HAL_DMA_Abort_IT+0xfc>
 800363a:	2301      	movs	r3, #1
 800363c:	4a42      	ldr	r2, [pc, #264]	; (8003748 <HAL_DMA_Abort_IT+0x208>)
 800363e:	6053      	str	r3, [r2, #4]
 8003640:	e057      	b.n	80036f2 <HAL_DMA_Abort_IT+0x1b2>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a36      	ldr	r2, [pc, #216]	; (8003720 <HAL_DMA_Abort_IT+0x1e0>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d04f      	beq.n	80036ec <HAL_DMA_Abort_IT+0x1ac>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a34      	ldr	r2, [pc, #208]	; (8003724 <HAL_DMA_Abort_IT+0x1e4>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d048      	beq.n	80036e8 <HAL_DMA_Abort_IT+0x1a8>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a33      	ldr	r2, [pc, #204]	; (8003728 <HAL_DMA_Abort_IT+0x1e8>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d040      	beq.n	80036e2 <HAL_DMA_Abort_IT+0x1a2>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a31      	ldr	r2, [pc, #196]	; (800372c <HAL_DMA_Abort_IT+0x1ec>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d038      	beq.n	80036dc <HAL_DMA_Abort_IT+0x19c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a30      	ldr	r2, [pc, #192]	; (8003730 <HAL_DMA_Abort_IT+0x1f0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d030      	beq.n	80036d6 <HAL_DMA_Abort_IT+0x196>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a2e      	ldr	r2, [pc, #184]	; (8003734 <HAL_DMA_Abort_IT+0x1f4>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d028      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x190>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a26      	ldr	r2, [pc, #152]	; (800371c <HAL_DMA_Abort_IT+0x1dc>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d020      	beq.n	80036ca <HAL_DMA_Abort_IT+0x18a>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a2a      	ldr	r2, [pc, #168]	; (8003738 <HAL_DMA_Abort_IT+0x1f8>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d019      	beq.n	80036c6 <HAL_DMA_Abort_IT+0x186>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a29      	ldr	r2, [pc, #164]	; (800373c <HAL_DMA_Abort_IT+0x1fc>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d012      	beq.n	80036c2 <HAL_DMA_Abort_IT+0x182>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a27      	ldr	r2, [pc, #156]	; (8003740 <HAL_DMA_Abort_IT+0x200>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d00a      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a26      	ldr	r2, [pc, #152]	; (8003744 <HAL_DMA_Abort_IT+0x204>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d102      	bne.n	80036b6 <HAL_DMA_Abort_IT+0x176>
 80036b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036b4:	e01b      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036ba:	e018      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036c0:	e015      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036c2:	2310      	movs	r3, #16
 80036c4:	e013      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e011      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036ce:	e00e      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80036d4:	e00b      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036da:	e008      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036e0:	e005      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036e6:	e002      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036e8:	2310      	movs	r3, #16
 80036ea:	e000      	b.n	80036ee <HAL_DMA_Abort_IT+0x1ae>
 80036ec:	2301      	movs	r3, #1
 80036ee:	4a17      	ldr	r2, [pc, #92]	; (800374c <HAL_DMA_Abort_IT+0x20c>)
 80036f0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	4798      	blx	r3
    } 
  }
  return status;
 8003712:	7bfb      	ldrb	r3, [r7, #15]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40020080 	.word	0x40020080
 8003720:	40020008 	.word	0x40020008
 8003724:	4002001c 	.word	0x4002001c
 8003728:	40020030 	.word	0x40020030
 800372c:	40020044 	.word	0x40020044
 8003730:	40020058 	.word	0x40020058
 8003734:	4002006c 	.word	0x4002006c
 8003738:	40020408 	.word	0x40020408
 800373c:	4002041c 	.word	0x4002041c
 8003740:	40020430 	.word	0x40020430
 8003744:	40020444 	.word	0x40020444
 8003748:	40020400 	.word	0x40020400
 800374c:	40020000 	.word	0x40020000

08003750 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376c:	2204      	movs	r2, #4
 800376e:	409a      	lsls	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 80f1 	beq.w	800395c <HAL_DMA_IRQHandler+0x20c>
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 80eb 	beq.w	800395c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b00      	cmp	r3, #0
 8003792:	d107      	bne.n	80037a4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 0204 	bic.w	r2, r2, #4
 80037a2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	461a      	mov	r2, r3
 80037aa:	4b5f      	ldr	r3, [pc, #380]	; (8003928 <HAL_DMA_IRQHandler+0x1d8>)
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d958      	bls.n	8003862 <HAL_DMA_IRQHandler+0x112>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a5d      	ldr	r2, [pc, #372]	; (800392c <HAL_DMA_IRQHandler+0x1dc>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d04f      	beq.n	800385a <HAL_DMA_IRQHandler+0x10a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a5c      	ldr	r2, [pc, #368]	; (8003930 <HAL_DMA_IRQHandler+0x1e0>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d048      	beq.n	8003856 <HAL_DMA_IRQHandler+0x106>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a5a      	ldr	r2, [pc, #360]	; (8003934 <HAL_DMA_IRQHandler+0x1e4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d040      	beq.n	8003850 <HAL_DMA_IRQHandler+0x100>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a59      	ldr	r2, [pc, #356]	; (8003938 <HAL_DMA_IRQHandler+0x1e8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d038      	beq.n	800384a <HAL_DMA_IRQHandler+0xfa>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a57      	ldr	r2, [pc, #348]	; (800393c <HAL_DMA_IRQHandler+0x1ec>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d030      	beq.n	8003844 <HAL_DMA_IRQHandler+0xf4>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a56      	ldr	r2, [pc, #344]	; (8003940 <HAL_DMA_IRQHandler+0x1f0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d028      	beq.n	800383e <HAL_DMA_IRQHandler+0xee>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a4d      	ldr	r2, [pc, #308]	; (8003928 <HAL_DMA_IRQHandler+0x1d8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d020      	beq.n	8003838 <HAL_DMA_IRQHandler+0xe8>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a52      	ldr	r2, [pc, #328]	; (8003944 <HAL_DMA_IRQHandler+0x1f4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d019      	beq.n	8003834 <HAL_DMA_IRQHandler+0xe4>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a50      	ldr	r2, [pc, #320]	; (8003948 <HAL_DMA_IRQHandler+0x1f8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d012      	beq.n	8003830 <HAL_DMA_IRQHandler+0xe0>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a4f      	ldr	r2, [pc, #316]	; (800394c <HAL_DMA_IRQHandler+0x1fc>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00a      	beq.n	800382a <HAL_DMA_IRQHandler+0xda>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a4d      	ldr	r2, [pc, #308]	; (8003950 <HAL_DMA_IRQHandler+0x200>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d102      	bne.n	8003824 <HAL_DMA_IRQHandler+0xd4>
 800381e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003822:	e01b      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003824:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003828:	e018      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 800382a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800382e:	e015      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003830:	2340      	movs	r3, #64	; 0x40
 8003832:	e013      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003834:	2304      	movs	r3, #4
 8003836:	e011      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003838:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800383c:	e00e      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 800383e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003842:	e00b      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003844:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003848:	e008      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 800384a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800384e:	e005      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003850:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003854:	e002      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 8003856:	2340      	movs	r3, #64	; 0x40
 8003858:	e000      	b.n	800385c <HAL_DMA_IRQHandler+0x10c>
 800385a:	2304      	movs	r3, #4
 800385c:	4a3d      	ldr	r2, [pc, #244]	; (8003954 <HAL_DMA_IRQHandler+0x204>)
 800385e:	6053      	str	r3, [r2, #4]
 8003860:	e057      	b.n	8003912 <HAL_DMA_IRQHandler+0x1c2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a31      	ldr	r2, [pc, #196]	; (800392c <HAL_DMA_IRQHandler+0x1dc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d04f      	beq.n	800390c <HAL_DMA_IRQHandler+0x1bc>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a2f      	ldr	r2, [pc, #188]	; (8003930 <HAL_DMA_IRQHandler+0x1e0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d048      	beq.n	8003908 <HAL_DMA_IRQHandler+0x1b8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a2e      	ldr	r2, [pc, #184]	; (8003934 <HAL_DMA_IRQHandler+0x1e4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d040      	beq.n	8003902 <HAL_DMA_IRQHandler+0x1b2>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a2c      	ldr	r2, [pc, #176]	; (8003938 <HAL_DMA_IRQHandler+0x1e8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d038      	beq.n	80038fc <HAL_DMA_IRQHandler+0x1ac>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a2b      	ldr	r2, [pc, #172]	; (800393c <HAL_DMA_IRQHandler+0x1ec>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d030      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x1a6>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a29      	ldr	r2, [pc, #164]	; (8003940 <HAL_DMA_IRQHandler+0x1f0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d028      	beq.n	80038f0 <HAL_DMA_IRQHandler+0x1a0>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a21      	ldr	r2, [pc, #132]	; (8003928 <HAL_DMA_IRQHandler+0x1d8>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d020      	beq.n	80038ea <HAL_DMA_IRQHandler+0x19a>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a25      	ldr	r2, [pc, #148]	; (8003944 <HAL_DMA_IRQHandler+0x1f4>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d019      	beq.n	80038e6 <HAL_DMA_IRQHandler+0x196>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a24      	ldr	r2, [pc, #144]	; (8003948 <HAL_DMA_IRQHandler+0x1f8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d012      	beq.n	80038e2 <HAL_DMA_IRQHandler+0x192>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a22      	ldr	r2, [pc, #136]	; (800394c <HAL_DMA_IRQHandler+0x1fc>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d00a      	beq.n	80038dc <HAL_DMA_IRQHandler+0x18c>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a21      	ldr	r2, [pc, #132]	; (8003950 <HAL_DMA_IRQHandler+0x200>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d102      	bne.n	80038d6 <HAL_DMA_IRQHandler+0x186>
 80038d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038d4:	e01b      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80038da:	e018      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038e0:	e015      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038e2:	2340      	movs	r3, #64	; 0x40
 80038e4:	e013      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038e6:	2304      	movs	r3, #4
 80038e8:	e011      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80038ee:	e00e      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038f4:	e00b      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80038fa:	e008      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 80038fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003900:	e005      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 8003902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003906:	e002      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 8003908:	2340      	movs	r3, #64	; 0x40
 800390a:	e000      	b.n	800390e <HAL_DMA_IRQHandler+0x1be>
 800390c:	2304      	movs	r3, #4
 800390e:	4a12      	ldr	r2, [pc, #72]	; (8003958 <HAL_DMA_IRQHandler+0x208>)
 8003910:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 8136 	beq.w	8003b88 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003924:	e130      	b.n	8003b88 <HAL_DMA_IRQHandler+0x438>
 8003926:	bf00      	nop
 8003928:	40020080 	.word	0x40020080
 800392c:	40020008 	.word	0x40020008
 8003930:	4002001c 	.word	0x4002001c
 8003934:	40020030 	.word	0x40020030
 8003938:	40020044 	.word	0x40020044
 800393c:	40020058 	.word	0x40020058
 8003940:	4002006c 	.word	0x4002006c
 8003944:	40020408 	.word	0x40020408
 8003948:	4002041c 	.word	0x4002041c
 800394c:	40020430 	.word	0x40020430
 8003950:	40020444 	.word	0x40020444
 8003954:	40020400 	.word	0x40020400
 8003958:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003960:	2202      	movs	r2, #2
 8003962:	409a      	lsls	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4013      	ands	r3, r2
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 80dd 	beq.w	8003b28 <HAL_DMA_IRQHandler+0x3d8>
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80d7 	beq.w	8003b28 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0320 	and.w	r3, r3, #32
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10b      	bne.n	80039a0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 020a 	bic.w	r2, r2, #10
 8003996:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	461a      	mov	r2, r3
 80039a6:	4b7b      	ldr	r3, [pc, #492]	; (8003b94 <HAL_DMA_IRQHandler+0x444>)
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d958      	bls.n	8003a5e <HAL_DMA_IRQHandler+0x30e>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a79      	ldr	r2, [pc, #484]	; (8003b98 <HAL_DMA_IRQHandler+0x448>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d04f      	beq.n	8003a56 <HAL_DMA_IRQHandler+0x306>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a78      	ldr	r2, [pc, #480]	; (8003b9c <HAL_DMA_IRQHandler+0x44c>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d048      	beq.n	8003a52 <HAL_DMA_IRQHandler+0x302>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a76      	ldr	r2, [pc, #472]	; (8003ba0 <HAL_DMA_IRQHandler+0x450>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d040      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x2fc>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a75      	ldr	r2, [pc, #468]	; (8003ba4 <HAL_DMA_IRQHandler+0x454>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d038      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x2f6>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a73      	ldr	r2, [pc, #460]	; (8003ba8 <HAL_DMA_IRQHandler+0x458>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d030      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x2f0>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a72      	ldr	r2, [pc, #456]	; (8003bac <HAL_DMA_IRQHandler+0x45c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d028      	beq.n	8003a3a <HAL_DMA_IRQHandler+0x2ea>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a69      	ldr	r2, [pc, #420]	; (8003b94 <HAL_DMA_IRQHandler+0x444>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d020      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x2e4>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a6e      	ldr	r2, [pc, #440]	; (8003bb0 <HAL_DMA_IRQHandler+0x460>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d019      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x2e0>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a6c      	ldr	r2, [pc, #432]	; (8003bb4 <HAL_DMA_IRQHandler+0x464>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d012      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x2dc>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a6b      	ldr	r2, [pc, #428]	; (8003bb8 <HAL_DMA_IRQHandler+0x468>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d00a      	beq.n	8003a26 <HAL_DMA_IRQHandler+0x2d6>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a69      	ldr	r2, [pc, #420]	; (8003bbc <HAL_DMA_IRQHandler+0x46c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d102      	bne.n	8003a20 <HAL_DMA_IRQHandler+0x2d0>
 8003a1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a1e:	e01b      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a24:	e018      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a2a:	e015      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a2c:	2320      	movs	r3, #32
 8003a2e:	e013      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a30:	2302      	movs	r3, #2
 8003a32:	e011      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a38:	e00e      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a3a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a3e:	e00b      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a44:	e008      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a4a:	e005      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a50:	e002      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a52:	2320      	movs	r3, #32
 8003a54:	e000      	b.n	8003a58 <HAL_DMA_IRQHandler+0x308>
 8003a56:	2302      	movs	r3, #2
 8003a58:	4a59      	ldr	r2, [pc, #356]	; (8003bc0 <HAL_DMA_IRQHandler+0x470>)
 8003a5a:	6053      	str	r3, [r2, #4]
 8003a5c:	e057      	b.n	8003b0e <HAL_DMA_IRQHandler+0x3be>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a4d      	ldr	r2, [pc, #308]	; (8003b98 <HAL_DMA_IRQHandler+0x448>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d04f      	beq.n	8003b08 <HAL_DMA_IRQHandler+0x3b8>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a4b      	ldr	r2, [pc, #300]	; (8003b9c <HAL_DMA_IRQHandler+0x44c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d048      	beq.n	8003b04 <HAL_DMA_IRQHandler+0x3b4>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a4a      	ldr	r2, [pc, #296]	; (8003ba0 <HAL_DMA_IRQHandler+0x450>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d040      	beq.n	8003afe <HAL_DMA_IRQHandler+0x3ae>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a48      	ldr	r2, [pc, #288]	; (8003ba4 <HAL_DMA_IRQHandler+0x454>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d038      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x3a8>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a47      	ldr	r2, [pc, #284]	; (8003ba8 <HAL_DMA_IRQHandler+0x458>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d030      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x3a2>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a45      	ldr	r2, [pc, #276]	; (8003bac <HAL_DMA_IRQHandler+0x45c>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d028      	beq.n	8003aec <HAL_DMA_IRQHandler+0x39c>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a3d      	ldr	r2, [pc, #244]	; (8003b94 <HAL_DMA_IRQHandler+0x444>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d020      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x396>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a41      	ldr	r2, [pc, #260]	; (8003bb0 <HAL_DMA_IRQHandler+0x460>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d019      	beq.n	8003ae2 <HAL_DMA_IRQHandler+0x392>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a40      	ldr	r2, [pc, #256]	; (8003bb4 <HAL_DMA_IRQHandler+0x464>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d012      	beq.n	8003ade <HAL_DMA_IRQHandler+0x38e>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a3e      	ldr	r2, [pc, #248]	; (8003bb8 <HAL_DMA_IRQHandler+0x468>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00a      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x388>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a3d      	ldr	r2, [pc, #244]	; (8003bbc <HAL_DMA_IRQHandler+0x46c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d102      	bne.n	8003ad2 <HAL_DMA_IRQHandler+0x382>
 8003acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ad0:	e01b      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003ad2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ad6:	e018      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003ad8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003adc:	e015      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003ade:	2320      	movs	r3, #32
 8003ae0:	e013      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e011      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003ae6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003aea:	e00e      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003aec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003af0:	e00b      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003af2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003af6:	e008      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003af8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003afc:	e005      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003afe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b02:	e002      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003b04:	2320      	movs	r3, #32
 8003b06:	e000      	b.n	8003b0a <HAL_DMA_IRQHandler+0x3ba>
 8003b08:	2302      	movs	r3, #2
 8003b0a:	4a2e      	ldr	r2, [pc, #184]	; (8003bc4 <HAL_DMA_IRQHandler+0x474>)
 8003b0c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d034      	beq.n	8003b88 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b26:	e02f      	b.n	8003b88 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2c:	2208      	movs	r2, #8
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d028      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x43a>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d023      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 020e 	bic.w	r2, r2, #14
 8003b50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b60:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d004      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	4798      	blx	r3
    }
  }
  return;
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
}
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40020080 	.word	0x40020080
 8003b98:	40020008 	.word	0x40020008
 8003b9c:	4002001c 	.word	0x4002001c
 8003ba0:	40020030 	.word	0x40020030
 8003ba4:	40020044 	.word	0x40020044
 8003ba8:	40020058 	.word	0x40020058
 8003bac:	4002006c 	.word	0x4002006c
 8003bb0:	40020408 	.word	0x40020408
 8003bb4:	4002041c 	.word	0x4002041c
 8003bb8:	40020430 	.word	0x40020430
 8003bbc:	40020444 	.word	0x40020444
 8003bc0:	40020400 	.word	0x40020400
 8003bc4:	40020000 	.word	0x40020000

08003bc8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bd6:	b2db      	uxtb	r3, r3
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr

08003be2 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b085      	sub	sp, #20
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	60f8      	str	r0, [r7, #12]
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	607a      	str	r2, [r7, #4]
 8003bee:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	fa01 f202 	lsl.w	r2, r1, r2
 8003bfe:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	683a      	ldr	r2, [r7, #0]
 8003c06:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b10      	cmp	r3, #16
 8003c0e:	d108      	bne.n	8003c22 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c20:	e007      	b.n	8003c32 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	60da      	str	r2, [r3, #12]
}
 8003c32:	bf00      	nop
 8003c34:	3714      	adds	r7, #20
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr

08003c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b08b      	sub	sp, #44	; 0x2c
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c46:	2300      	movs	r3, #0
 8003c48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c4e:	e179      	b.n	8003f44 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c50:	2201      	movs	r2, #1
 8003c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	69fa      	ldr	r2, [r7, #28]
 8003c60:	4013      	ands	r3, r2
 8003c62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	f040 8168 	bne.w	8003f3e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	4a96      	ldr	r2, [pc, #600]	; (8003ecc <HAL_GPIO_Init+0x290>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d05e      	beq.n	8003d36 <HAL_GPIO_Init+0xfa>
 8003c78:	4a94      	ldr	r2, [pc, #592]	; (8003ecc <HAL_GPIO_Init+0x290>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d875      	bhi.n	8003d6a <HAL_GPIO_Init+0x12e>
 8003c7e:	4a94      	ldr	r2, [pc, #592]	; (8003ed0 <HAL_GPIO_Init+0x294>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d058      	beq.n	8003d36 <HAL_GPIO_Init+0xfa>
 8003c84:	4a92      	ldr	r2, [pc, #584]	; (8003ed0 <HAL_GPIO_Init+0x294>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d86f      	bhi.n	8003d6a <HAL_GPIO_Init+0x12e>
 8003c8a:	4a92      	ldr	r2, [pc, #584]	; (8003ed4 <HAL_GPIO_Init+0x298>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d052      	beq.n	8003d36 <HAL_GPIO_Init+0xfa>
 8003c90:	4a90      	ldr	r2, [pc, #576]	; (8003ed4 <HAL_GPIO_Init+0x298>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d869      	bhi.n	8003d6a <HAL_GPIO_Init+0x12e>
 8003c96:	4a90      	ldr	r2, [pc, #576]	; (8003ed8 <HAL_GPIO_Init+0x29c>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d04c      	beq.n	8003d36 <HAL_GPIO_Init+0xfa>
 8003c9c:	4a8e      	ldr	r2, [pc, #568]	; (8003ed8 <HAL_GPIO_Init+0x29c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d863      	bhi.n	8003d6a <HAL_GPIO_Init+0x12e>
 8003ca2:	4a8e      	ldr	r2, [pc, #568]	; (8003edc <HAL_GPIO_Init+0x2a0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d046      	beq.n	8003d36 <HAL_GPIO_Init+0xfa>
 8003ca8:	4a8c      	ldr	r2, [pc, #560]	; (8003edc <HAL_GPIO_Init+0x2a0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d85d      	bhi.n	8003d6a <HAL_GPIO_Init+0x12e>
 8003cae:	2b12      	cmp	r3, #18
 8003cb0:	d82a      	bhi.n	8003d08 <HAL_GPIO_Init+0xcc>
 8003cb2:	2b12      	cmp	r3, #18
 8003cb4:	d859      	bhi.n	8003d6a <HAL_GPIO_Init+0x12e>
 8003cb6:	a201      	add	r2, pc, #4	; (adr r2, 8003cbc <HAL_GPIO_Init+0x80>)
 8003cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cbc:	08003d37 	.word	0x08003d37
 8003cc0:	08003d11 	.word	0x08003d11
 8003cc4:	08003d23 	.word	0x08003d23
 8003cc8:	08003d65 	.word	0x08003d65
 8003ccc:	08003d6b 	.word	0x08003d6b
 8003cd0:	08003d6b 	.word	0x08003d6b
 8003cd4:	08003d6b 	.word	0x08003d6b
 8003cd8:	08003d6b 	.word	0x08003d6b
 8003cdc:	08003d6b 	.word	0x08003d6b
 8003ce0:	08003d6b 	.word	0x08003d6b
 8003ce4:	08003d6b 	.word	0x08003d6b
 8003ce8:	08003d6b 	.word	0x08003d6b
 8003cec:	08003d6b 	.word	0x08003d6b
 8003cf0:	08003d6b 	.word	0x08003d6b
 8003cf4:	08003d6b 	.word	0x08003d6b
 8003cf8:	08003d6b 	.word	0x08003d6b
 8003cfc:	08003d6b 	.word	0x08003d6b
 8003d00:	08003d19 	.word	0x08003d19
 8003d04:	08003d2d 	.word	0x08003d2d
 8003d08:	4a75      	ldr	r2, [pc, #468]	; (8003ee0 <HAL_GPIO_Init+0x2a4>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d013      	beq.n	8003d36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d0e:	e02c      	b.n	8003d6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	623b      	str	r3, [r7, #32]
          break;
 8003d16:	e029      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	623b      	str	r3, [r7, #32]
          break;
 8003d20:	e024      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	3308      	adds	r3, #8
 8003d28:	623b      	str	r3, [r7, #32]
          break;
 8003d2a:	e01f      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	330c      	adds	r3, #12
 8003d32:	623b      	str	r3, [r7, #32]
          break;
 8003d34:	e01a      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d102      	bne.n	8003d44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d3e:	2304      	movs	r3, #4
 8003d40:	623b      	str	r3, [r7, #32]
          break;
 8003d42:	e013      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d105      	bne.n	8003d58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d4c:	2308      	movs	r3, #8
 8003d4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69fa      	ldr	r2, [r7, #28]
 8003d54:	611a      	str	r2, [r3, #16]
          break;
 8003d56:	e009      	b.n	8003d6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d58:	2308      	movs	r3, #8
 8003d5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69fa      	ldr	r2, [r7, #28]
 8003d60:	615a      	str	r2, [r3, #20]
          break;
 8003d62:	e003      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d64:	2300      	movs	r3, #0
 8003d66:	623b      	str	r3, [r7, #32]
          break;
 8003d68:	e000      	b.n	8003d6c <HAL_GPIO_Init+0x130>
          break;
 8003d6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	2bff      	cmp	r3, #255	; 0xff
 8003d70:	d801      	bhi.n	8003d76 <HAL_GPIO_Init+0x13a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	e001      	b.n	8003d7a <HAL_GPIO_Init+0x13e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3304      	adds	r3, #4
 8003d7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2bff      	cmp	r3, #255	; 0xff
 8003d80:	d802      	bhi.n	8003d88 <HAL_GPIO_Init+0x14c>
 8003d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	e002      	b.n	8003d8e <HAL_GPIO_Init+0x152>
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	3b08      	subs	r3, #8
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	210f      	movs	r1, #15
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	401a      	ands	r2, r3
 8003da0:	6a39      	ldr	r1, [r7, #32]
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	fa01 f303 	lsl.w	r3, r1, r3
 8003da8:	431a      	orrs	r2, r3
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 80c1 	beq.w	8003f3e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003dbc:	4b49      	ldr	r3, [pc, #292]	; (8003ee4 <HAL_GPIO_Init+0x2a8>)
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	4a48      	ldr	r2, [pc, #288]	; (8003ee4 <HAL_GPIO_Init+0x2a8>)
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	6193      	str	r3, [r2, #24]
 8003dc8:	4b46      	ldr	r3, [pc, #280]	; (8003ee4 <HAL_GPIO_Init+0x2a8>)
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	60bb      	str	r3, [r7, #8]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003dd4:	4a44      	ldr	r2, [pc, #272]	; (8003ee8 <HAL_GPIO_Init+0x2ac>)
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	089b      	lsrs	r3, r3, #2
 8003dda:	3302      	adds	r3, #2
 8003ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	220f      	movs	r2, #15
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	43db      	mvns	r3, r3
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4013      	ands	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a3c      	ldr	r2, [pc, #240]	; (8003eec <HAL_GPIO_Init+0x2b0>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d01f      	beq.n	8003e40 <HAL_GPIO_Init+0x204>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a3b      	ldr	r2, [pc, #236]	; (8003ef0 <HAL_GPIO_Init+0x2b4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d019      	beq.n	8003e3c <HAL_GPIO_Init+0x200>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a3a      	ldr	r2, [pc, #232]	; (8003ef4 <HAL_GPIO_Init+0x2b8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d013      	beq.n	8003e38 <HAL_GPIO_Init+0x1fc>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a39      	ldr	r2, [pc, #228]	; (8003ef8 <HAL_GPIO_Init+0x2bc>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00d      	beq.n	8003e34 <HAL_GPIO_Init+0x1f8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a38      	ldr	r2, [pc, #224]	; (8003efc <HAL_GPIO_Init+0x2c0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d007      	beq.n	8003e30 <HAL_GPIO_Init+0x1f4>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a37      	ldr	r2, [pc, #220]	; (8003f00 <HAL_GPIO_Init+0x2c4>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d101      	bne.n	8003e2c <HAL_GPIO_Init+0x1f0>
 8003e28:	2305      	movs	r3, #5
 8003e2a:	e00a      	b.n	8003e42 <HAL_GPIO_Init+0x206>
 8003e2c:	2306      	movs	r3, #6
 8003e2e:	e008      	b.n	8003e42 <HAL_GPIO_Init+0x206>
 8003e30:	2304      	movs	r3, #4
 8003e32:	e006      	b.n	8003e42 <HAL_GPIO_Init+0x206>
 8003e34:	2303      	movs	r3, #3
 8003e36:	e004      	b.n	8003e42 <HAL_GPIO_Init+0x206>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e002      	b.n	8003e42 <HAL_GPIO_Init+0x206>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e000      	b.n	8003e42 <HAL_GPIO_Init+0x206>
 8003e40:	2300      	movs	r3, #0
 8003e42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e44:	f002 0203 	and.w	r2, r2, #3
 8003e48:	0092      	lsls	r2, r2, #2
 8003e4a:	4093      	lsls	r3, r2
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e52:	4925      	ldr	r1, [pc, #148]	; (8003ee8 <HAL_GPIO_Init+0x2ac>)
 8003e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e56:	089b      	lsrs	r3, r3, #2
 8003e58:	3302      	adds	r3, #2
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d006      	beq.n	8003e7a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e6c:	4b25      	ldr	r3, [pc, #148]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	4924      	ldr	r1, [pc, #144]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	608b      	str	r3, [r1, #8]
 8003e78:	e006      	b.n	8003e88 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e7a:	4b22      	ldr	r3, [pc, #136]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	43db      	mvns	r3, r3
 8003e82:	4920      	ldr	r1, [pc, #128]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003e84:	4013      	ands	r3, r2
 8003e86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d006      	beq.n	8003ea2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e94:	4b1b      	ldr	r3, [pc, #108]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003e96:	68da      	ldr	r2, [r3, #12]
 8003e98:	491a      	ldr	r1, [pc, #104]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	60cb      	str	r3, [r1, #12]
 8003ea0:	e006      	b.n	8003eb0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ea2:	4b18      	ldr	r3, [pc, #96]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003ea4:	68da      	ldr	r2, [r3, #12]
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	4916      	ldr	r1, [pc, #88]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d025      	beq.n	8003f08 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	4910      	ldr	r1, [pc, #64]	; (8003f04 <HAL_GPIO_Init+0x2c8>)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	604b      	str	r3, [r1, #4]
 8003ec8:	e025      	b.n	8003f16 <HAL_GPIO_Init+0x2da>
 8003eca:	bf00      	nop
 8003ecc:	10320000 	.word	0x10320000
 8003ed0:	10310000 	.word	0x10310000
 8003ed4:	10220000 	.word	0x10220000
 8003ed8:	10210000 	.word	0x10210000
 8003edc:	10120000 	.word	0x10120000
 8003ee0:	10110000 	.word	0x10110000
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	40010000 	.word	0x40010000
 8003eec:	40010800 	.word	0x40010800
 8003ef0:	40010c00 	.word	0x40010c00
 8003ef4:	40011000 	.word	0x40011000
 8003ef8:	40011400 	.word	0x40011400
 8003efc:	40011800 	.word	0x40011800
 8003f00:	40011c00 	.word	0x40011c00
 8003f04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f08:	4b15      	ldr	r3, [pc, #84]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	4913      	ldr	r1, [pc, #76]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d006      	beq.n	8003f30 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f22:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	490e      	ldr	r1, [pc, #56]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	600b      	str	r3, [r1, #0]
 8003f2e:	e006      	b.n	8003f3e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f30:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	43db      	mvns	r3, r3
 8003f38:	4909      	ldr	r1, [pc, #36]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f40:	3301      	adds	r3, #1
 8003f42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f47f ae7e 	bne.w	8003c50 <HAL_GPIO_Init+0x14>
  }
}
 8003f54:	bf00      	nop
 8003f56:	bf00      	nop
 8003f58:	372c      	adds	r7, #44	; 0x2c
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bc80      	pop	{r7}
 8003f5e:	4770      	bx	lr
 8003f60:	40010400 	.word	0x40010400

08003f64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	887b      	ldrh	r3, [r7, #2]
 8003f76:	4013      	ands	r3, r2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d002      	beq.n	8003f82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	73fb      	strb	r3, [r7, #15]
 8003f80:	e001      	b.n	8003f86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f82:	2300      	movs	r3, #0
 8003f84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr

08003f92 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	807b      	strh	r3, [r7, #2]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fa2:	787b      	ldrb	r3, [r7, #1]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d003      	beq.n	8003fb0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fa8:	887a      	ldrh	r2, [r7, #2]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003fae:	e003      	b.n	8003fb8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003fb0:	887b      	ldrh	r3, [r7, #2]
 8003fb2:	041a      	lsls	r2, r3, #16
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	611a      	str	r2, [r3, #16]
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bc80      	pop	{r7}
 8003fc0:	4770      	bx	lr
	...

08003fc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e12b      	b.n	800422e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fe f884 	bl	80020f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2224      	movs	r2, #36	; 0x24
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0201 	bic.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004016:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004026:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004028:	f002 ff96 	bl	8006f58 <HAL_RCC_GetPCLK1Freq>
 800402c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	4a81      	ldr	r2, [pc, #516]	; (8004238 <HAL_I2C_Init+0x274>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d807      	bhi.n	8004048 <HAL_I2C_Init+0x84>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	4a80      	ldr	r2, [pc, #512]	; (800423c <HAL_I2C_Init+0x278>)
 800403c:	4293      	cmp	r3, r2
 800403e:	bf94      	ite	ls
 8004040:	2301      	movls	r3, #1
 8004042:	2300      	movhi	r3, #0
 8004044:	b2db      	uxtb	r3, r3
 8004046:	e006      	b.n	8004056 <HAL_I2C_Init+0x92>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	4a7d      	ldr	r2, [pc, #500]	; (8004240 <HAL_I2C_Init+0x27c>)
 800404c:	4293      	cmp	r3, r2
 800404e:	bf94      	ite	ls
 8004050:	2301      	movls	r3, #1
 8004052:	2300      	movhi	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e0e7      	b.n	800422e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4a78      	ldr	r2, [pc, #480]	; (8004244 <HAL_I2C_Init+0x280>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	0c9b      	lsrs	r3, r3, #18
 8004068:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	4a6a      	ldr	r2, [pc, #424]	; (8004238 <HAL_I2C_Init+0x274>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d802      	bhi.n	8004098 <HAL_I2C_Init+0xd4>
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	3301      	adds	r3, #1
 8004096:	e009      	b.n	80040ac <HAL_I2C_Init+0xe8>
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800409e:	fb02 f303 	mul.w	r3, r2, r3
 80040a2:	4a69      	ldr	r2, [pc, #420]	; (8004248 <HAL_I2C_Init+0x284>)
 80040a4:	fba2 2303 	umull	r2, r3, r2, r3
 80040a8:	099b      	lsrs	r3, r3, #6
 80040aa:	3301      	adds	r3, #1
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	430b      	orrs	r3, r1
 80040b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80040be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	495c      	ldr	r1, [pc, #368]	; (8004238 <HAL_I2C_Init+0x274>)
 80040c8:	428b      	cmp	r3, r1
 80040ca:	d819      	bhi.n	8004100 <HAL_I2C_Init+0x13c>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	1e59      	subs	r1, r3, #1
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80040da:	1c59      	adds	r1, r3, #1
 80040dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80040e0:	400b      	ands	r3, r1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00a      	beq.n	80040fc <HAL_I2C_Init+0x138>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	1e59      	subs	r1, r3, #1
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80040f4:	3301      	adds	r3, #1
 80040f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040fa:	e051      	b.n	80041a0 <HAL_I2C_Init+0x1dc>
 80040fc:	2304      	movs	r3, #4
 80040fe:	e04f      	b.n	80041a0 <HAL_I2C_Init+0x1dc>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d111      	bne.n	800412c <HAL_I2C_Init+0x168>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	1e58      	subs	r0, r3, #1
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6859      	ldr	r1, [r3, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	440b      	add	r3, r1
 8004116:	fbb0 f3f3 	udiv	r3, r0, r3
 800411a:	3301      	adds	r3, #1
 800411c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004120:	2b00      	cmp	r3, #0
 8004122:	bf0c      	ite	eq
 8004124:	2301      	moveq	r3, #1
 8004126:	2300      	movne	r3, #0
 8004128:	b2db      	uxtb	r3, r3
 800412a:	e012      	b.n	8004152 <HAL_I2C_Init+0x18e>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	1e58      	subs	r0, r3, #1
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6859      	ldr	r1, [r3, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	440b      	add	r3, r1
 800413a:	0099      	lsls	r1, r3, #2
 800413c:	440b      	add	r3, r1
 800413e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004142:	3301      	adds	r3, #1
 8004144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004148:	2b00      	cmp	r3, #0
 800414a:	bf0c      	ite	eq
 800414c:	2301      	moveq	r3, #1
 800414e:	2300      	movne	r3, #0
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <HAL_I2C_Init+0x196>
 8004156:	2301      	movs	r3, #1
 8004158:	e022      	b.n	80041a0 <HAL_I2C_Init+0x1dc>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10e      	bne.n	8004180 <HAL_I2C_Init+0x1bc>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1e58      	subs	r0, r3, #1
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6859      	ldr	r1, [r3, #4]
 800416a:	460b      	mov	r3, r1
 800416c:	005b      	lsls	r3, r3, #1
 800416e:	440b      	add	r3, r1
 8004170:	fbb0 f3f3 	udiv	r3, r0, r3
 8004174:	3301      	adds	r3, #1
 8004176:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800417a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800417e:	e00f      	b.n	80041a0 <HAL_I2C_Init+0x1dc>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	1e58      	subs	r0, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6859      	ldr	r1, [r3, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	0099      	lsls	r1, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	fbb0 f3f3 	udiv	r3, r0, r3
 8004196:	3301      	adds	r3, #1
 8004198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800419c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	6809      	ldr	r1, [r1, #0]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69da      	ldr	r2, [r3, #28]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	431a      	orrs	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80041ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6911      	ldr	r1, [r2, #16]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	68d2      	ldr	r2, [r2, #12]
 80041da:	4311      	orrs	r1, r2
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	6812      	ldr	r2, [r2, #0]
 80041e0:	430b      	orrs	r3, r1
 80041e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	695a      	ldr	r2, [r3, #20]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2220      	movs	r2, #32
 800421a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	000186a0 	.word	0x000186a0
 800423c:	001e847f 	.word	0x001e847f
 8004240:	003d08ff 	.word	0x003d08ff
 8004244:	431bde83 	.word	0x431bde83
 8004248:	10624dd3 	.word	0x10624dd3

0800424c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800425e:	2b80      	cmp	r3, #128	; 0x80
 8004260:	d103      	bne.n	800426a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2200      	movs	r2, #0
 8004268:	611a      	str	r2, [r3, #16]
  }
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr

08004274 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b088      	sub	sp, #32
 8004278:	af02      	add	r7, sp, #8
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	607a      	str	r2, [r7, #4]
 800427e:	461a      	mov	r2, r3
 8004280:	460b      	mov	r3, r1
 8004282:	817b      	strh	r3, [r7, #10]
 8004284:	4613      	mov	r3, r2
 8004286:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004288:	f7fe ff30 	bl	80030ec <HAL_GetTick>
 800428c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b20      	cmp	r3, #32
 8004298:	f040 80e0 	bne.w	800445c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	2319      	movs	r3, #25
 80042a2:	2201      	movs	r2, #1
 80042a4:	4970      	ldr	r1, [pc, #448]	; (8004468 <HAL_I2C_Master_Transmit+0x1f4>)
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f002 f80a 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80042b2:	2302      	movs	r3, #2
 80042b4:	e0d3      	b.n	800445e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d101      	bne.n	80042c4 <HAL_I2C_Master_Transmit+0x50>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e0cc      	b.n	800445e <HAL_I2C_Master_Transmit+0x1ea>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d007      	beq.n	80042ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f042 0201 	orr.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2221      	movs	r2, #33	; 0x21
 80042fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2210      	movs	r2, #16
 8004306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	893a      	ldrh	r2, [r7, #8]
 800431a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4a50      	ldr	r2, [pc, #320]	; (800446c <HAL_I2C_Master_Transmit+0x1f8>)
 800432a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800432c:	8979      	ldrh	r1, [r7, #10]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	6a3a      	ldr	r2, [r7, #32]
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f001 fdcc 	bl	8005ed0 <I2C_MasterRequestWrite>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e08d      	b.n	800445e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004342:	2300      	movs	r3, #0
 8004344:	613b      	str	r3, [r7, #16]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	613b      	str	r3, [r7, #16]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	613b      	str	r3, [r7, #16]
 8004356:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004358:	e066      	b.n	8004428 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	6a39      	ldr	r1, [r7, #32]
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f002 f8c8 	bl	80064f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00d      	beq.n	8004386 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	2b04      	cmp	r3, #4
 8004370:	d107      	bne.n	8004382 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004380:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e06b      	b.n	800445e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438a:	781a      	ldrb	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b04      	cmp	r3, #4
 80043c2:	d11b      	bne.n	80043fc <HAL_I2C_Master_Transmit+0x188>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d017      	beq.n	80043fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	781a      	ldrb	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	6a39      	ldr	r1, [r7, #32]
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f002 f8bf 	bl	8006584 <I2C_WaitOnBTFFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00d      	beq.n	8004428 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	2b04      	cmp	r3, #4
 8004412:	d107      	bne.n	8004424 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004422:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e01a      	b.n	800445e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800442c:	2b00      	cmp	r3, #0
 800442e:	d194      	bne.n	800435a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800443e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004458:	2300      	movs	r3, #0
 800445a:	e000      	b.n	800445e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800445c:	2302      	movs	r3, #2
  }
}
 800445e:	4618      	mov	r0, r3
 8004460:	3718      	adds	r7, #24
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	00100002 	.word	0x00100002
 800446c:	ffff0000 	.word	0xffff0000

08004470 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08c      	sub	sp, #48	; 0x30
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	461a      	mov	r2, r3
 800447c:	460b      	mov	r3, r1
 800447e:	817b      	strh	r3, [r7, #10]
 8004480:	4613      	mov	r3, r2
 8004482:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004488:	f7fe fe30 	bl	80030ec <HAL_GetTick>
 800448c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b20      	cmp	r3, #32
 8004498:	f040 824b 	bne.w	8004932 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	2319      	movs	r3, #25
 80044a2:	2201      	movs	r2, #1
 80044a4:	497f      	ldr	r1, [pc, #508]	; (80046a4 <HAL_I2C_Master_Receive+0x234>)
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f001 ff0a 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80044b2:	2302      	movs	r3, #2
 80044b4:	e23e      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d101      	bne.n	80044c4 <HAL_I2C_Master_Receive+0x54>
 80044c0:	2302      	movs	r3, #2
 80044c2:	e237      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d007      	beq.n	80044ea <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0201 	orr.w	r2, r2, #1
 80044e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2222      	movs	r2, #34	; 0x22
 80044fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2210      	movs	r2, #16
 8004506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	893a      	ldrh	r2, [r7, #8]
 800451a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	4a5f      	ldr	r2, [pc, #380]	; (80046a8 <HAL_I2C_Master_Receive+0x238>)
 800452a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800452c:	8979      	ldrh	r1, [r7, #10]
 800452e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f001 fd4e 	bl	8005fd4 <I2C_MasterRequestRead>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e1f8      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004546:	2b00      	cmp	r3, #0
 8004548:	d113      	bne.n	8004572 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800454a:	2300      	movs	r3, #0
 800454c:	61fb      	str	r3, [r7, #28]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	61fb      	str	r3, [r7, #28]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	61fb      	str	r3, [r7, #28]
 800455e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	e1cc      	b.n	800490c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004576:	2b01      	cmp	r3, #1
 8004578:	d11e      	bne.n	80045b8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004588:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800458a:	b672      	cpsid	i
}
 800458c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800458e:	2300      	movs	r3, #0
 8004590:	61bb      	str	r3, [r7, #24]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	61bb      	str	r3, [r7, #24]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	61bb      	str	r3, [r7, #24]
 80045a2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80045b4:	b662      	cpsie	i
}
 80045b6:	e035      	b.n	8004624 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d11e      	bne.n	80045fe <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80045d0:	b672      	cpsid	i
}
 80045d2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045d4:	2300      	movs	r3, #0
 80045d6:	617b      	str	r3, [r7, #20]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	617b      	str	r3, [r7, #20]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80045fa:	b662      	cpsie	i
}
 80045fc:	e012      	b.n	8004624 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800460c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800460e:	2300      	movs	r3, #0
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	613b      	str	r3, [r7, #16]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	699b      	ldr	r3, [r3, #24]
 8004620:	613b      	str	r3, [r7, #16]
 8004622:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004624:	e172      	b.n	800490c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800462a:	2b03      	cmp	r3, #3
 800462c:	f200 811f 	bhi.w	800486e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004634:	2b01      	cmp	r3, #1
 8004636:	d123      	bne.n	8004680 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800463a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f002 f81b 	bl	8006678 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e173      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	691a      	ldr	r2, [r3, #16]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004674:	b29b      	uxth	r3, r3
 8004676:	3b01      	subs	r3, #1
 8004678:	b29a      	uxth	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800467e:	e145      	b.n	800490c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004684:	2b02      	cmp	r3, #2
 8004686:	d152      	bne.n	800472e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468e:	2200      	movs	r2, #0
 8004690:	4906      	ldr	r1, [pc, #24]	; (80046ac <HAL_I2C_Master_Receive+0x23c>)
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f001 fe14 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d008      	beq.n	80046b0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e148      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
 80046a2:	bf00      	nop
 80046a4:	00100002 	.word	0x00100002
 80046a8:	ffff0000 	.word	0xffff0000
 80046ac:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80046b0:	b672      	cpsid	i
}
 80046b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	691a      	ldr	r2, [r3, #16]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ce:	b2d2      	uxtb	r2, r2
 80046d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80046f6:	b662      	cpsie	i
}
 80046f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004704:	b2d2      	uxtb	r2, r2
 8004706:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004716:	3b01      	subs	r3, #1
 8004718:	b29a      	uxth	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004722:	b29b      	uxth	r3, r3
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800472c:	e0ee      	b.n	800490c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800472e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004734:	2200      	movs	r2, #0
 8004736:	4981      	ldr	r1, [pc, #516]	; (800493c <HAL_I2C_Master_Receive+0x4cc>)
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f001 fdc1 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e0f5      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004756:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004758:	b672      	cpsid	i
}
 800475a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	691a      	ldr	r2, [r3, #16]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004784:	b29b      	uxth	r3, r3
 8004786:	3b01      	subs	r3, #1
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800478e:	4b6c      	ldr	r3, [pc, #432]	; (8004940 <HAL_I2C_Master_Receive+0x4d0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	08db      	lsrs	r3, r3, #3
 8004794:	4a6b      	ldr	r2, [pc, #428]	; (8004944 <HAL_I2C_Master_Receive+0x4d4>)
 8004796:	fba2 2303 	umull	r2, r3, r2, r3
 800479a:	0a1a      	lsrs	r2, r3, #8
 800479c:	4613      	mov	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	00da      	lsls	r2, r3, #3
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d118      	bne.n	80047e6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2220      	movs	r2, #32
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	f043 0220 	orr.w	r2, r3, #32
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80047d6:	b662      	cpsie	i
}
 80047d8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e0a6      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b04      	cmp	r3, #4
 80047f2:	d1d9      	bne.n	80047a8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004802:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	691a      	ldr	r2, [r3, #16]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004820:	3b01      	subs	r3, #1
 8004822:	b29a      	uxth	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004836:	b662      	cpsie	i
}
 8004838:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004844:	b2d2      	uxtb	r2, r2
 8004846:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800486c:	e04e      	b.n	800490c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800486e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004870:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f001 ff00 	bl	8006678 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e058      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	691a      	ldr	r2, [r3, #16]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	b2d2      	uxtb	r2, r2
 800488e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800489e:	3b01      	subs	r3, #1
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d124      	bne.n	800490c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c6:	2b03      	cmp	r3, #3
 80048c8:	d107      	bne.n	80048da <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048d8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	691a      	ldr	r2, [r3, #16]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004902:	b29b      	uxth	r3, r3
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004910:	2b00      	cmp	r3, #0
 8004912:	f47f ae88 	bne.w	8004626 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2220      	movs	r2, #32
 800491a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800492e:	2300      	movs	r3, #0
 8004930:	e000      	b.n	8004934 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004932:	2302      	movs	r3, #2
  }
}
 8004934:	4618      	mov	r0, r3
 8004936:	3728      	adds	r7, #40	; 0x28
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	00010004 	.word	0x00010004
 8004940:	20000008 	.word	0x20000008
 8004944:	14f8b589 	.word	0x14f8b589

08004948 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004950:	2300      	movs	r3, #0
 8004952:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004960:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004968:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004970:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004972:	7bfb      	ldrb	r3, [r7, #15]
 8004974:	2b10      	cmp	r3, #16
 8004976:	d003      	beq.n	8004980 <HAL_I2C_EV_IRQHandler+0x38>
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	2b40      	cmp	r3, #64	; 0x40
 800497c:	f040 80b1 	bne.w	8004ae2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	d10d      	bne.n	80049b6 <HAL_I2C_EV_IRQHandler+0x6e>
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80049a0:	d003      	beq.n	80049aa <HAL_I2C_EV_IRQHandler+0x62>
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80049a8:	d101      	bne.n	80049ae <HAL_I2C_EV_IRQHandler+0x66>
 80049aa:	2301      	movs	r3, #1
 80049ac:	e000      	b.n	80049b0 <HAL_I2C_EV_IRQHandler+0x68>
 80049ae:	2300      	movs	r3, #0
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	f000 8114 	beq.w	8004bde <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00b      	beq.n	80049d8 <HAL_I2C_EV_IRQHandler+0x90>
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d006      	beq.n	80049d8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f001 fedf 	bl	800678e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fccd 	bl	8005370 <I2C_Master_SB>
 80049d6:	e083      	b.n	8004ae0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <HAL_I2C_EV_IRQHandler+0xac>
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fd44 	bl	800547a <I2C_Master_ADD10>
 80049f2:	e075      	b.n	8004ae0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d008      	beq.n	8004a10 <HAL_I2C_EV_IRQHandler+0xc8>
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d003      	beq.n	8004a10 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 fd5f 	bl	80054cc <I2C_Master_ADDR>
 8004a0e:	e067      	b.n	8004ae0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	f003 0304 	and.w	r3, r3, #4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d036      	beq.n	8004a88 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a28:	f000 80db 	beq.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00d      	beq.n	8004a52 <HAL_I2C_EV_IRQHandler+0x10a>
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d008      	beq.n	8004a52 <HAL_I2C_EV_IRQHandler+0x10a>
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d103      	bne.n	8004a52 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f92d 	bl	8004caa <I2C_MasterTransmit_TXE>
 8004a50:	e046      	b.n	8004ae0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 80c2 	beq.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f000 80bc 	beq.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004a6a:	7bbb      	ldrb	r3, [r7, #14]
 8004a6c:	2b21      	cmp	r3, #33	; 0x21
 8004a6e:	d103      	bne.n	8004a78 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f9b6 	bl	8004de2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a76:	e0b4      	b.n	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	2b40      	cmp	r3, #64	; 0x40
 8004a7c:	f040 80b1 	bne.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 fa24 	bl	8004ece <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a86:	e0ac      	b.n	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a96:	f000 80a4 	beq.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00d      	beq.n	8004ac0 <HAL_I2C_EV_IRQHandler+0x178>
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d008      	beq.n	8004ac0 <HAL_I2C_EV_IRQHandler+0x178>
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	f003 0304 	and.w	r3, r3, #4
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d103      	bne.n	8004ac0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 faa0 	bl	8004ffe <I2C_MasterReceive_RXNE>
 8004abe:	e00f      	b.n	8004ae0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 808b 	beq.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 8085 	beq.w	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 fb58 	bl	800518e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ade:	e080      	b.n	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
 8004ae0:	e07f      	b.n	8004be2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d004      	beq.n	8004af4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	61fb      	str	r3, [r7, #28]
 8004af2:	e007      	b.n	8004b04 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	699b      	ldr	r3, [r3, #24]
 8004afa:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d011      	beq.n	8004b32 <HAL_I2C_EV_IRQHandler+0x1ea>
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d00c      	beq.n	8004b32 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004b28:	69b9      	ldr	r1, [r7, #24]
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 ff25 	bl	800597a <I2C_Slave_ADDR>
 8004b30:	e05a      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d008      	beq.n	8004b4e <HAL_I2C_EV_IRQHandler+0x206>
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 ff60 	bl	8005a0c <I2C_Slave_STOPF>
 8004b4c:	e04c      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b4e:	7bbb      	ldrb	r3, [r7, #14]
 8004b50:	2b21      	cmp	r3, #33	; 0x21
 8004b52:	d002      	beq.n	8004b5a <HAL_I2C_EV_IRQHandler+0x212>
 8004b54:	7bbb      	ldrb	r3, [r7, #14]
 8004b56:	2b29      	cmp	r3, #41	; 0x29
 8004b58:	d120      	bne.n	8004b9c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00d      	beq.n	8004b80 <HAL_I2C_EV_IRQHandler+0x238>
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d008      	beq.n	8004b80 <HAL_I2C_EV_IRQHandler+0x238>
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	f003 0304 	and.w	r3, r3, #4
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d103      	bne.n	8004b80 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fe42 	bl	8005802 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b7e:	e032      	b.n	8004be6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f003 0304 	and.w	r3, r3, #4
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d02d      	beq.n	8004be6 <HAL_I2C_EV_IRQHandler+0x29e>
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d028      	beq.n	8004be6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f000 fe71 	bl	800587c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b9a:	e024      	b.n	8004be6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00d      	beq.n	8004bc2 <HAL_I2C_EV_IRQHandler+0x27a>
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d008      	beq.n	8004bc2 <HAL_I2C_EV_IRQHandler+0x27a>
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d103      	bne.n	8004bc2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 fe7e 	bl	80058bc <I2C_SlaveReceive_RXNE>
 8004bc0:	e012      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00d      	beq.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d008      	beq.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 feae 	bl	8005938 <I2C_SlaveReceive_BTF>
 8004bdc:	e004      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004bde:	bf00      	nop
 8004be0:	e002      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004be2:	bf00      	nop
 8004be4:	e000      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004be6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004be8:	3720      	adds	r7, #32
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr

08004c00 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr

08004c12 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr

08004c24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc80      	pop	{r7}
 8004c34:	4770      	bx	lr

08004c36 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	460b      	mov	r3, r1
 8004c40:	70fb      	strb	r3, [r7, #3]
 8004c42:	4613      	mov	r3, r2
 8004c44:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c46:	bf00      	nop
 8004c48:	370c      	adds	r7, #12
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bc80      	pop	{r7}
 8004c4e:	4770      	bx	lr

08004c50 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bc80      	pop	{r7}
 8004c60:	4770      	bx	lr

08004c62 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr

08004c74 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc80      	pop	{r7}
 8004c84:	4770      	bx	lr

08004c86 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c86:	b480      	push	{r7}
 8004c88:	b083      	sub	sp, #12
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c8e:	bf00      	nop
 8004c90:	370c      	adds	r7, #12
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bc80      	pop	{r7}
 8004c96:	4770      	bx	lr

08004c98 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr

08004caa <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b084      	sub	sp, #16
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cc0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d150      	bne.n	8004d72 <I2C_MasterTransmit_TXE+0xc8>
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	2b21      	cmp	r3, #33	; 0x21
 8004cd4:	d14d      	bne.n	8004d72 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	d01d      	beq.n	8004d18 <I2C_MasterTransmit_TXE+0x6e>
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b20      	cmp	r3, #32
 8004ce0:	d01a      	beq.n	8004d18 <I2C_MasterTransmit_TXE+0x6e>
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ce8:	d016      	beq.n	8004d18 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cf8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2211      	movs	r2, #17
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f7ff ff6c 	bl	8004bee <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d16:	e060      	b.n	8004dda <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d26:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d36:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b40      	cmp	r3, #64	; 0x40
 8004d50:	d107      	bne.n	8004d62 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f7ff ff81 	bl	8004c62 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d60:	e03b      	b.n	8004dda <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7ff ff3f 	bl	8004bee <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d70:	e033      	b.n	8004dda <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
 8004d74:	2b21      	cmp	r3, #33	; 0x21
 8004d76:	d005      	beq.n	8004d84 <I2C_MasterTransmit_TXE+0xda>
 8004d78:	7bbb      	ldrb	r3, [r7, #14]
 8004d7a:	2b40      	cmp	r3, #64	; 0x40
 8004d7c:	d12d      	bne.n	8004dda <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
 8004d80:	2b22      	cmp	r3, #34	; 0x22
 8004d82:	d12a      	bne.n	8004dda <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d108      	bne.n	8004da0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d9c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004d9e:	e01c      	b.n	8004dda <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b40      	cmp	r3, #64	; 0x40
 8004daa:	d103      	bne.n	8004db4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f88e 	bl	8004ece <I2C_MemoryTransmit_TXE_BTF>
}
 8004db2:	e012      	b.n	8004dda <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	781a      	ldrb	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004dd8:	e7ff      	b.n	8004dda <I2C_MasterTransmit_TXE+0x130>
 8004dda:	bf00      	nop
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004de2:	b580      	push	{r7, lr}
 8004de4:	b084      	sub	sp, #16
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dee:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b21      	cmp	r3, #33	; 0x21
 8004dfa:	d164      	bne.n	8004ec6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d012      	beq.n	8004e2c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0a:	781a      	ldrb	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e16:	1c5a      	adds	r2, r3, #1
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	3b01      	subs	r3, #1
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004e2a:	e04c      	b.n	8004ec6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b08      	cmp	r3, #8
 8004e30:	d01d      	beq.n	8004e6e <I2C_MasterTransmit_BTF+0x8c>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b20      	cmp	r3, #32
 8004e36:	d01a      	beq.n	8004e6e <I2C_MasterTransmit_BTF+0x8c>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e3e:	d016      	beq.n	8004e6e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e4e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2211      	movs	r2, #17
 8004e54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2220      	movs	r2, #32
 8004e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7ff fec1 	bl	8004bee <HAL_I2C_MasterTxCpltCallback>
}
 8004e6c:	e02b      	b.n	8004ec6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e7c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e8c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2220      	movs	r2, #32
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	2b40      	cmp	r3, #64	; 0x40
 8004ea6:	d107      	bne.n	8004eb8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f7ff fed6 	bl	8004c62 <HAL_I2C_MemTxCpltCallback>
}
 8004eb6:	e006      	b.n	8004ec6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f7ff fe94 	bl	8004bee <HAL_I2C_MasterTxCpltCallback>
}
 8004ec6:	bf00      	nop
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b084      	sub	sp, #16
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004edc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d11d      	bne.n	8004f22 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d10b      	bne.n	8004f06 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004efe:	1c9a      	adds	r2, r3, #2
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004f04:	e077      	b.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	121b      	asrs	r3, r3, #8
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f1a:	1c5a      	adds	r2, r3, #1
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f20:	e069      	b.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d10b      	bne.n	8004f42 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f40:	e059      	b.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d152      	bne.n	8004ff0 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
 8004f4c:	2b22      	cmp	r3, #34	; 0x22
 8004f4e:	d10d      	bne.n	8004f6c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f5e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f6a:	e044      	b.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d015      	beq.n	8004fa2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004f76:	7bfb      	ldrb	r3, [r7, #15]
 8004f78:	2b21      	cmp	r3, #33	; 0x21
 8004f7a:	d112      	bne.n	8004fa2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	781a      	ldrb	r2, [r3, #0]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	1c5a      	adds	r2, r3, #1
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004fa0:	e029      	b.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d124      	bne.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
 8004fae:	2b21      	cmp	r3, #33	; 0x21
 8004fb0:	d121      	bne.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fc0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fd0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f7ff fe3a 	bl	8004c62 <HAL_I2C_MemTxCpltCallback>
}
 8004fee:	e002      	b.n	8004ff6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff f92b 	bl	800424c <I2C_Flush_DR>
}
 8004ff6:	bf00      	nop
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b084      	sub	sp, #16
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b22      	cmp	r3, #34	; 0x22
 8005010:	f040 80b9 	bne.w	8005186 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800501e:	b29b      	uxth	r3, r3
 8005020:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2b03      	cmp	r3, #3
 8005026:	d921      	bls.n	800506c <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691a      	ldr	r2, [r3, #16]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005044:	b29b      	uxth	r3, r3
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005052:	b29b      	uxth	r3, r3
 8005054:	2b03      	cmp	r3, #3
 8005056:	f040 8096 	bne.w	8005186 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685a      	ldr	r2, [r3, #4]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005068:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800506a:	e08c      	b.n	8005186 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005070:	2b02      	cmp	r3, #2
 8005072:	d07f      	beq.n	8005174 <I2C_MasterReceive_RXNE+0x176>
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d002      	beq.n	8005080 <I2C_MasterReceive_RXNE+0x82>
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d179      	bne.n	8005174 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f001 fac7 	bl	8006614 <I2C_WaitOnSTOPRequestThroughIT>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d14c      	bne.n	8005126 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800509a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050aa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2220      	movs	r2, #32
 80050d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b40      	cmp	r3, #64	; 0x40
 80050e4:	d10a      	bne.n	80050fc <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f7ff fdbd 	bl	8004c74 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80050fa:	e044      	b.n	8005186 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b08      	cmp	r3, #8
 8005108:	d002      	beq.n	8005110 <I2C_MasterReceive_RXNE+0x112>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2b20      	cmp	r3, #32
 800510e:	d103      	bne.n	8005118 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	631a      	str	r2, [r3, #48]	; 0x30
 8005116:	e002      	b.n	800511e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2212      	movs	r2, #18
 800511c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7ff fd6e 	bl	8004c00 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005124:	e02f      	b.n	8005186 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005134:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	b2d2      	uxtb	r2, r2
 8005142:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005152:	b29b      	uxth	r3, r3
 8005154:	3b01      	subs	r3, #1
 8005156:	b29a      	uxth	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff fd8a 	bl	8004c86 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005172:	e008      	b.n	8005186 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005182:	605a      	str	r2, [r3, #4]
}
 8005184:	e7ff      	b.n	8005186 <I2C_MasterReceive_RXNE+0x188>
 8005186:	bf00      	nop
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b084      	sub	sp, #16
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	2b04      	cmp	r3, #4
 80051a4:	d11b      	bne.n	80051de <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051b4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	b2d2      	uxtb	r2, r2
 80051c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80051dc:	e0c4      	b.n	8005368 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	2b03      	cmp	r3, #3
 80051e6:	d129      	bne.n	800523c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051f6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2b04      	cmp	r3, #4
 80051fc:	d00a      	beq.n	8005214 <I2C_MasterReceive_BTF+0x86>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2b02      	cmp	r3, #2
 8005202:	d007      	beq.n	8005214 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005212:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005230:	b29b      	uxth	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800523a:	e095      	b.n	8005368 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005240:	b29b      	uxth	r3, r3
 8005242:	2b02      	cmp	r3, #2
 8005244:	d17d      	bne.n	8005342 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d002      	beq.n	8005252 <I2C_MasterReceive_BTF+0xc4>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2b10      	cmp	r3, #16
 8005250:	d108      	bne.n	8005264 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e016      	b.n	8005292 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b04      	cmp	r3, #4
 8005268:	d002      	beq.n	8005270 <I2C_MasterReceive_BTF+0xe2>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2b02      	cmp	r3, #2
 800526e:	d108      	bne.n	8005282 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800527e:	601a      	str	r2, [r3, #0]
 8005280:	e007      	b.n	8005292 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005290:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	3b01      	subs	r3, #1
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	691a      	ldr	r2, [r3, #16]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29a      	uxth	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80052ec:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b40      	cmp	r3, #64	; 0x40
 8005300:	d10a      	bne.n	8005318 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff fcaf 	bl	8004c74 <HAL_I2C_MemRxCpltCallback>
}
 8005316:	e027      	b.n	8005368 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b08      	cmp	r3, #8
 8005324:	d002      	beq.n	800532c <I2C_MasterReceive_BTF+0x19e>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b20      	cmp	r3, #32
 800532a:	d103      	bne.n	8005334 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	631a      	str	r2, [r3, #48]	; 0x30
 8005332:	e002      	b.n	800533a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2212      	movs	r2, #18
 8005338:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7ff fc60 	bl	8004c00 <HAL_I2C_MasterRxCpltCallback>
}
 8005340:	e012      	b.n	8005368 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	691a      	ldr	r2, [r3, #16]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005354:	1c5a      	adds	r2, r3, #1
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800535e:	b29b      	uxth	r3, r3
 8005360:	3b01      	subs	r3, #1
 8005362:	b29a      	uxth	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005368:	bf00      	nop
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b40      	cmp	r3, #64	; 0x40
 8005382:	d117      	bne.n	80053b4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005388:	2b00      	cmp	r3, #0
 800538a:	d109      	bne.n	80053a0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005390:	b2db      	uxtb	r3, r3
 8005392:	461a      	mov	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800539c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800539e:	e067      	b.n	8005470 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	f043 0301 	orr.w	r3, r3, #1
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	611a      	str	r2, [r3, #16]
}
 80053b2:	e05d      	b.n	8005470 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053bc:	d133      	bne.n	8005426 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b21      	cmp	r3, #33	; 0x21
 80053c8:	d109      	bne.n	80053de <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	461a      	mov	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053da:	611a      	str	r2, [r3, #16]
 80053dc:	e008      	b.n	80053f0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d004      	beq.n	8005402 <I2C_Master_SB+0x92>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d108      	bne.n	8005414 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005406:	2b00      	cmp	r3, #0
 8005408:	d032      	beq.n	8005470 <I2C_Master_SB+0x100>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	2b00      	cmp	r3, #0
 8005412:	d02d      	beq.n	8005470 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005422:	605a      	str	r2, [r3, #4]
}
 8005424:	e024      	b.n	8005470 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10e      	bne.n	800544c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005432:	b29b      	uxth	r3, r3
 8005434:	11db      	asrs	r3, r3, #7
 8005436:	b2db      	uxtb	r3, r3
 8005438:	f003 0306 	and.w	r3, r3, #6
 800543c:	b2db      	uxtb	r3, r3
 800543e:	f063 030f 	orn	r3, r3, #15
 8005442:	b2da      	uxtb	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	611a      	str	r2, [r3, #16]
}
 800544a:	e011      	b.n	8005470 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005450:	2b01      	cmp	r3, #1
 8005452:	d10d      	bne.n	8005470 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005458:	b29b      	uxth	r3, r3
 800545a:	11db      	asrs	r3, r3, #7
 800545c:	b2db      	uxtb	r3, r3
 800545e:	f003 0306 	and.w	r3, r3, #6
 8005462:	b2db      	uxtb	r3, r3
 8005464:	f063 030e 	orn	r3, r3, #14
 8005468:	b2da      	uxtb	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	611a      	str	r2, [r3, #16]
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	bc80      	pop	{r7}
 8005478:	4770      	bx	lr

0800547a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800547a:	b480      	push	{r7}
 800547c:	b083      	sub	sp, #12
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005486:	b2da      	uxtb	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005492:	2b00      	cmp	r3, #0
 8005494:	d004      	beq.n	80054a0 <I2C_Master_ADD10+0x26>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800549a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549c:	2b00      	cmp	r3, #0
 800549e:	d108      	bne.n	80054b2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00c      	beq.n	80054c2 <I2C_Master_ADD10+0x48>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d007      	beq.n	80054c2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054c0:	605a      	str	r2, [r3, #4]
  }
}
 80054c2:	bf00      	nop
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr

080054cc <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b091      	sub	sp, #68	; 0x44
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b22      	cmp	r3, #34	; 0x22
 80054f4:	f040 8174 	bne.w	80057e0 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10f      	bne.n	8005520 <I2C_Master_ADDR+0x54>
 8005500:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005504:	2b40      	cmp	r3, #64	; 0x40
 8005506:	d10b      	bne.n	8005520 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005508:	2300      	movs	r3, #0
 800550a:	633b      	str	r3, [r7, #48]	; 0x30
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	633b      	str	r3, [r7, #48]	; 0x30
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	633b      	str	r3, [r7, #48]	; 0x30
 800551c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800551e:	e16b      	b.n	80057f8 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005524:	2b00      	cmp	r3, #0
 8005526:	d11d      	bne.n	8005564 <I2C_Master_ADDR+0x98>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005530:	d118      	bne.n	8005564 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005532:	2300      	movs	r3, #0
 8005534:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005546:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005556:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800555c:	1c5a      	adds	r2, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	651a      	str	r2, [r3, #80]	; 0x50
 8005562:	e149      	b.n	80057f8 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d113      	bne.n	8005596 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800556e:	2300      	movs	r3, #0
 8005570:	62bb      	str	r3, [r7, #40]	; 0x28
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	62bb      	str	r3, [r7, #40]	; 0x28
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	62bb      	str	r3, [r7, #40]	; 0x28
 8005582:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	e120      	b.n	80057d8 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559a:	b29b      	uxth	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	f040 808a 	bne.w	80056b6 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80055a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055a8:	d137      	bne.n	800561a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b8:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055c8:	d113      	bne.n	80055f2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055da:	2300      	movs	r3, #0
 80055dc:	627b      	str	r3, [r7, #36]	; 0x24
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	627b      	str	r3, [r7, #36]	; 0x24
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	e0f2      	b.n	80057d8 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055f2:	2300      	movs	r3, #0
 80055f4:	623b      	str	r3, [r7, #32]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	623b      	str	r3, [r7, #32]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	623b      	str	r3, [r7, #32]
 8005606:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005616:	601a      	str	r2, [r3, #0]
 8005618:	e0de      	b.n	80057d8 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800561a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800561c:	2b08      	cmp	r3, #8
 800561e:	d02e      	beq.n	800567e <I2C_Master_ADDR+0x1b2>
 8005620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005622:	2b20      	cmp	r3, #32
 8005624:	d02b      	beq.n	800567e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005628:	2b12      	cmp	r3, #18
 800562a:	d102      	bne.n	8005632 <I2C_Master_ADDR+0x166>
 800562c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800562e:	2b01      	cmp	r3, #1
 8005630:	d125      	bne.n	800567e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005634:	2b04      	cmp	r3, #4
 8005636:	d00e      	beq.n	8005656 <I2C_Master_ADDR+0x18a>
 8005638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563a:	2b02      	cmp	r3, #2
 800563c:	d00b      	beq.n	8005656 <I2C_Master_ADDR+0x18a>
 800563e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005640:	2b10      	cmp	r3, #16
 8005642:	d008      	beq.n	8005656 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	e007      	b.n	8005666 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005664:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005666:	2300      	movs	r3, #0
 8005668:	61fb      	str	r3, [r7, #28]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	61fb      	str	r3, [r7, #28]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	61fb      	str	r3, [r7, #28]
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	e0ac      	b.n	80057d8 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800568c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800568e:	2300      	movs	r3, #0
 8005690:	61bb      	str	r3, [r7, #24]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	61bb      	str	r3, [r7, #24]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	61bb      	str	r3, [r7, #24]
 80056a2:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	e090      	b.n	80057d8 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d158      	bne.n	8005772 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80056c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d021      	beq.n	800570a <I2C_Master_ADDR+0x23e>
 80056c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d01e      	beq.n	800570a <I2C_Master_ADDR+0x23e>
 80056cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ce:	2b10      	cmp	r3, #16
 80056d0:	d01b      	beq.n	800570a <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056e0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056e2:	2300      	movs	r3, #0
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	617b      	str	r3, [r7, #20]
 80056f6:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	e012      	b.n	8005730 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005718:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800571a:	2300      	movs	r3, #0
 800571c:	613b      	str	r3, [r7, #16]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	695b      	ldr	r3, [r3, #20]
 8005724:	613b      	str	r3, [r7, #16]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	613b      	str	r3, [r7, #16]
 800572e:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800573a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800573e:	d14b      	bne.n	80057d8 <I2C_Master_ADDR+0x30c>
 8005740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005742:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005746:	d00b      	beq.n	8005760 <I2C_Master_ADDR+0x294>
 8005748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800574a:	2b01      	cmp	r3, #1
 800574c:	d008      	beq.n	8005760 <I2C_Master_ADDR+0x294>
 800574e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005750:	2b08      	cmp	r3, #8
 8005752:	d005      	beq.n	8005760 <I2C_Master_ADDR+0x294>
 8005754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005756:	2b10      	cmp	r3, #16
 8005758:	d002      	beq.n	8005760 <I2C_Master_ADDR+0x294>
 800575a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575c:	2b20      	cmp	r3, #32
 800575e:	d13b      	bne.n	80057d8 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800576e:	605a      	str	r2, [r3, #4]
 8005770:	e032      	b.n	80057d8 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005780:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800578c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005790:	d117      	bne.n	80057c2 <I2C_Master_ADDR+0x2f6>
 8005792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005794:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005798:	d00b      	beq.n	80057b2 <I2C_Master_ADDR+0x2e6>
 800579a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579c:	2b01      	cmp	r3, #1
 800579e:	d008      	beq.n	80057b2 <I2C_Master_ADDR+0x2e6>
 80057a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d005      	beq.n	80057b2 <I2C_Master_ADDR+0x2e6>
 80057a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a8:	2b10      	cmp	r3, #16
 80057aa:	d002      	beq.n	80057b2 <I2C_Master_ADDR+0x2e6>
 80057ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ae:	2b20      	cmp	r3, #32
 80057b0:	d107      	bne.n	80057c2 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057c0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	60fb      	str	r3, [r7, #12]
 80057d6:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80057de:	e00b      	b.n	80057f8 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057e0:	2300      	movs	r3, #0
 80057e2:	60bb      	str	r3, [r7, #8]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	60bb      	str	r3, [r7, #8]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	60bb      	str	r3, [r7, #8]
 80057f4:	68bb      	ldr	r3, [r7, #8]
}
 80057f6:	e7ff      	b.n	80057f8 <I2C_Master_ADDR+0x32c>
 80057f8:	bf00      	nop
 80057fa:	3744      	adds	r7, #68	; 0x44
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bc80      	pop	{r7}
 8005800:	4770      	bx	lr

08005802 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b084      	sub	sp, #16
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005810:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d02b      	beq.n	8005874 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	781a      	ldrb	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	1c5a      	adds	r2, r3, #1
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005836:	b29b      	uxth	r3, r3
 8005838:	3b01      	subs	r3, #1
 800583a:	b29a      	uxth	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005844:	b29b      	uxth	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d114      	bne.n	8005874 <I2C_SlaveTransmit_TXE+0x72>
 800584a:	7bfb      	ldrb	r3, [r7, #15]
 800584c:	2b29      	cmp	r3, #41	; 0x29
 800584e:	d111      	bne.n	8005874 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800585e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2221      	movs	r2, #33	; 0x21
 8005864:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2228      	movs	r2, #40	; 0x28
 800586a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7ff f9cf 	bl	8004c12 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005874:	bf00      	nop
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d011      	beq.n	80058b2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005892:	781a      	ldrb	r2, [r3, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589e:	1c5a      	adds	r2, r3, #1
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	3b01      	subs	r3, #1
 80058ac:	b29a      	uxth	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80058b2:	bf00      	nop
 80058b4:	370c      	adds	r7, #12
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bc80      	pop	{r7}
 80058ba:	4770      	bx	lr

080058bc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d02c      	beq.n	8005930 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	691a      	ldr	r2, [r3, #16]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	1c5a      	adds	r2, r3, #1
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	3b01      	subs	r3, #1
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d114      	bne.n	8005930 <I2C_SlaveReceive_RXNE+0x74>
 8005906:	7bfb      	ldrb	r3, [r7, #15]
 8005908:	2b2a      	cmp	r3, #42	; 0x2a
 800590a:	d111      	bne.n	8005930 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800591a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2222      	movs	r2, #34	; 0x22
 8005920:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2228      	movs	r2, #40	; 0x28
 8005926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7ff f97a 	bl	8004c24 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005930:	bf00      	nop
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d012      	beq.n	8005970 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	691a      	ldr	r2, [r3, #16]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29a      	uxth	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	bc80      	pop	{r7}
 8005978:	4770      	bx	lr

0800597a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b084      	sub	sp, #16
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
 8005982:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005984:	2300      	movs	r3, #0
 8005986:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800598e:	b2db      	uxtb	r3, r3
 8005990:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005994:	2b28      	cmp	r3, #40	; 0x28
 8005996:	d125      	bne.n	80059e4 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059a6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80059b2:	2301      	movs	r3, #1
 80059b4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d103      	bne.n	80059c8 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	81bb      	strh	r3, [r7, #12]
 80059c6:	e002      	b.n	80059ce <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80059d6:	89ba      	ldrh	r2, [r7, #12]
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	4619      	mov	r1, r3
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff f92a 	bl	8004c36 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80059e2:	e00e      	b.n	8005a02 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e4:	2300      	movs	r3, #0
 80059e6:	60bb      	str	r3, [r7, #8]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	60bb      	str	r3, [r7, #8]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	60bb      	str	r3, [r7, #8]
 80059f8:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005a02:	bf00      	nop
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
	...

08005a0c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a1a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a2a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	60bb      	str	r3, [r7, #8]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	60bb      	str	r3, [r7, #8]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0201 	orr.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]
 8005a48:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a58:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a68:	d172      	bne.n	8005b50 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a6a:	7bfb      	ldrb	r3, [r7, #15]
 8005a6c:	2b22      	cmp	r3, #34	; 0x22
 8005a6e:	d002      	beq.n	8005a76 <I2C_Slave_STOPF+0x6a>
 8005a70:	7bfb      	ldrb	r3, [r7, #15]
 8005a72:	2b2a      	cmp	r3, #42	; 0x2a
 8005a74:	d135      	bne.n	8005ae2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	b29a      	uxth	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d005      	beq.n	8005a9a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	f043 0204 	orr.w	r2, r3, #4
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aa8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fe f88a 	bl	8003bc8 <HAL_DMA_GetState>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d049      	beq.n	8005b4e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005abe:	4a69      	ldr	r2, [pc, #420]	; (8005c64 <I2C_Slave_STOPF+0x258>)
 8005ac0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7fd fd3a 	bl	8003540 <HAL_DMA_Abort_IT>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d03d      	beq.n	8005b4e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005adc:	4610      	mov	r0, r2
 8005ade:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ae0:	e035      	b.n	8005b4e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d005      	beq.n	8005b06 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	f043 0204 	orr.w	r2, r3, #4
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b14:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7fe f854 	bl	8003bc8 <HAL_DMA_GetState>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d014      	beq.n	8005b50 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2a:	4a4e      	ldr	r2, [pc, #312]	; (8005c64 <I2C_Slave_STOPF+0x258>)
 8005b2c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7fd fd04 	bl	8003540 <HAL_DMA_Abort_IT>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d008      	beq.n	8005b50 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b48:	4610      	mov	r0, r2
 8005b4a:	4798      	blx	r3
 8005b4c:	e000      	b.n	8005b50 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b4e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d03e      	beq.n	8005bd8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	f003 0304 	and.w	r3, r3, #4
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	d112      	bne.n	8005b8e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	691a      	ldr	r2, [r3, #16]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b72:	b2d2      	uxtb	r2, r2
 8005b74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7a:	1c5a      	adds	r2, r3, #1
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b98:	2b40      	cmp	r3, #64	; 0x40
 8005b9a:	d112      	bne.n	8005bc2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	691a      	ldr	r2, [r3, #16]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba6:	b2d2      	uxtb	r2, r2
 8005ba8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d005      	beq.n	8005bd8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd0:	f043 0204 	orr.w	r2, r3, #4
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f843 	bl	8005c6c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005be6:	e039      	b.n	8005c5c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
 8005bea:	2b2a      	cmp	r3, #42	; 0x2a
 8005bec:	d109      	bne.n	8005c02 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2228      	movs	r2, #40	; 0x28
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f7ff f811 	bl	8004c24 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b28      	cmp	r3, #40	; 0x28
 8005c0c:	d111      	bne.n	8005c32 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a15      	ldr	r2, [pc, #84]	; (8005c68 <I2C_Slave_STOPF+0x25c>)
 8005c12:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7ff f810 	bl	8004c50 <HAL_I2C_ListenCpltCallback>
}
 8005c30:	e014      	b.n	8005c5c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	2b22      	cmp	r3, #34	; 0x22
 8005c38:	d002      	beq.n	8005c40 <I2C_Slave_STOPF+0x234>
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
 8005c3c:	2b22      	cmp	r3, #34	; 0x22
 8005c3e:	d10d      	bne.n	8005c5c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7fe ffe4 	bl	8004c24 <HAL_I2C_SlaveRxCpltCallback>
}
 8005c5c:	bf00      	nop
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	08006171 	.word	0x08006171
 8005c68:	ffff0000 	.word	0xffff0000

08005c6c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c7a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c82:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005c84:	7bbb      	ldrb	r3, [r7, #14]
 8005c86:	2b10      	cmp	r3, #16
 8005c88:	d002      	beq.n	8005c90 <I2C_ITError+0x24>
 8005c8a:	7bbb      	ldrb	r3, [r7, #14]
 8005c8c:	2b40      	cmp	r3, #64	; 0x40
 8005c8e:	d10a      	bne.n	8005ca6 <I2C_ITError+0x3a>
 8005c90:	7bfb      	ldrb	r3, [r7, #15]
 8005c92:	2b22      	cmp	r3, #34	; 0x22
 8005c94:	d107      	bne.n	8005ca6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ca4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ca6:	7bfb      	ldrb	r3, [r7, #15]
 8005ca8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005cac:	2b28      	cmp	r3, #40	; 0x28
 8005cae:	d107      	bne.n	8005cc0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2228      	movs	r2, #40	; 0x28
 8005cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005cbe:	e015      	b.n	8005cec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cce:	d00a      	beq.n	8005ce6 <I2C_ITError+0x7a>
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
 8005cd2:	2b60      	cmp	r3, #96	; 0x60
 8005cd4:	d007      	beq.n	8005ce6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cfa:	d162      	bne.n	8005dc2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d0a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d10:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d020      	beq.n	8005d5c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1e:	4a6a      	ldr	r2, [pc, #424]	; (8005ec8 <I2C_ITError+0x25c>)
 8005d20:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fd fc0a 	bl	8003540 <HAL_DMA_Abort_IT>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f000 8089 	beq.w	8005e46 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0201 	bic.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d56:	4610      	mov	r0, r2
 8005d58:	4798      	blx	r3
 8005d5a:	e074      	b.n	8005e46 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d60:	4a59      	ldr	r2, [pc, #356]	; (8005ec8 <I2C_ITError+0x25c>)
 8005d62:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7fd fbe9 	bl	8003540 <HAL_DMA_Abort_IT>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d068      	beq.n	8005e46 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d7e:	2b40      	cmp	r3, #64	; 0x40
 8005d80:	d10b      	bne.n	8005d9a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	691a      	ldr	r2, [r3, #16]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	b2d2      	uxtb	r2, r2
 8005d8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d94:	1c5a      	adds	r2, r3, #1
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 0201 	bic.w	r2, r2, #1
 8005da8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005dbc:	4610      	mov	r0, r2
 8005dbe:	4798      	blx	r3
 8005dc0:	e041      	b.n	8005e46 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b60      	cmp	r3, #96	; 0x60
 8005dcc:	d125      	bne.n	8005e1a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de6:	2b40      	cmp	r3, #64	; 0x40
 8005de8:	d10b      	bne.n	8005e02 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	691a      	ldr	r2, [r3, #16]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0201 	bic.w	r2, r2, #1
 8005e10:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fe ff40 	bl	8004c98 <HAL_I2C_AbortCpltCallback>
 8005e18:	e015      	b.n	8005e46 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e24:	2b40      	cmp	r3, #64	; 0x40
 8005e26:	d10b      	bne.n	8005e40 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	691a      	ldr	r2, [r3, #16]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3a:	1c5a      	adds	r2, r3, #1
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f7fe ff20 	bl	8004c86 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10e      	bne.n	8005e74 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d109      	bne.n	8005e74 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d104      	bne.n	8005e74 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d007      	beq.n	8005e84 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685a      	ldr	r2, [r3, #4]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e82:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e8a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d113      	bne.n	8005ec0 <I2C_ITError+0x254>
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	2b28      	cmp	r3, #40	; 0x28
 8005e9c:	d110      	bne.n	8005ec0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a0a      	ldr	r2, [pc, #40]	; (8005ecc <I2C_ITError+0x260>)
 8005ea2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fe fec8 	bl	8004c50 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ec0:	bf00      	nop
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	08006171 	.word	0x08006171
 8005ecc:	ffff0000 	.word	0xffff0000

08005ed0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b088      	sub	sp, #32
 8005ed4:	af02      	add	r7, sp, #8
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	607a      	str	r2, [r7, #4]
 8005eda:	603b      	str	r3, [r7, #0]
 8005edc:	460b      	mov	r3, r1
 8005ede:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	2b08      	cmp	r3, #8
 8005eea:	d006      	beq.n	8005efa <I2C_MasterRequestWrite+0x2a>
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d003      	beq.n	8005efa <I2C_MasterRequestWrite+0x2a>
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ef8:	d108      	bne.n	8005f0c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	e00b      	b.n	8005f24 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f10:	2b12      	cmp	r3, #18
 8005f12:	d107      	bne.n	8005f24 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f22:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f000 f9c5 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d00d      	beq.n	8005f58 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f4a:	d103      	bne.n	8005f54 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e035      	b.n	8005fc4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f60:	d108      	bne.n	8005f74 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f62:	897b      	ldrh	r3, [r7, #10]
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	461a      	mov	r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f70:	611a      	str	r2, [r3, #16]
 8005f72:	e01b      	b.n	8005fac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005f74:	897b      	ldrh	r3, [r7, #10]
 8005f76:	11db      	asrs	r3, r3, #7
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	f003 0306 	and.w	r3, r3, #6
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	f063 030f 	orn	r3, r3, #15
 8005f84:	b2da      	uxtb	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	490e      	ldr	r1, [pc, #56]	; (8005fcc <I2C_MasterRequestWrite+0xfc>)
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f000 fa0e 	bl	80063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d001      	beq.n	8005fa2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e010      	b.n	8005fc4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005fa2:	897b      	ldrh	r3, [r7, #10]
 8005fa4:	b2da      	uxtb	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	4907      	ldr	r1, [pc, #28]	; (8005fd0 <I2C_MasterRequestWrite+0x100>)
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f9fe 	bl	80063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e000      	b.n	8005fc4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3718      	adds	r7, #24
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	00010008 	.word	0x00010008
 8005fd0:	00010002 	.word	0x00010002

08005fd4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b088      	sub	sp, #32
 8005fd8:	af02      	add	r7, sp, #8
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	607a      	str	r2, [r7, #4]
 8005fde:	603b      	str	r3, [r7, #0]
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ff8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	2b08      	cmp	r3, #8
 8005ffe:	d006      	beq.n	800600e <I2C_MasterRequestRead+0x3a>
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	2b01      	cmp	r3, #1
 8006004:	d003      	beq.n	800600e <I2C_MasterRequestRead+0x3a>
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800600c:	d108      	bne.n	8006020 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	e00b      	b.n	8006038 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006024:	2b11      	cmp	r3, #17
 8006026:	d107      	bne.n	8006038 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006036:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006044:	68f8      	ldr	r0, [r7, #12]
 8006046:	f000 f93b 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00d      	beq.n	800606c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800605a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800605e:	d103      	bne.n	8006068 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006066:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e079      	b.n	8006160 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006074:	d108      	bne.n	8006088 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006076:	897b      	ldrh	r3, [r7, #10]
 8006078:	b2db      	uxtb	r3, r3
 800607a:	f043 0301 	orr.w	r3, r3, #1
 800607e:	b2da      	uxtb	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	611a      	str	r2, [r3, #16]
 8006086:	e05f      	b.n	8006148 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006088:	897b      	ldrh	r3, [r7, #10]
 800608a:	11db      	asrs	r3, r3, #7
 800608c:	b2db      	uxtb	r3, r3
 800608e:	f003 0306 	and.w	r3, r3, #6
 8006092:	b2db      	uxtb	r3, r3
 8006094:	f063 030f 	orn	r3, r3, #15
 8006098:	b2da      	uxtb	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	4930      	ldr	r1, [pc, #192]	; (8006168 <I2C_MasterRequestRead+0x194>)
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f000 f984 	bl	80063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d001      	beq.n	80060b6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e054      	b.n	8006160 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80060b6:	897b      	ldrh	r3, [r7, #10]
 80060b8:	b2da      	uxtb	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	4929      	ldr	r1, [pc, #164]	; (800616c <I2C_MasterRequestRead+0x198>)
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 f974 	bl	80063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e044      	b.n	8006160 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060d6:	2300      	movs	r3, #0
 80060d8:	613b      	str	r3, [r7, #16]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	613b      	str	r3, [r7, #16]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	613b      	str	r3, [r7, #16]
 80060ea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060fa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 f8d9 	bl	80062c0 <I2C_WaitOnFlagUntilTimeout>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00d      	beq.n	8006130 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800611e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006122:	d103      	bne.n	800612c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f44f 7200 	mov.w	r2, #512	; 0x200
 800612a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e017      	b.n	8006160 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006130:	897b      	ldrh	r3, [r7, #10]
 8006132:	11db      	asrs	r3, r3, #7
 8006134:	b2db      	uxtb	r3, r3
 8006136:	f003 0306 	and.w	r3, r3, #6
 800613a:	b2db      	uxtb	r3, r3
 800613c:	f063 030e 	orn	r3, r3, #14
 8006140:	b2da      	uxtb	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	4907      	ldr	r1, [pc, #28]	; (800616c <I2C_MasterRequestRead+0x198>)
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f000 f930 	bl	80063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e000      	b.n	8006160 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3718      	adds	r7, #24
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	00010008 	.word	0x00010008
 800616c:	00010002 	.word	0x00010002

08006170 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006188:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800618a:	4b4b      	ldr	r3, [pc, #300]	; (80062b8 <I2C_DMAAbort+0x148>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	08db      	lsrs	r3, r3, #3
 8006190:	4a4a      	ldr	r2, [pc, #296]	; (80062bc <I2C_DMAAbort+0x14c>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	0a1a      	lsrs	r2, r3, #8
 8006198:	4613      	mov	r3, r2
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	4413      	add	r3, r2
 800619e:	00da      	lsls	r2, r3, #3
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ae:	f043 0220 	orr.w	r2, r3, #32
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80061b6:	e00a      	b.n	80061ce <I2C_DMAAbort+0x5e>
    }
    count--;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	3b01      	subs	r3, #1
 80061bc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061cc:	d0ea      	beq.n	80061a4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061da:	2200      	movs	r2, #0
 80061dc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d003      	beq.n	80061ee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ea:	2200      	movs	r2, #0
 80061ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061fc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2200      	movs	r2, #0
 8006202:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006208:	2b00      	cmp	r3, #0
 800620a:	d003      	beq.n	8006214 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006210:	2200      	movs	r2, #0
 8006212:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006220:	2200      	movs	r2, #0
 8006222:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f022 0201 	bic.w	r2, r2, #1
 8006232:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800623a:	b2db      	uxtb	r3, r3
 800623c:	2b60      	cmp	r3, #96	; 0x60
 800623e:	d10e      	bne.n	800625e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	2200      	movs	r2, #0
 8006254:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006256:	6978      	ldr	r0, [r7, #20]
 8006258:	f7fe fd1e 	bl	8004c98 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800625c:	e027      	b.n	80062ae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800625e:	7cfb      	ldrb	r3, [r7, #19]
 8006260:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006264:	2b28      	cmp	r3, #40	; 0x28
 8006266:	d117      	bne.n	8006298 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f042 0201 	orr.w	r2, r2, #1
 8006276:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006286:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	2200      	movs	r2, #0
 800628c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	2228      	movs	r2, #40	; 0x28
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006296:	e007      	b.n	80062a8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80062a8:	6978      	ldr	r0, [r7, #20]
 80062aa:	f7fe fcec 	bl	8004c86 <HAL_I2C_ErrorCallback>
}
 80062ae:	bf00      	nop
 80062b0:	3718      	adds	r7, #24
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	20000008 	.word	0x20000008
 80062bc:	14f8b589 	.word	0x14f8b589

080062c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	4613      	mov	r3, r2
 80062ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062d0:	e048      	b.n	8006364 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d8:	d044      	beq.n	8006364 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062da:	f7fc ff07 	bl	80030ec <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	683a      	ldr	r2, [r7, #0]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d302      	bcc.n	80062f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d139      	bne.n	8006364 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	0c1b      	lsrs	r3, r3, #16
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d10d      	bne.n	8006316 <I2C_WaitOnFlagUntilTimeout+0x56>
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	695b      	ldr	r3, [r3, #20]
 8006300:	43da      	mvns	r2, r3
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	4013      	ands	r3, r2
 8006306:	b29b      	uxth	r3, r3
 8006308:	2b00      	cmp	r3, #0
 800630a:	bf0c      	ite	eq
 800630c:	2301      	moveq	r3, #1
 800630e:	2300      	movne	r3, #0
 8006310:	b2db      	uxtb	r3, r3
 8006312:	461a      	mov	r2, r3
 8006314:	e00c      	b.n	8006330 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	43da      	mvns	r2, r3
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	4013      	ands	r3, r2
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b00      	cmp	r3, #0
 8006326:	bf0c      	ite	eq
 8006328:	2301      	moveq	r3, #1
 800632a:	2300      	movne	r3, #0
 800632c:	b2db      	uxtb	r3, r3
 800632e:	461a      	mov	r2, r3
 8006330:	79fb      	ldrb	r3, [r7, #7]
 8006332:	429a      	cmp	r2, r3
 8006334:	d116      	bne.n	8006364 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006350:	f043 0220 	orr.w	r2, r3, #32
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e023      	b.n	80063ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	0c1b      	lsrs	r3, r3, #16
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b01      	cmp	r3, #1
 800636c:	d10d      	bne.n	800638a <I2C_WaitOnFlagUntilTimeout+0xca>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	43da      	mvns	r2, r3
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	4013      	ands	r3, r2
 800637a:	b29b      	uxth	r3, r3
 800637c:	2b00      	cmp	r3, #0
 800637e:	bf0c      	ite	eq
 8006380:	2301      	moveq	r3, #1
 8006382:	2300      	movne	r3, #0
 8006384:	b2db      	uxtb	r3, r3
 8006386:	461a      	mov	r2, r3
 8006388:	e00c      	b.n	80063a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	43da      	mvns	r2, r3
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	4013      	ands	r3, r2
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	bf0c      	ite	eq
 800639c:	2301      	moveq	r3, #1
 800639e:	2300      	movne	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	461a      	mov	r2, r3
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d093      	beq.n	80062d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063c2:	e071      	b.n	80064a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063d2:	d123      	bne.n	800641c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006408:	f043 0204 	orr.w	r2, r3, #4
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e067      	b.n	80064ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006422:	d041      	beq.n	80064a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006424:	f7fc fe62 	bl	80030ec <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	429a      	cmp	r2, r3
 8006432:	d302      	bcc.n	800643a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d136      	bne.n	80064a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	0c1b      	lsrs	r3, r3, #16
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b01      	cmp	r3, #1
 8006442:	d10c      	bne.n	800645e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	43da      	mvns	r2, r3
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	4013      	ands	r3, r2
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	bf14      	ite	ne
 8006456:	2301      	movne	r3, #1
 8006458:	2300      	moveq	r3, #0
 800645a:	b2db      	uxtb	r3, r3
 800645c:	e00b      	b.n	8006476 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	43da      	mvns	r2, r3
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	4013      	ands	r3, r2
 800646a:	b29b      	uxth	r3, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	bf14      	ite	ne
 8006470:	2301      	movne	r3, #1
 8006472:	2300      	moveq	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d016      	beq.n	80064a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006494:	f043 0220 	orr.w	r2, r3, #32
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e021      	b.n	80064ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	0c1b      	lsrs	r3, r3, #16
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d10c      	bne.n	80064cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	43da      	mvns	r2, r3
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4013      	ands	r3, r2
 80064be:	b29b      	uxth	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	bf14      	ite	ne
 80064c4:	2301      	movne	r3, #1
 80064c6:	2300      	moveq	r3, #0
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	e00b      	b.n	80064e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	43da      	mvns	r2, r3
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	4013      	ands	r3, r2
 80064d8:	b29b      	uxth	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	bf14      	ite	ne
 80064de:	2301      	movne	r3, #1
 80064e0:	2300      	moveq	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f47f af6d 	bne.w	80063c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006500:	e034      	b.n	800656c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f000 f915 	bl	8006732 <I2C_IsAcknowledgeFailed>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d001      	beq.n	8006512 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e034      	b.n	800657c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006518:	d028      	beq.n	800656c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800651a:	f7fc fde7 	bl	80030ec <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	429a      	cmp	r2, r3
 8006528:	d302      	bcc.n	8006530 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d11d      	bne.n	800656c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800653a:	2b80      	cmp	r3, #128	; 0x80
 800653c:	d016      	beq.n	800656c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2220      	movs	r2, #32
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006558:	f043 0220 	orr.w	r2, r3, #32
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e007      	b.n	800657c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006576:	2b80      	cmp	r3, #128	; 0x80
 8006578:	d1c3      	bne.n	8006502 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006590:	e034      	b.n	80065fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f000 f8cd 	bl	8006732 <I2C_IsAcknowledgeFailed>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d001      	beq.n	80065a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e034      	b.n	800660c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065a8:	d028      	beq.n	80065fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065aa:	f7fc fd9f 	bl	80030ec <HAL_GetTick>
 80065ae:	4602      	mov	r2, r0
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d302      	bcc.n	80065c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d11d      	bne.n	80065fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d016      	beq.n	80065fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e8:	f043 0220 	orr.w	r2, r3, #32
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e007      	b.n	800660c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	f003 0304 	and.w	r3, r3, #4
 8006606:	2b04      	cmp	r3, #4
 8006608:	d1c3      	bne.n	8006592 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800660a:	2300      	movs	r3, #0
}
 800660c:	4618      	mov	r0, r3
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800661c:	2300      	movs	r3, #0
 800661e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006620:	4b13      	ldr	r3, [pc, #76]	; (8006670 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	08db      	lsrs	r3, r3, #3
 8006626:	4a13      	ldr	r2, [pc, #76]	; (8006674 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	0a1a      	lsrs	r2, r3, #8
 800662e:	4613      	mov	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	3b01      	subs	r3, #1
 800663a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d107      	bne.n	8006652 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006646:	f043 0220 	orr.w	r2, r3, #32
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e008      	b.n	8006664 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800665c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006660:	d0e9      	beq.n	8006636 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	bc80      	pop	{r7}
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	20000008 	.word	0x20000008
 8006674:	14f8b589 	.word	0x14f8b589

08006678 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006684:	e049      	b.n	800671a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	f003 0310 	and.w	r3, r3, #16
 8006690:	2b10      	cmp	r3, #16
 8006692:	d119      	bne.n	80066c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0210 	mvn.w	r2, #16
 800669c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e030      	b.n	800672a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066c8:	f7fc fd10 	bl	80030ec <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d302      	bcc.n	80066de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d11d      	bne.n	800671a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	695b      	ldr	r3, [r3, #20]
 80066e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e8:	2b40      	cmp	r3, #64	; 0x40
 80066ea:	d016      	beq.n	800671a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006706:	f043 0220 	orr.w	r2, r3, #32
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e007      	b.n	800672a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006724:	2b40      	cmp	r3, #64	; 0x40
 8006726:	d1ae      	bne.n	8006686 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006732:	b480      	push	{r7}
 8006734:	b083      	sub	sp, #12
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006748:	d11b      	bne.n	8006782 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006752:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2220      	movs	r2, #32
 800675e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676e:	f043 0204 	orr.w	r2, r3, #4
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e000      	b.n	8006784 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	bc80      	pop	{r7}
 800678c:	4770      	bx	lr

0800678e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800678e:	b480      	push	{r7}
 8006790:	b083      	sub	sp, #12
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800679e:	d103      	bne.n	80067a8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80067a6:	e007      	b.n	80067b8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80067b0:	d102      	bne.n	80067b8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2208      	movs	r2, #8
 80067b6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr
	...

080067c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b086      	sub	sp, #24
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d101      	bne.n	80067d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e272      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f000 8087 	beq.w	80068f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80067e4:	4b92      	ldr	r3, [pc, #584]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f003 030c 	and.w	r3, r3, #12
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	d00c      	beq.n	800680a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80067f0:	4b8f      	ldr	r3, [pc, #572]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f003 030c 	and.w	r3, r3, #12
 80067f8:	2b08      	cmp	r3, #8
 80067fa:	d112      	bne.n	8006822 <HAL_RCC_OscConfig+0x5e>
 80067fc:	4b8c      	ldr	r3, [pc, #560]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006808:	d10b      	bne.n	8006822 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800680a:	4b89      	ldr	r3, [pc, #548]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d06c      	beq.n	80068f0 <HAL_RCC_OscConfig+0x12c>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d168      	bne.n	80068f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e24c      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800682a:	d106      	bne.n	800683a <HAL_RCC_OscConfig+0x76>
 800682c:	4b80      	ldr	r3, [pc, #512]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a7f      	ldr	r2, [pc, #508]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006836:	6013      	str	r3, [r2, #0]
 8006838:	e02e      	b.n	8006898 <HAL_RCC_OscConfig+0xd4>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10c      	bne.n	800685c <HAL_RCC_OscConfig+0x98>
 8006842:	4b7b      	ldr	r3, [pc, #492]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a7a      	ldr	r2, [pc, #488]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800684c:	6013      	str	r3, [r2, #0]
 800684e:	4b78      	ldr	r3, [pc, #480]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a77      	ldr	r2, [pc, #476]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006858:	6013      	str	r3, [r2, #0]
 800685a:	e01d      	b.n	8006898 <HAL_RCC_OscConfig+0xd4>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006864:	d10c      	bne.n	8006880 <HAL_RCC_OscConfig+0xbc>
 8006866:	4b72      	ldr	r3, [pc, #456]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a71      	ldr	r2, [pc, #452]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800686c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006870:	6013      	str	r3, [r2, #0]
 8006872:	4b6f      	ldr	r3, [pc, #444]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a6e      	ldr	r2, [pc, #440]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800687c:	6013      	str	r3, [r2, #0]
 800687e:	e00b      	b.n	8006898 <HAL_RCC_OscConfig+0xd4>
 8006880:	4b6b      	ldr	r3, [pc, #428]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a6a      	ldr	r2, [pc, #424]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800688a:	6013      	str	r3, [r2, #0]
 800688c:	4b68      	ldr	r3, [pc, #416]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a67      	ldr	r2, [pc, #412]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006896:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d013      	beq.n	80068c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a0:	f7fc fc24 	bl	80030ec <HAL_GetTick>
 80068a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068a6:	e008      	b.n	80068ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068a8:	f7fc fc20 	bl	80030ec <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	2b64      	cmp	r3, #100	; 0x64
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e200      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ba:	4b5d      	ldr	r3, [pc, #372]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d0f0      	beq.n	80068a8 <HAL_RCC_OscConfig+0xe4>
 80068c6:	e014      	b.n	80068f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068c8:	f7fc fc10 	bl	80030ec <HAL_GetTick>
 80068cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ce:	e008      	b.n	80068e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068d0:	f7fc fc0c 	bl	80030ec <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	2b64      	cmp	r3, #100	; 0x64
 80068dc:	d901      	bls.n	80068e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e1ec      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068e2:	4b53      	ldr	r3, [pc, #332]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1f0      	bne.n	80068d0 <HAL_RCC_OscConfig+0x10c>
 80068ee:	e000      	b.n	80068f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d063      	beq.n	80069c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80068fe:	4b4c      	ldr	r3, [pc, #304]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f003 030c 	and.w	r3, r3, #12
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00b      	beq.n	8006922 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800690a:	4b49      	ldr	r3, [pc, #292]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f003 030c 	and.w	r3, r3, #12
 8006912:	2b08      	cmp	r3, #8
 8006914:	d11c      	bne.n	8006950 <HAL_RCC_OscConfig+0x18c>
 8006916:	4b46      	ldr	r3, [pc, #280]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800691e:	2b00      	cmp	r3, #0
 8006920:	d116      	bne.n	8006950 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006922:	4b43      	ldr	r3, [pc, #268]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b00      	cmp	r3, #0
 800692c:	d005      	beq.n	800693a <HAL_RCC_OscConfig+0x176>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	2b01      	cmp	r3, #1
 8006934:	d001      	beq.n	800693a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e1c0      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800693a:	4b3d      	ldr	r3, [pc, #244]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	00db      	lsls	r3, r3, #3
 8006948:	4939      	ldr	r1, [pc, #228]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800694a:	4313      	orrs	r3, r2
 800694c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800694e:	e03a      	b.n	80069c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d020      	beq.n	800699a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006958:	4b36      	ldr	r3, [pc, #216]	; (8006a34 <HAL_RCC_OscConfig+0x270>)
 800695a:	2201      	movs	r2, #1
 800695c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800695e:	f7fc fbc5 	bl	80030ec <HAL_GetTick>
 8006962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006964:	e008      	b.n	8006978 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006966:	f7fc fbc1 	bl	80030ec <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	2b02      	cmp	r3, #2
 8006972:	d901      	bls.n	8006978 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006974:	2303      	movs	r3, #3
 8006976:	e1a1      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006978:	4b2d      	ldr	r3, [pc, #180]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f003 0302 	and.w	r3, r3, #2
 8006980:	2b00      	cmp	r3, #0
 8006982:	d0f0      	beq.n	8006966 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006984:	4b2a      	ldr	r3, [pc, #168]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	00db      	lsls	r3, r3, #3
 8006992:	4927      	ldr	r1, [pc, #156]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 8006994:	4313      	orrs	r3, r2
 8006996:	600b      	str	r3, [r1, #0]
 8006998:	e015      	b.n	80069c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800699a:	4b26      	ldr	r3, [pc, #152]	; (8006a34 <HAL_RCC_OscConfig+0x270>)
 800699c:	2200      	movs	r2, #0
 800699e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a0:	f7fc fba4 	bl	80030ec <HAL_GetTick>
 80069a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069a6:	e008      	b.n	80069ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069a8:	f7fc fba0 	bl	80030ec <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d901      	bls.n	80069ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e180      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069ba:	4b1d      	ldr	r3, [pc, #116]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0302 	and.w	r3, r3, #2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1f0      	bne.n	80069a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0308 	and.w	r3, r3, #8
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d03a      	beq.n	8006a48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d019      	beq.n	8006a0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069da:	4b17      	ldr	r3, [pc, #92]	; (8006a38 <HAL_RCC_OscConfig+0x274>)
 80069dc:	2201      	movs	r2, #1
 80069de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069e0:	f7fc fb84 	bl	80030ec <HAL_GetTick>
 80069e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069e6:	e008      	b.n	80069fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069e8:	f7fc fb80 	bl	80030ec <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d901      	bls.n	80069fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e160      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069fa:	4b0d      	ldr	r3, [pc, #52]	; (8006a30 <HAL_RCC_OscConfig+0x26c>)
 80069fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0f0      	beq.n	80069e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006a06:	2001      	movs	r0, #1
 8006a08:	f000 face 	bl	8006fa8 <RCC_Delay>
 8006a0c:	e01c      	b.n	8006a48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a0e:	4b0a      	ldr	r3, [pc, #40]	; (8006a38 <HAL_RCC_OscConfig+0x274>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a14:	f7fc fb6a 	bl	80030ec <HAL_GetTick>
 8006a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a1a:	e00f      	b.n	8006a3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a1c:	f7fc fb66 	bl	80030ec <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d908      	bls.n	8006a3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	e146      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
 8006a2e:	bf00      	nop
 8006a30:	40021000 	.word	0x40021000
 8006a34:	42420000 	.word	0x42420000
 8006a38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a3c:	4b92      	ldr	r3, [pc, #584]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a40:	f003 0302 	and.w	r3, r3, #2
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e9      	bne.n	8006a1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 0304 	and.w	r3, r3, #4
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 80a6 	beq.w	8006ba2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a56:	2300      	movs	r3, #0
 8006a58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a5a:	4b8b      	ldr	r3, [pc, #556]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d10d      	bne.n	8006a82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a66:	4b88      	ldr	r3, [pc, #544]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006a68:	69db      	ldr	r3, [r3, #28]
 8006a6a:	4a87      	ldr	r2, [pc, #540]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a70:	61d3      	str	r3, [r2, #28]
 8006a72:	4b85      	ldr	r3, [pc, #532]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a7a:	60bb      	str	r3, [r7, #8]
 8006a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a82:	4b82      	ldr	r3, [pc, #520]	; (8006c8c <HAL_RCC_OscConfig+0x4c8>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d118      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a8e:	4b7f      	ldr	r3, [pc, #508]	; (8006c8c <HAL_RCC_OscConfig+0x4c8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a7e      	ldr	r2, [pc, #504]	; (8006c8c <HAL_RCC_OscConfig+0x4c8>)
 8006a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a9a:	f7fc fb27 	bl	80030ec <HAL_GetTick>
 8006a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aa0:	e008      	b.n	8006ab4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aa2:	f7fc fb23 	bl	80030ec <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	2b64      	cmp	r3, #100	; 0x64
 8006aae:	d901      	bls.n	8006ab4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e103      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ab4:	4b75      	ldr	r3, [pc, #468]	; (8006c8c <HAL_RCC_OscConfig+0x4c8>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0f0      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d106      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x312>
 8006ac8:	4b6f      	ldr	r3, [pc, #444]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	4a6e      	ldr	r2, [pc, #440]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006ace:	f043 0301 	orr.w	r3, r3, #1
 8006ad2:	6213      	str	r3, [r2, #32]
 8006ad4:	e02d      	b.n	8006b32 <HAL_RCC_OscConfig+0x36e>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10c      	bne.n	8006af8 <HAL_RCC_OscConfig+0x334>
 8006ade:	4b6a      	ldr	r3, [pc, #424]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	4a69      	ldr	r2, [pc, #420]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006ae4:	f023 0301 	bic.w	r3, r3, #1
 8006ae8:	6213      	str	r3, [r2, #32]
 8006aea:	4b67      	ldr	r3, [pc, #412]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	4a66      	ldr	r2, [pc, #408]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006af0:	f023 0304 	bic.w	r3, r3, #4
 8006af4:	6213      	str	r3, [r2, #32]
 8006af6:	e01c      	b.n	8006b32 <HAL_RCC_OscConfig+0x36e>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	2b05      	cmp	r3, #5
 8006afe:	d10c      	bne.n	8006b1a <HAL_RCC_OscConfig+0x356>
 8006b00:	4b61      	ldr	r3, [pc, #388]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	4a60      	ldr	r2, [pc, #384]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b06:	f043 0304 	orr.w	r3, r3, #4
 8006b0a:	6213      	str	r3, [r2, #32]
 8006b0c:	4b5e      	ldr	r3, [pc, #376]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	4a5d      	ldr	r2, [pc, #372]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b12:	f043 0301 	orr.w	r3, r3, #1
 8006b16:	6213      	str	r3, [r2, #32]
 8006b18:	e00b      	b.n	8006b32 <HAL_RCC_OscConfig+0x36e>
 8006b1a:	4b5b      	ldr	r3, [pc, #364]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	4a5a      	ldr	r2, [pc, #360]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b20:	f023 0301 	bic.w	r3, r3, #1
 8006b24:	6213      	str	r3, [r2, #32]
 8006b26:	4b58      	ldr	r3, [pc, #352]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	4a57      	ldr	r2, [pc, #348]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b2c:	f023 0304 	bic.w	r3, r3, #4
 8006b30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d015      	beq.n	8006b66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b3a:	f7fc fad7 	bl	80030ec <HAL_GetTick>
 8006b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b40:	e00a      	b.n	8006b58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b42:	f7fc fad3 	bl	80030ec <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d901      	bls.n	8006b58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e0b1      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b58:	4b4b      	ldr	r3, [pc, #300]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	f003 0302 	and.w	r3, r3, #2
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d0ee      	beq.n	8006b42 <HAL_RCC_OscConfig+0x37e>
 8006b64:	e014      	b.n	8006b90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b66:	f7fc fac1 	bl	80030ec <HAL_GetTick>
 8006b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b6c:	e00a      	b.n	8006b84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b6e:	f7fc fabd 	bl	80030ec <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d901      	bls.n	8006b84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006b80:	2303      	movs	r3, #3
 8006b82:	e09b      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b84:	4b40      	ldr	r3, [pc, #256]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b86:	6a1b      	ldr	r3, [r3, #32]
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1ee      	bne.n	8006b6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006b90:	7dfb      	ldrb	r3, [r7, #23]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d105      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b96:	4b3c      	ldr	r3, [pc, #240]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b98:	69db      	ldr	r3, [r3, #28]
 8006b9a:	4a3b      	ldr	r2, [pc, #236]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006b9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ba0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	69db      	ldr	r3, [r3, #28]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f000 8087 	beq.w	8006cba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bac:	4b36      	ldr	r3, [pc, #216]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	f003 030c 	and.w	r3, r3, #12
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d061      	beq.n	8006c7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	69db      	ldr	r3, [r3, #28]
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d146      	bne.n	8006c4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bc0:	4b33      	ldr	r3, [pc, #204]	; (8006c90 <HAL_RCC_OscConfig+0x4cc>)
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc6:	f7fc fa91 	bl	80030ec <HAL_GetTick>
 8006bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bcc:	e008      	b.n	8006be0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bce:	f7fc fa8d 	bl	80030ec <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e06d      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006be0:	4b29      	ldr	r3, [pc, #164]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1f0      	bne.n	8006bce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bf4:	d108      	bne.n	8006c08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006bf6:	4b24      	ldr	r3, [pc, #144]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	4921      	ldr	r1, [pc, #132]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c08:	4b1f      	ldr	r3, [pc, #124]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a19      	ldr	r1, [r3, #32]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c18:	430b      	orrs	r3, r1
 8006c1a:	491b      	ldr	r1, [pc, #108]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c20:	4b1b      	ldr	r3, [pc, #108]	; (8006c90 <HAL_RCC_OscConfig+0x4cc>)
 8006c22:	2201      	movs	r2, #1
 8006c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c26:	f7fc fa61 	bl	80030ec <HAL_GetTick>
 8006c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c2c:	e008      	b.n	8006c40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c2e:	f7fc fa5d 	bl	80030ec <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d901      	bls.n	8006c40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e03d      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c40:	4b11      	ldr	r3, [pc, #68]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0f0      	beq.n	8006c2e <HAL_RCC_OscConfig+0x46a>
 8006c4c:	e035      	b.n	8006cba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c4e:	4b10      	ldr	r3, [pc, #64]	; (8006c90 <HAL_RCC_OscConfig+0x4cc>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c54:	f7fc fa4a 	bl	80030ec <HAL_GetTick>
 8006c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c5a:	e008      	b.n	8006c6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c5c:	f7fc fa46 	bl	80030ec <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d901      	bls.n	8006c6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e026      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c6e:	4b06      	ldr	r3, [pc, #24]	; (8006c88 <HAL_RCC_OscConfig+0x4c4>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d1f0      	bne.n	8006c5c <HAL_RCC_OscConfig+0x498>
 8006c7a:	e01e      	b.n	8006cba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	69db      	ldr	r3, [r3, #28]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d107      	bne.n	8006c94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	e019      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	40007000 	.word	0x40007000
 8006c90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006c94:	4b0b      	ldr	r3, [pc, #44]	; (8006cc4 <HAL_RCC_OscConfig+0x500>)
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d106      	bne.n	8006cb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d001      	beq.n	8006cba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e000      	b.n	8006cbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3718      	adds	r7, #24
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	40021000 	.word	0x40021000

08006cc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d101      	bne.n	8006cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e0d0      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006cdc:	4b6a      	ldr	r3, [pc, #424]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	683a      	ldr	r2, [r7, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d910      	bls.n	8006d0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cea:	4b67      	ldr	r3, [pc, #412]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f023 0207 	bic.w	r2, r3, #7
 8006cf2:	4965      	ldr	r1, [pc, #404]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cfa:	4b63      	ldr	r3, [pc, #396]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0307 	and.w	r3, r3, #7
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d001      	beq.n	8006d0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e0b8      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d020      	beq.n	8006d5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d24:	4b59      	ldr	r3, [pc, #356]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	4a58      	ldr	r2, [pc, #352]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006d2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0308 	and.w	r3, r3, #8
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d005      	beq.n	8006d48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d3c:	4b53      	ldr	r3, [pc, #332]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	4a52      	ldr	r2, [pc, #328]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006d46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d48:	4b50      	ldr	r3, [pc, #320]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	494d      	ldr	r1, [pc, #308]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d56:	4313      	orrs	r3, r2
 8006d58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d040      	beq.n	8006de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d107      	bne.n	8006d7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d6e:	4b47      	ldr	r3, [pc, #284]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d115      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e07f      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d107      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d86:	4b41      	ldr	r3, [pc, #260]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d109      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e073      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d96:	4b3d      	ldr	r3, [pc, #244]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d101      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e06b      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006da6:	4b39      	ldr	r3, [pc, #228]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	f023 0203 	bic.w	r2, r3, #3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	4936      	ldr	r1, [pc, #216]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006db8:	f7fc f998 	bl	80030ec <HAL_GetTick>
 8006dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dbe:	e00a      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dc0:	f7fc f994 	bl	80030ec <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e053      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dd6:	4b2d      	ldr	r3, [pc, #180]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f003 020c 	and.w	r2, r3, #12
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d1eb      	bne.n	8006dc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006de8:	4b27      	ldr	r3, [pc, #156]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0307 	and.w	r3, r3, #7
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d210      	bcs.n	8006e18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006df6:	4b24      	ldr	r3, [pc, #144]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f023 0207 	bic.w	r2, r3, #7
 8006dfe:	4922      	ldr	r1, [pc, #136]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e06:	4b20      	ldr	r3, [pc, #128]	; (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d001      	beq.n	8006e18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e032      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 0304 	and.w	r3, r3, #4
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d008      	beq.n	8006e36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e24:	4b19      	ldr	r3, [pc, #100]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	4916      	ldr	r1, [pc, #88]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0308 	and.w	r3, r3, #8
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d009      	beq.n	8006e56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006e42:	4b12      	ldr	r3, [pc, #72]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	00db      	lsls	r3, r3, #3
 8006e50:	490e      	ldr	r1, [pc, #56]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e56:	f000 f821 	bl	8006e9c <HAL_RCC_GetSysClockFreq>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	4b0b      	ldr	r3, [pc, #44]	; (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	091b      	lsrs	r3, r3, #4
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	490a      	ldr	r1, [pc, #40]	; (8006e90 <HAL_RCC_ClockConfig+0x1c8>)
 8006e68:	5ccb      	ldrb	r3, [r1, r3]
 8006e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e6e:	4a09      	ldr	r2, [pc, #36]	; (8006e94 <HAL_RCC_ClockConfig+0x1cc>)
 8006e70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006e72:	4b09      	ldr	r3, [pc, #36]	; (8006e98 <HAL_RCC_ClockConfig+0x1d0>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7fc f8f6 	bl	8003068 <HAL_InitTick>

  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	40022000 	.word	0x40022000
 8006e8c:	40021000 	.word	0x40021000
 8006e90:	0800ad90 	.word	0x0800ad90
 8006e94:	20000008 	.word	0x20000008
 8006e98:	2000000c 	.word	0x2000000c

08006e9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	60fb      	str	r3, [r7, #12]
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	60bb      	str	r3, [r7, #8]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
 8006eae:	2300      	movs	r3, #0
 8006eb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006eb6:	4b1e      	ldr	r3, [pc, #120]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x94>)
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f003 030c 	and.w	r3, r3, #12
 8006ec2:	2b04      	cmp	r3, #4
 8006ec4:	d002      	beq.n	8006ecc <HAL_RCC_GetSysClockFreq+0x30>
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d003      	beq.n	8006ed2 <HAL_RCC_GetSysClockFreq+0x36>
 8006eca:	e027      	b.n	8006f1c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006ecc:	4b19      	ldr	r3, [pc, #100]	; (8006f34 <HAL_RCC_GetSysClockFreq+0x98>)
 8006ece:	613b      	str	r3, [r7, #16]
      break;
 8006ed0:	e027      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	0c9b      	lsrs	r3, r3, #18
 8006ed6:	f003 030f 	and.w	r3, r3, #15
 8006eda:	4a17      	ldr	r2, [pc, #92]	; (8006f38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006edc:	5cd3      	ldrb	r3, [r2, r3]
 8006ede:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d010      	beq.n	8006f0c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006eea:	4b11      	ldr	r3, [pc, #68]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x94>)
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	0c5b      	lsrs	r3, r3, #17
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	4a11      	ldr	r2, [pc, #68]	; (8006f3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006ef6:	5cd3      	ldrb	r3, [r2, r3]
 8006ef8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a0d      	ldr	r2, [pc, #52]	; (8006f34 <HAL_RCC_GetSysClockFreq+0x98>)
 8006efe:	fb03 f202 	mul.w	r2, r3, r2
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f08:	617b      	str	r3, [r7, #20]
 8006f0a:	e004      	b.n	8006f16 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a0c      	ldr	r2, [pc, #48]	; (8006f40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006f10:	fb02 f303 	mul.w	r3, r2, r3
 8006f14:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	613b      	str	r3, [r7, #16]
      break;
 8006f1a:	e002      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006f1c:	4b05      	ldr	r3, [pc, #20]	; (8006f34 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f1e:	613b      	str	r3, [r7, #16]
      break;
 8006f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f22:	693b      	ldr	r3, [r7, #16]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	371c      	adds	r7, #28
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bc80      	pop	{r7}
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	40021000 	.word	0x40021000
 8006f34:	007a1200 	.word	0x007a1200
 8006f38:	0800ada8 	.word	0x0800ada8
 8006f3c:	0800adb8 	.word	0x0800adb8
 8006f40:	003d0900 	.word	0x003d0900

08006f44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f44:	b480      	push	{r7}
 8006f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f48:	4b02      	ldr	r3, [pc, #8]	; (8006f54 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bc80      	pop	{r7}
 8006f52:	4770      	bx	lr
 8006f54:	20000008 	.word	0x20000008

08006f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f5c:	f7ff fff2 	bl	8006f44 <HAL_RCC_GetHCLKFreq>
 8006f60:	4602      	mov	r2, r0
 8006f62:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	0a1b      	lsrs	r3, r3, #8
 8006f68:	f003 0307 	and.w	r3, r3, #7
 8006f6c:	4903      	ldr	r1, [pc, #12]	; (8006f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f6e:	5ccb      	ldrb	r3, [r1, r3]
 8006f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	40021000 	.word	0x40021000
 8006f7c:	0800ada0 	.word	0x0800ada0

08006f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f84:	f7ff ffde 	bl	8006f44 <HAL_RCC_GetHCLKFreq>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	4b05      	ldr	r3, [pc, #20]	; (8006fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	0adb      	lsrs	r3, r3, #11
 8006f90:	f003 0307 	and.w	r3, r3, #7
 8006f94:	4903      	ldr	r1, [pc, #12]	; (8006fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f96:	5ccb      	ldrb	r3, [r1, r3]
 8006f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	40021000 	.word	0x40021000
 8006fa4:	0800ada0 	.word	0x0800ada0

08006fa8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006fb0:	4b0a      	ldr	r3, [pc, #40]	; (8006fdc <RCC_Delay+0x34>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a0a      	ldr	r2, [pc, #40]	; (8006fe0 <RCC_Delay+0x38>)
 8006fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fba:	0a5b      	lsrs	r3, r3, #9
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	fb02 f303 	mul.w	r3, r2, r3
 8006fc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006fc4:	bf00      	nop
  }
  while (Delay --);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	1e5a      	subs	r2, r3, #1
 8006fca:	60fa      	str	r2, [r7, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d1f9      	bne.n	8006fc4 <RCC_Delay+0x1c>
}
 8006fd0:	bf00      	nop
 8006fd2:	bf00      	nop
 8006fd4:	3714      	adds	r7, #20
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bc80      	pop	{r7}
 8006fda:	4770      	bx	lr
 8006fdc:	20000008 	.word	0x20000008
 8006fe0:	10624dd3 	.word	0x10624dd3

08006fe4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e041      	b.n	800707a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d106      	bne.n	8007010 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fb fd04 	bl	8002a18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	3304      	adds	r3, #4
 8007020:	4619      	mov	r1, r3
 8007022:	4610      	mov	r0, r2
 8007024:	f000 fd0c 	bl	8007a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3708      	adds	r7, #8
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
	...

08007084 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007084:	b480      	push	{r7}
 8007086:	b085      	sub	sp, #20
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007092:	b2db      	uxtb	r3, r3
 8007094:	2b01      	cmp	r3, #1
 8007096:	d001      	beq.n	800709c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	e03c      	b.n	8007116 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a1d      	ldr	r2, [pc, #116]	; (8007120 <HAL_TIM_Base_Start+0x9c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d018      	beq.n	80070e0 <HAL_TIM_Base_Start+0x5c>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a1c      	ldr	r2, [pc, #112]	; (8007124 <HAL_TIM_Base_Start+0xa0>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d013      	beq.n	80070e0 <HAL_TIM_Base_Start+0x5c>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070c0:	d00e      	beq.n	80070e0 <HAL_TIM_Base_Start+0x5c>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a18      	ldr	r2, [pc, #96]	; (8007128 <HAL_TIM_Base_Start+0xa4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d009      	beq.n	80070e0 <HAL_TIM_Base_Start+0x5c>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a16      	ldr	r2, [pc, #88]	; (800712c <HAL_TIM_Base_Start+0xa8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d004      	beq.n	80070e0 <HAL_TIM_Base_Start+0x5c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a15      	ldr	r2, [pc, #84]	; (8007130 <HAL_TIM_Base_Start+0xac>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d111      	bne.n	8007104 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2b06      	cmp	r3, #6
 80070f0:	d010      	beq.n	8007114 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f042 0201 	orr.w	r2, r2, #1
 8007100:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007102:	e007      	b.n	8007114 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0201 	orr.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	bc80      	pop	{r7}
 800711e:	4770      	bx	lr
 8007120:	40012c00 	.word	0x40012c00
 8007124:	40013400 	.word	0x40013400
 8007128:	40000400 	.word	0x40000400
 800712c:	40000800 	.word	0x40000800
 8007130:	40000c00 	.word	0x40000c00

08007134 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007142:	b2db      	uxtb	r3, r3
 8007144:	2b01      	cmp	r3, #1
 8007146:	d001      	beq.n	800714c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e044      	b.n	80071d6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68da      	ldr	r2, [r3, #12]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f042 0201 	orr.w	r2, r2, #1
 8007162:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a1d      	ldr	r2, [pc, #116]	; (80071e0 <HAL_TIM_Base_Start_IT+0xac>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d018      	beq.n	80071a0 <HAL_TIM_Base_Start_IT+0x6c>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a1c      	ldr	r2, [pc, #112]	; (80071e4 <HAL_TIM_Base_Start_IT+0xb0>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d013      	beq.n	80071a0 <HAL_TIM_Base_Start_IT+0x6c>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007180:	d00e      	beq.n	80071a0 <HAL_TIM_Base_Start_IT+0x6c>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a18      	ldr	r2, [pc, #96]	; (80071e8 <HAL_TIM_Base_Start_IT+0xb4>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d009      	beq.n	80071a0 <HAL_TIM_Base_Start_IT+0x6c>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a16      	ldr	r2, [pc, #88]	; (80071ec <HAL_TIM_Base_Start_IT+0xb8>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d004      	beq.n	80071a0 <HAL_TIM_Base_Start_IT+0x6c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a15      	ldr	r2, [pc, #84]	; (80071f0 <HAL_TIM_Base_Start_IT+0xbc>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d111      	bne.n	80071c4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f003 0307 	and.w	r3, r3, #7
 80071aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b06      	cmp	r3, #6
 80071b0:	d010      	beq.n	80071d4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f042 0201 	orr.w	r2, r2, #1
 80071c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071c2:	e007      	b.n	80071d4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f042 0201 	orr.w	r2, r2, #1
 80071d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3714      	adds	r7, #20
 80071da:	46bd      	mov	sp, r7
 80071dc:	bc80      	pop	{r7}
 80071de:	4770      	bx	lr
 80071e0:	40012c00 	.word	0x40012c00
 80071e4:	40013400 	.word	0x40013400
 80071e8:	40000400 	.word	0x40000400
 80071ec:	40000800 	.word	0x40000800
 80071f0:	40000c00 	.word	0x40000c00

080071f4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d101      	bne.n	8007206 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e041      	b.n	800728a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800720c:	b2db      	uxtb	r3, r3
 800720e:	2b00      	cmp	r3, #0
 8007210:	d106      	bne.n	8007220 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f839 	bl	8007292 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2202      	movs	r2, #2
 8007224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3304      	adds	r3, #4
 8007230:	4619      	mov	r1, r3
 8007232:	4610      	mov	r0, r2
 8007234:	f000 fc04 	bl	8007a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3708      	adds	r7, #8
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800729a:	bf00      	nop
 800729c:	370c      	adds	r7, #12
 800729e:	46bd      	mov	sp, r7
 80072a0:	bc80      	pop	{r7}
 80072a2:	4770      	bx	lr

080072a4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072ae:	2300      	movs	r3, #0
 80072b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <HAL_TIM_IC_Start_IT+0x1e>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	e013      	b.n	80072ea <HAL_TIM_IC_Start_IT+0x46>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d104      	bne.n	80072d2 <HAL_TIM_IC_Start_IT+0x2e>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	e00b      	b.n	80072ea <HAL_TIM_IC_Start_IT+0x46>
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b08      	cmp	r3, #8
 80072d6:	d104      	bne.n	80072e2 <HAL_TIM_IC_Start_IT+0x3e>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	e003      	b.n	80072ea <HAL_TIM_IC_Start_IT+0x46>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d104      	bne.n	80072fc <HAL_TIM_IC_Start_IT+0x58>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	e013      	b.n	8007324 <HAL_TIM_IC_Start_IT+0x80>
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	2b04      	cmp	r3, #4
 8007300:	d104      	bne.n	800730c <HAL_TIM_IC_Start_IT+0x68>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007308:	b2db      	uxtb	r3, r3
 800730a:	e00b      	b.n	8007324 <HAL_TIM_IC_Start_IT+0x80>
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	2b08      	cmp	r3, #8
 8007310:	d104      	bne.n	800731c <HAL_TIM_IC_Start_IT+0x78>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007318:	b2db      	uxtb	r3, r3
 800731a:	e003      	b.n	8007324 <HAL_TIM_IC_Start_IT+0x80>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007322:	b2db      	uxtb	r3, r3
 8007324:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007326:	7bbb      	ldrb	r3, [r7, #14]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d102      	bne.n	8007332 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800732c:	7b7b      	ldrb	r3, [r7, #13]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d001      	beq.n	8007336 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e0c2      	b.n	80074bc <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d104      	bne.n	8007346 <HAL_TIM_IC_Start_IT+0xa2>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007344:	e013      	b.n	800736e <HAL_TIM_IC_Start_IT+0xca>
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b04      	cmp	r3, #4
 800734a:	d104      	bne.n	8007356 <HAL_TIM_IC_Start_IT+0xb2>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2202      	movs	r2, #2
 8007350:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007354:	e00b      	b.n	800736e <HAL_TIM_IC_Start_IT+0xca>
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	2b08      	cmp	r3, #8
 800735a:	d104      	bne.n	8007366 <HAL_TIM_IC_Start_IT+0xc2>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2202      	movs	r2, #2
 8007360:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007364:	e003      	b.n	800736e <HAL_TIM_IC_Start_IT+0xca>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2202      	movs	r2, #2
 800736a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d104      	bne.n	800737e <HAL_TIM_IC_Start_IT+0xda>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2202      	movs	r2, #2
 8007378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800737c:	e013      	b.n	80073a6 <HAL_TIM_IC_Start_IT+0x102>
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	2b04      	cmp	r3, #4
 8007382:	d104      	bne.n	800738e <HAL_TIM_IC_Start_IT+0xea>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2202      	movs	r2, #2
 8007388:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800738c:	e00b      	b.n	80073a6 <HAL_TIM_IC_Start_IT+0x102>
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	2b08      	cmp	r3, #8
 8007392:	d104      	bne.n	800739e <HAL_TIM_IC_Start_IT+0xfa>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2202      	movs	r2, #2
 8007398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800739c:	e003      	b.n	80073a6 <HAL_TIM_IC_Start_IT+0x102>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2202      	movs	r2, #2
 80073a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b0c      	cmp	r3, #12
 80073aa:	d841      	bhi.n	8007430 <HAL_TIM_IC_Start_IT+0x18c>
 80073ac:	a201      	add	r2, pc, #4	; (adr r2, 80073b4 <HAL_TIM_IC_Start_IT+0x110>)
 80073ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b2:	bf00      	nop
 80073b4:	080073e9 	.word	0x080073e9
 80073b8:	08007431 	.word	0x08007431
 80073bc:	08007431 	.word	0x08007431
 80073c0:	08007431 	.word	0x08007431
 80073c4:	080073fb 	.word	0x080073fb
 80073c8:	08007431 	.word	0x08007431
 80073cc:	08007431 	.word	0x08007431
 80073d0:	08007431 	.word	0x08007431
 80073d4:	0800740d 	.word	0x0800740d
 80073d8:	08007431 	.word	0x08007431
 80073dc:	08007431 	.word	0x08007431
 80073e0:	08007431 	.word	0x08007431
 80073e4:	0800741f 	.word	0x0800741f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68da      	ldr	r2, [r3, #12]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f042 0202 	orr.w	r2, r2, #2
 80073f6:	60da      	str	r2, [r3, #12]
      break;
 80073f8:	e01d      	b.n	8007436 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68da      	ldr	r2, [r3, #12]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f042 0204 	orr.w	r2, r2, #4
 8007408:	60da      	str	r2, [r3, #12]
      break;
 800740a:	e014      	b.n	8007436 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68da      	ldr	r2, [r3, #12]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f042 0208 	orr.w	r2, r2, #8
 800741a:	60da      	str	r2, [r3, #12]
      break;
 800741c:	e00b      	b.n	8007436 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68da      	ldr	r2, [r3, #12]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f042 0210 	orr.w	r2, r2, #16
 800742c:	60da      	str	r2, [r3, #12]
      break;
 800742e:	e002      	b.n	8007436 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	73fb      	strb	r3, [r7, #15]
      break;
 8007434:	bf00      	nop
  }

  if (status == HAL_OK)
 8007436:	7bfb      	ldrb	r3, [r7, #15]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d13e      	bne.n	80074ba <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2201      	movs	r2, #1
 8007442:	6839      	ldr	r1, [r7, #0]
 8007444:	4618      	mov	r0, r3
 8007446:	f000 fd30 	bl	8007eaa <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a1d      	ldr	r2, [pc, #116]	; (80074c4 <HAL_TIM_IC_Start_IT+0x220>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d018      	beq.n	8007486 <HAL_TIM_IC_Start_IT+0x1e2>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a1b      	ldr	r2, [pc, #108]	; (80074c8 <HAL_TIM_IC_Start_IT+0x224>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d013      	beq.n	8007486 <HAL_TIM_IC_Start_IT+0x1e2>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007466:	d00e      	beq.n	8007486 <HAL_TIM_IC_Start_IT+0x1e2>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a17      	ldr	r2, [pc, #92]	; (80074cc <HAL_TIM_IC_Start_IT+0x228>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d009      	beq.n	8007486 <HAL_TIM_IC_Start_IT+0x1e2>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a16      	ldr	r2, [pc, #88]	; (80074d0 <HAL_TIM_IC_Start_IT+0x22c>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d004      	beq.n	8007486 <HAL_TIM_IC_Start_IT+0x1e2>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a14      	ldr	r2, [pc, #80]	; (80074d4 <HAL_TIM_IC_Start_IT+0x230>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d111      	bne.n	80074aa <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0307 	and.w	r3, r3, #7
 8007490:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	2b06      	cmp	r3, #6
 8007496:	d010      	beq.n	80074ba <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f042 0201 	orr.w	r2, r2, #1
 80074a6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074a8:	e007      	b.n	80074ba <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f042 0201 	orr.w	r2, r2, #1
 80074b8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80074ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}
 80074c4:	40012c00 	.word	0x40012c00
 80074c8:	40013400 	.word	0x40013400
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00

080074d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	f003 0302 	and.w	r3, r3, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d020      	beq.n	800753c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f003 0302 	and.w	r3, r3, #2
 8007500:	2b00      	cmp	r3, #0
 8007502:	d01b      	beq.n	800753c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f06f 0202 	mvn.w	r2, #2
 800750c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2201      	movs	r2, #1
 8007512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	f003 0303 	and.w	r3, r3, #3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f7fa ff1e 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 8007528:	e005      	b.n	8007536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fa6c 	bl	8007a08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fa72 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	f003 0304 	and.w	r3, r3, #4
 8007542:	2b00      	cmp	r3, #0
 8007544:	d020      	beq.n	8007588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f003 0304 	and.w	r3, r3, #4
 800754c:	2b00      	cmp	r3, #0
 800754e:	d01b      	beq.n	8007588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f06f 0204 	mvn.w	r2, #4
 8007558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2202      	movs	r2, #2
 800755e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800756a:	2b00      	cmp	r3, #0
 800756c:	d003      	beq.n	8007576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7fa fef8 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 8007574:	e005      	b.n	8007582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 fa46 	bl	8007a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fa4c 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	f003 0308 	and.w	r3, r3, #8
 800758e:	2b00      	cmp	r3, #0
 8007590:	d020      	beq.n	80075d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f003 0308 	and.w	r3, r3, #8
 8007598:	2b00      	cmp	r3, #0
 800759a:	d01b      	beq.n	80075d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f06f 0208 	mvn.w	r2, #8
 80075a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2204      	movs	r2, #4
 80075aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	f003 0303 	and.w	r3, r3, #3
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d003      	beq.n	80075c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7fa fed2 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 80075c0:	e005      	b.n	80075ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fa20 	bl	8007a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fa26 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	f003 0310 	and.w	r3, r3, #16
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d020      	beq.n	8007620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f003 0310 	and.w	r3, r3, #16
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d01b      	beq.n	8007620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f06f 0210 	mvn.w	r2, #16
 80075f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2208      	movs	r2, #8
 80075f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7fa feac 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 800760c:	e005      	b.n	800761a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 f9fa 	bl	8007a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fa00 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00c      	beq.n	8007644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f003 0301 	and.w	r3, r3, #1
 8007630:	2b00      	cmp	r3, #0
 8007632:	d007      	beq.n	8007644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f06f 0201 	mvn.w	r2, #1
 800763c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7fa f8b6 	bl	80017b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00c      	beq.n	8007668 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007654:	2b00      	cmp	r3, #0
 8007656:	d007      	beq.n	8007668 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 fcbb 	bl	8007fde <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00c      	beq.n	800768c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007678:	2b00      	cmp	r3, #0
 800767a:	d007      	beq.n	800768c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f9d0 	bl	8007a2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	f003 0320 	and.w	r3, r3, #32
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00c      	beq.n	80076b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f003 0320 	and.w	r3, r3, #32
 800769c:	2b00      	cmp	r3, #0
 800769e:	d007      	beq.n	80076b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f06f 0220 	mvn.w	r2, #32
 80076a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fc8e 	bl	8007fcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076b0:	bf00      	nop
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b086      	sub	sp, #24
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	60b9      	str	r1, [r7, #8]
 80076c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076c4:	2300      	movs	r3, #0
 80076c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d101      	bne.n	80076d6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e088      	b.n	80077e8 <HAL_TIM_IC_ConfigChannel+0x130>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d11b      	bne.n	800771c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80076f4:	f000 fa2a 	bl	8007b4c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	699a      	ldr	r2, [r3, #24]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f022 020c 	bic.w	r2, r2, #12
 8007706:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	6999      	ldr	r1, [r3, #24]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	689a      	ldr	r2, [r3, #8]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	430a      	orrs	r2, r1
 8007718:	619a      	str	r2, [r3, #24]
 800771a:	e060      	b.n	80077de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2b04      	cmp	r3, #4
 8007720:	d11c      	bne.n	800775c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007732:	f000 fa9f 	bl	8007c74 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	699a      	ldr	r2, [r3, #24]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007744:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6999      	ldr	r1, [r3, #24]
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	021a      	lsls	r2, r3, #8
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	430a      	orrs	r2, r1
 8007758:	619a      	str	r2, [r3, #24]
 800775a:	e040      	b.n	80077de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2b08      	cmp	r3, #8
 8007760:	d11b      	bne.n	800779a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007772:	f000 faea 	bl	8007d4a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	69da      	ldr	r2, [r3, #28]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f022 020c 	bic.w	r2, r2, #12
 8007784:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	69d9      	ldr	r1, [r3, #28]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	689a      	ldr	r2, [r3, #8]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	430a      	orrs	r2, r1
 8007796:	61da      	str	r2, [r3, #28]
 8007798:	e021      	b.n	80077de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b0c      	cmp	r3, #12
 800779e:	d11c      	bne.n	80077da <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80077b0:	f000 fb06 	bl	8007dc0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	69da      	ldr	r2, [r3, #28]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80077c2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	69d9      	ldr	r1, [r3, #28]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	021a      	lsls	r2, r3, #8
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	430a      	orrs	r2, r1
 80077d6:	61da      	str	r2, [r3, #28]
 80077d8:	e001      	b.n	80077de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3718      	adds	r7, #24
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007804:	2b01      	cmp	r3, #1
 8007806:	d101      	bne.n	800780c <HAL_TIM_ConfigClockSource+0x1c>
 8007808:	2302      	movs	r3, #2
 800780a:	e0b4      	b.n	8007976 <HAL_TIM_ConfigClockSource+0x186>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2202      	movs	r2, #2
 8007818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800782a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007832:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007844:	d03e      	beq.n	80078c4 <HAL_TIM_ConfigClockSource+0xd4>
 8007846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800784a:	f200 8087 	bhi.w	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800784e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007852:	f000 8086 	beq.w	8007962 <HAL_TIM_ConfigClockSource+0x172>
 8007856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800785a:	d87f      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800785c:	2b70      	cmp	r3, #112	; 0x70
 800785e:	d01a      	beq.n	8007896 <HAL_TIM_ConfigClockSource+0xa6>
 8007860:	2b70      	cmp	r3, #112	; 0x70
 8007862:	d87b      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 8007864:	2b60      	cmp	r3, #96	; 0x60
 8007866:	d050      	beq.n	800790a <HAL_TIM_ConfigClockSource+0x11a>
 8007868:	2b60      	cmp	r3, #96	; 0x60
 800786a:	d877      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800786c:	2b50      	cmp	r3, #80	; 0x50
 800786e:	d03c      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0xfa>
 8007870:	2b50      	cmp	r3, #80	; 0x50
 8007872:	d873      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 8007874:	2b40      	cmp	r3, #64	; 0x40
 8007876:	d058      	beq.n	800792a <HAL_TIM_ConfigClockSource+0x13a>
 8007878:	2b40      	cmp	r3, #64	; 0x40
 800787a:	d86f      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800787c:	2b30      	cmp	r3, #48	; 0x30
 800787e:	d064      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007880:	2b30      	cmp	r3, #48	; 0x30
 8007882:	d86b      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 8007884:	2b20      	cmp	r3, #32
 8007886:	d060      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007888:	2b20      	cmp	r3, #32
 800788a:	d867      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800788c:	2b00      	cmp	r3, #0
 800788e:	d05c      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007890:	2b10      	cmp	r3, #16
 8007892:	d05a      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007894:	e062      	b.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078a6:	f000 fae1 	bl	8007e6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80078b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68ba      	ldr	r2, [r7, #8]
 80078c0:	609a      	str	r2, [r3, #8]
      break;
 80078c2:	e04f      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078d4:	f000 faca 	bl	8007e6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078e6:	609a      	str	r2, [r3, #8]
      break;
 80078e8:	e03c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078f6:	461a      	mov	r2, r3
 80078f8:	f000 f98e 	bl	8007c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2150      	movs	r1, #80	; 0x50
 8007902:	4618      	mov	r0, r3
 8007904:	f000 fa98 	bl	8007e38 <TIM_ITRx_SetConfig>
      break;
 8007908:	e02c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007916:	461a      	mov	r2, r3
 8007918:	f000 f9e8 	bl	8007cec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2160      	movs	r1, #96	; 0x60
 8007922:	4618      	mov	r0, r3
 8007924:	f000 fa88 	bl	8007e38 <TIM_ITRx_SetConfig>
      break;
 8007928:	e01c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007936:	461a      	mov	r2, r3
 8007938:	f000 f96e 	bl	8007c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2140      	movs	r1, #64	; 0x40
 8007942:	4618      	mov	r0, r3
 8007944:	f000 fa78 	bl	8007e38 <TIM_ITRx_SetConfig>
      break;
 8007948:	e00c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4619      	mov	r1, r3
 8007954:	4610      	mov	r0, r2
 8007956:	f000 fa6f 	bl	8007e38 <TIM_ITRx_SetConfig>
      break;
 800795a:	e003      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	73fb      	strb	r3, [r7, #15]
      break;
 8007960:	e000      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007962:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007974:	7bfb      	ldrb	r3, [r7, #15]
}
 8007976:	4618      	mov	r0, r3
 8007978:	3710      	adds	r7, #16
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
	...

08007980 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800798a:	2300      	movs	r3, #0
 800798c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	2b0c      	cmp	r3, #12
 8007992:	d831      	bhi.n	80079f8 <HAL_TIM_ReadCapturedValue+0x78>
 8007994:	a201      	add	r2, pc, #4	; (adr r2, 800799c <HAL_TIM_ReadCapturedValue+0x1c>)
 8007996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799a:	bf00      	nop
 800799c:	080079d1 	.word	0x080079d1
 80079a0:	080079f9 	.word	0x080079f9
 80079a4:	080079f9 	.word	0x080079f9
 80079a8:	080079f9 	.word	0x080079f9
 80079ac:	080079db 	.word	0x080079db
 80079b0:	080079f9 	.word	0x080079f9
 80079b4:	080079f9 	.word	0x080079f9
 80079b8:	080079f9 	.word	0x080079f9
 80079bc:	080079e5 	.word	0x080079e5
 80079c0:	080079f9 	.word	0x080079f9
 80079c4:	080079f9 	.word	0x080079f9
 80079c8:	080079f9 	.word	0x080079f9
 80079cc:	080079ef 	.word	0x080079ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d6:	60fb      	str	r3, [r7, #12]

      break;
 80079d8:	e00f      	b.n	80079fa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e0:	60fb      	str	r3, [r7, #12]

      break;
 80079e2:	e00a      	b.n	80079fa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ea:	60fb      	str	r3, [r7, #12]

      break;
 80079ec:	e005      	b.n	80079fa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f4:	60fb      	str	r3, [r7, #12]

      break;
 80079f6:	e000      	b.n	80079fa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80079f8:	bf00      	nop
  }

  return tmpreg;
 80079fa:	68fb      	ldr	r3, [r7, #12]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3714      	adds	r7, #20
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bc80      	pop	{r7}
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop

08007a08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bc80      	pop	{r7}
 8007a18:	4770      	bx	lr

08007a1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b083      	sub	sp, #12
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a22:	bf00      	nop
 8007a24:	370c      	adds	r7, #12
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bc80      	pop	{r7}
 8007a2a:	4770      	bx	lr

08007a2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bc80      	pop	{r7}
 8007a3c:	4770      	bx	lr
	...

08007a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a39      	ldr	r2, [pc, #228]	; (8007b38 <TIM_Base_SetConfig+0xf8>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d013      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a38      	ldr	r2, [pc, #224]	; (8007b3c <TIM_Base_SetConfig+0xfc>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d00f      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a66:	d00b      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a35      	ldr	r2, [pc, #212]	; (8007b40 <TIM_Base_SetConfig+0x100>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d007      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a34      	ldr	r2, [pc, #208]	; (8007b44 <TIM_Base_SetConfig+0x104>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d003      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a33      	ldr	r2, [pc, #204]	; (8007b48 <TIM_Base_SetConfig+0x108>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d108      	bne.n	8007a92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a28      	ldr	r2, [pc, #160]	; (8007b38 <TIM_Base_SetConfig+0xf8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d013      	beq.n	8007ac2 <TIM_Base_SetConfig+0x82>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a27      	ldr	r2, [pc, #156]	; (8007b3c <TIM_Base_SetConfig+0xfc>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d00f      	beq.n	8007ac2 <TIM_Base_SetConfig+0x82>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aa8:	d00b      	beq.n	8007ac2 <TIM_Base_SetConfig+0x82>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a24      	ldr	r2, [pc, #144]	; (8007b40 <TIM_Base_SetConfig+0x100>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d007      	beq.n	8007ac2 <TIM_Base_SetConfig+0x82>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a23      	ldr	r2, [pc, #140]	; (8007b44 <TIM_Base_SetConfig+0x104>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d003      	beq.n	8007ac2 <TIM_Base_SetConfig+0x82>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a22      	ldr	r2, [pc, #136]	; (8007b48 <TIM_Base_SetConfig+0x108>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d108      	bne.n	8007ad4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	689a      	ldr	r2, [r3, #8]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a0f      	ldr	r2, [pc, #60]	; (8007b38 <TIM_Base_SetConfig+0xf8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d003      	beq.n	8007b08 <TIM_Base_SetConfig+0xc8>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a0e      	ldr	r2, [pc, #56]	; (8007b3c <TIM_Base_SetConfig+0xfc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d103      	bne.n	8007b10 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	691a      	ldr	r2, [r3, #16]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d005      	beq.n	8007b2e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	f023 0201 	bic.w	r2, r3, #1
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	611a      	str	r2, [r3, #16]
  }
}
 8007b2e:	bf00      	nop
 8007b30:	3714      	adds	r7, #20
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bc80      	pop	{r7}
 8007b36:	4770      	bx	lr
 8007b38:	40012c00 	.word	0x40012c00
 8007b3c:	40013400 	.word	0x40013400
 8007b40:	40000400 	.word	0x40000400
 8007b44:	40000800 	.word	0x40000800
 8007b48:	40000c00 	.word	0x40000c00

08007b4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
 8007b58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	f023 0201 	bic.w	r2, r3, #1
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	4a23      	ldr	r2, [pc, #140]	; (8007c04 <TIM_TI1_SetConfig+0xb8>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d013      	beq.n	8007ba2 <TIM_TI1_SetConfig+0x56>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	4a22      	ldr	r2, [pc, #136]	; (8007c08 <TIM_TI1_SetConfig+0xbc>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d00f      	beq.n	8007ba2 <TIM_TI1_SetConfig+0x56>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b88:	d00b      	beq.n	8007ba2 <TIM_TI1_SetConfig+0x56>
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	4a1f      	ldr	r2, [pc, #124]	; (8007c0c <TIM_TI1_SetConfig+0xc0>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d007      	beq.n	8007ba2 <TIM_TI1_SetConfig+0x56>
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	4a1e      	ldr	r2, [pc, #120]	; (8007c10 <TIM_TI1_SetConfig+0xc4>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d003      	beq.n	8007ba2 <TIM_TI1_SetConfig+0x56>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	4a1d      	ldr	r2, [pc, #116]	; (8007c14 <TIM_TI1_SetConfig+0xc8>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d101      	bne.n	8007ba6 <TIM_TI1_SetConfig+0x5a>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e000      	b.n	8007ba8 <TIM_TI1_SetConfig+0x5c>
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d008      	beq.n	8007bbe <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	f023 0303 	bic.w	r3, r3, #3
 8007bb2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007bb4:	697a      	ldr	r2, [r7, #20]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]
 8007bbc:	e003      	b.n	8007bc6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	f043 0301 	orr.w	r3, r3, #1
 8007bc4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	011b      	lsls	r3, r3, #4
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	f023 030a 	bic.w	r3, r3, #10
 8007be0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	f003 030a 	and.w	r3, r3, #10
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	693a      	ldr	r2, [r7, #16]
 8007bf8:	621a      	str	r2, [r3, #32]
}
 8007bfa:	bf00      	nop
 8007bfc:	371c      	adds	r7, #28
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc80      	pop	{r7}
 8007c02:	4770      	bx	lr
 8007c04:	40012c00 	.word	0x40012c00
 8007c08:	40013400 	.word	0x40013400
 8007c0c:	40000400 	.word	0x40000400
 8007c10:	40000800 	.word	0x40000800
 8007c14:	40000c00 	.word	0x40000c00

08007c18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b087      	sub	sp, #28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	f023 0201 	bic.w	r2, r3, #1
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	699b      	ldr	r3, [r3, #24]
 8007c3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	f023 030a 	bic.w	r3, r3, #10
 8007c54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	697a      	ldr	r2, [r7, #20]
 8007c68:	621a      	str	r2, [r3, #32]
}
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bc80      	pop	{r7}
 8007c72:	4770      	bx	lr

08007c74 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b087      	sub	sp, #28
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	607a      	str	r2, [r7, #4]
 8007c80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a1b      	ldr	r3, [r3, #32]
 8007c8c:	f023 0210 	bic.w	r2, r3, #16
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ca0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	021b      	lsls	r3, r3, #8
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	031b      	lsls	r3, r3, #12
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007cc6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	011b      	lsls	r3, r3, #4
 8007ccc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	693a      	ldr	r2, [r7, #16]
 8007cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	621a      	str	r2, [r3, #32]
}
 8007ce2:	bf00      	nop
 8007ce4:	371c      	adds	r7, #28
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bc80      	pop	{r7}
 8007cea:	4770      	bx	lr

08007cec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b087      	sub	sp, #28
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6a1b      	ldr	r3, [r3, #32]
 8007cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	f023 0210 	bic.w	r2, r3, #16
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	031b      	lsls	r3, r3, #12
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	621a      	str	r2, [r3, #32]
}
 8007d40:	bf00      	nop
 8007d42:	371c      	adds	r7, #28
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bc80      	pop	{r7}
 8007d48:	4770      	bx	lr

08007d4a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d4a:	b480      	push	{r7}
 8007d4c:	b087      	sub	sp, #28
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	60f8      	str	r0, [r7, #12]
 8007d52:	60b9      	str	r1, [r7, #8]
 8007d54:	607a      	str	r2, [r7, #4]
 8007d56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6a1b      	ldr	r3, [r3, #32]
 8007d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	69db      	ldr	r3, [r3, #28]
 8007d6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f023 0303 	bic.w	r3, r3, #3
 8007d76:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	011b      	lsls	r3, r3, #4
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d9a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	021b      	lsls	r3, r3, #8
 8007da0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	693a      	ldr	r2, [r7, #16]
 8007dae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	621a      	str	r2, [r3, #32]
}
 8007db6:	bf00      	nop
 8007db8:	371c      	adds	r7, #28
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bc80      	pop	{r7}
 8007dbe:	4770      	bx	lr

08007dc0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b087      	sub	sp, #28
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
 8007dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6a1b      	ldr	r3, [r3, #32]
 8007dd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6a1b      	ldr	r3, [r3, #32]
 8007dd8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	69db      	ldr	r3, [r3, #28]
 8007de4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	021b      	lsls	r3, r3, #8
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007dfe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	031b      	lsls	r3, r3, #12
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	693a      	ldr	r2, [r7, #16]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e12:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	031b      	lsls	r3, r3, #12
 8007e18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e1c:	697a      	ldr	r2, [r7, #20]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	621a      	str	r2, [r3, #32]
}
 8007e2e:	bf00      	nop
 8007e30:	371c      	adds	r7, #28
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bc80      	pop	{r7}
 8007e36:	4770      	bx	lr

08007e38 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e4e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e50:	683a      	ldr	r2, [r7, #0]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	f043 0307 	orr.w	r3, r3, #7
 8007e5a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	609a      	str	r2, [r3, #8]
}
 8007e62:	bf00      	nop
 8007e64:	3714      	adds	r7, #20
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bc80      	pop	{r7}
 8007e6a:	4770      	bx	lr

08007e6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
 8007e78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	021a      	lsls	r2, r3, #8
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	431a      	orrs	r2, r3
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	609a      	str	r2, [r3, #8]
}
 8007ea0:	bf00      	nop
 8007ea2:	371c      	adds	r7, #28
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bc80      	pop	{r7}
 8007ea8:	4770      	bx	lr

08007eaa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b087      	sub	sp, #28
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	f003 031f 	and.w	r3, r3, #31
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6a1a      	ldr	r2, [r3, #32]
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	43db      	mvns	r3, r3
 8007ecc:	401a      	ands	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6a1a      	ldr	r2, [r3, #32]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	f003 031f 	and.w	r3, r3, #31
 8007edc:	6879      	ldr	r1, [r7, #4]
 8007ede:	fa01 f303 	lsl.w	r3, r1, r3
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	621a      	str	r2, [r3, #32]
}
 8007ee8:	bf00      	nop
 8007eea:	371c      	adds	r7, #28
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bc80      	pop	{r7}
 8007ef0:	4770      	bx	lr
	...

08007ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e050      	b.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2202      	movs	r2, #2
 8007f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68fa      	ldr	r2, [r7, #12]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a1b      	ldr	r2, [pc, #108]	; (8007fb8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d018      	beq.n	8007f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a19      	ldr	r2, [pc, #100]	; (8007fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d013      	beq.n	8007f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f62:	d00e      	beq.n	8007f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a15      	ldr	r2, [pc, #84]	; (8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d009      	beq.n	8007f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a14      	ldr	r2, [pc, #80]	; (8007fc4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d004      	beq.n	8007f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a12      	ldr	r2, [pc, #72]	; (8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d10c      	bne.n	8007f9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	68ba      	ldr	r2, [r7, #8]
 8007f9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3714      	adds	r7, #20
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bc80      	pop	{r7}
 8007fb6:	4770      	bx	lr
 8007fb8:	40012c00 	.word	0x40012c00
 8007fbc:	40013400 	.word	0x40013400
 8007fc0:	40000400 	.word	0x40000400
 8007fc4:	40000800 	.word	0x40000800
 8007fc8:	40000c00 	.word	0x40000c00

08007fcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr

08007fde <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b083      	sub	sp, #12
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fe6:	bf00      	nop
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bc80      	pop	{r7}
 8007fee:	4770      	bx	lr

08007ff0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d101      	bne.n	8008002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e042      	b.n	8008088 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008008:	b2db      	uxtb	r3, r3
 800800a:	2b00      	cmp	r3, #0
 800800c:	d106      	bne.n	800801c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f7fa fe10 	bl	8002c3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2224      	movs	r2, #36	; 0x24
 8008020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	68da      	ldr	r2, [r3, #12]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008032:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 ff47 	bl	8008ec8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	691a      	ldr	r2, [r3, #16]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008048:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	695a      	ldr	r2, [r3, #20]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008058:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68da      	ldr	r2, [r3, #12]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008068:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2220      	movs	r2, #32
 8008074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3708      	adds	r7, #8
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b08a      	sub	sp, #40	; 0x28
 8008094:	af02      	add	r7, sp, #8
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	603b      	str	r3, [r7, #0]
 800809c:	4613      	mov	r3, r2
 800809e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80080a0:	2300      	movs	r3, #0
 80080a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	2b20      	cmp	r3, #32
 80080ae:	d175      	bne.n	800819c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d002      	beq.n	80080bc <HAL_UART_Transmit+0x2c>
 80080b6:	88fb      	ldrh	r3, [r7, #6]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d101      	bne.n	80080c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e06e      	b.n	800819e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2221      	movs	r2, #33	; 0x21
 80080ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080ce:	f7fb f80d 	bl	80030ec <HAL_GetTick>
 80080d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	88fa      	ldrh	r2, [r7, #6]
 80080d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	88fa      	ldrh	r2, [r7, #6]
 80080de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080e8:	d108      	bne.n	80080fc <HAL_UART_Transmit+0x6c>
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d104      	bne.n	80080fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80080f2:	2300      	movs	r3, #0
 80080f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	61bb      	str	r3, [r7, #24]
 80080fa:	e003      	b.n	8008104 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008100:	2300      	movs	r3, #0
 8008102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008104:	e02e      	b.n	8008164 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	2200      	movs	r2, #0
 800810e:	2180      	movs	r1, #128	; 0x80
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f000 fc23 	bl	800895c <UART_WaitOnFlagUntilTimeout>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d005      	beq.n	8008128 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2220      	movs	r2, #32
 8008120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8008124:	2303      	movs	r3, #3
 8008126:	e03a      	b.n	800819e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10b      	bne.n	8008146 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	881b      	ldrh	r3, [r3, #0]
 8008132:	461a      	mov	r2, r3
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800813c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	3302      	adds	r3, #2
 8008142:	61bb      	str	r3, [r7, #24]
 8008144:	e007      	b.n	8008156 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	781a      	ldrb	r2, [r3, #0]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	3301      	adds	r3, #1
 8008154:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800815a:	b29b      	uxth	r3, r3
 800815c:	3b01      	subs	r3, #1
 800815e:	b29a      	uxth	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008168:	b29b      	uxth	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1cb      	bne.n	8008106 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	2200      	movs	r2, #0
 8008176:	2140      	movs	r1, #64	; 0x40
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f000 fbef 	bl	800895c <UART_WaitOnFlagUntilTimeout>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d005      	beq.n	8008190 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2220      	movs	r2, #32
 8008188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800818c:	2303      	movs	r3, #3
 800818e:	e006      	b.n	800819e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2220      	movs	r2, #32
 8008194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8008198:	2300      	movs	r3, #0
 800819a:	e000      	b.n	800819e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800819c:	2302      	movs	r3, #2
  }
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3720      	adds	r7, #32
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b084      	sub	sp, #16
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	60f8      	str	r0, [r7, #12]
 80081ae:	60b9      	str	r1, [r7, #8]
 80081b0:	4613      	mov	r3, r2
 80081b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b20      	cmp	r3, #32
 80081be:	d112      	bne.n	80081e6 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <HAL_UART_Receive_DMA+0x26>
 80081c6:	88fb      	ldrh	r3, [r7, #6]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d101      	bne.n	80081d0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e00b      	b.n	80081e8 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80081d6:	88fb      	ldrh	r3, [r7, #6]
 80081d8:	461a      	mov	r2, r3
 80081da:	68b9      	ldr	r1, [r7, #8]
 80081dc:	68f8      	ldr	r0, [r7, #12]
 80081de:	f000 fc17 	bl	8008a10 <UART_Start_Receive_DMA>
 80081e2:	4603      	mov	r3, r0
 80081e4:	e000      	b.n	80081e8 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80081e6:	2302      	movs	r3, #2
  }
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b0ba      	sub	sp, #232	; 0xe8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	695b      	ldr	r3, [r3, #20]
 8008212:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008216:	2300      	movs	r3, #0
 8008218:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800821c:	2300      	movs	r3, #0
 800821e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008226:	f003 030f 	and.w	r3, r3, #15
 800822a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800822e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10f      	bne.n	8008256 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823a:	f003 0320 	and.w	r3, r3, #32
 800823e:	2b00      	cmp	r3, #0
 8008240:	d009      	beq.n	8008256 <HAL_UART_IRQHandler+0x66>
 8008242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008246:	f003 0320 	and.w	r3, r3, #32
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 fd7c 	bl	8008d4c <UART_Receive_IT>
      return;
 8008254:	e25b      	b.n	800870e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008256:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 80de 	beq.w	800841c <HAL_UART_IRQHandler+0x22c>
 8008260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008264:	f003 0301 	and.w	r3, r3, #1
 8008268:	2b00      	cmp	r3, #0
 800826a:	d106      	bne.n	800827a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800826c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008270:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008274:	2b00      	cmp	r3, #0
 8008276:	f000 80d1 	beq.w	800841c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800827a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00b      	beq.n	800829e <HAL_UART_IRQHandler+0xae>
 8008286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800828a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800828e:	2b00      	cmp	r3, #0
 8008290:	d005      	beq.n	800829e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008296:	f043 0201 	orr.w	r2, r3, #1
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800829e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082a2:	f003 0304 	and.w	r3, r3, #4
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00b      	beq.n	80082c2 <HAL_UART_IRQHandler+0xd2>
 80082aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d005      	beq.n	80082c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ba:	f043 0202 	orr.w	r2, r3, #2
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082c6:	f003 0302 	and.w	r3, r3, #2
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00b      	beq.n	80082e6 <HAL_UART_IRQHandler+0xf6>
 80082ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d005      	beq.n	80082e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082de:	f043 0204 	orr.w	r2, r3, #4
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ea:	f003 0308 	and.w	r3, r3, #8
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d011      	beq.n	8008316 <HAL_UART_IRQHandler+0x126>
 80082f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082f6:	f003 0320 	and.w	r3, r3, #32
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d105      	bne.n	800830a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d005      	beq.n	8008316 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800830e:	f043 0208 	orr.w	r2, r3, #8
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 81f2 	beq.w	8008704 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008324:	f003 0320 	and.w	r3, r3, #32
 8008328:	2b00      	cmp	r3, #0
 800832a:	d008      	beq.n	800833e <HAL_UART_IRQHandler+0x14e>
 800832c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008330:	f003 0320 	and.w	r3, r3, #32
 8008334:	2b00      	cmp	r3, #0
 8008336:	d002      	beq.n	800833e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fd07 	bl	8008d4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	695b      	ldr	r3, [r3, #20]
 8008344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008348:	2b00      	cmp	r3, #0
 800834a:	bf14      	ite	ne
 800834c:	2301      	movne	r3, #1
 800834e:	2300      	moveq	r3, #0
 8008350:	b2db      	uxtb	r3, r3
 8008352:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800835a:	f003 0308 	and.w	r3, r3, #8
 800835e:	2b00      	cmp	r3, #0
 8008360:	d103      	bne.n	800836a <HAL_UART_IRQHandler+0x17a>
 8008362:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008366:	2b00      	cmp	r3, #0
 8008368:	d04f      	beq.n	800840a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fc11 	bl	8008b92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	695b      	ldr	r3, [r3, #20]
 8008376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837a:	2b00      	cmp	r3, #0
 800837c:	d041      	beq.n	8008402 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3314      	adds	r3, #20
 8008384:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008388:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800838c:	e853 3f00 	ldrex	r3, [r3]
 8008390:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008394:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008398:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800839c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3314      	adds	r3, #20
 80083a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80083aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80083ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80083b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80083c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1d9      	bne.n	800837e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d013      	beq.n	80083fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083d6:	4a7e      	ldr	r2, [pc, #504]	; (80085d0 <HAL_UART_IRQHandler+0x3e0>)
 80083d8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083de:	4618      	mov	r0, r3
 80083e0:	f7fb f8ae 	bl	8003540 <HAL_DMA_Abort_IT>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d016      	beq.n	8008418 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80083f4:	4610      	mov	r0, r2
 80083f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083f8:	e00e      	b.n	8008418 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f99c 	bl	8008738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008400:	e00a      	b.n	8008418 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f998 	bl	8008738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008408:	e006      	b.n	8008418 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f994 	bl	8008738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008416:	e175      	b.n	8008704 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008418:	bf00      	nop
    return;
 800841a:	e173      	b.n	8008704 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008420:	2b01      	cmp	r3, #1
 8008422:	f040 814f 	bne.w	80086c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800842a:	f003 0310 	and.w	r3, r3, #16
 800842e:	2b00      	cmp	r3, #0
 8008430:	f000 8148 	beq.w	80086c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008438:	f003 0310 	and.w	r3, r3, #16
 800843c:	2b00      	cmp	r3, #0
 800843e:	f000 8141 	beq.w	80086c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008442:	2300      	movs	r3, #0
 8008444:	60bb      	str	r3, [r7, #8]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	60bb      	str	r3, [r7, #8]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	60bb      	str	r3, [r7, #8]
 8008456:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 80b6 	beq.w	80085d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008474:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 8145 	beq.w	8008708 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008482:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008486:	429a      	cmp	r2, r3
 8008488:	f080 813e 	bcs.w	8008708 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008492:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	2b20      	cmp	r3, #32
 800849c:	f000 8088 	beq.w	80085b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	330c      	adds	r3, #12
 80084a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084ae:	e853 3f00 	ldrex	r3, [r3]
 80084b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80084b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084be:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	330c      	adds	r3, #12
 80084c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80084cc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084dc:	e841 2300 	strex	r3, r2, [r1]
 80084e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d1d9      	bne.n	80084a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3314      	adds	r3, #20
 80084f2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084f6:	e853 3f00 	ldrex	r3, [r3]
 80084fa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80084fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084fe:	f023 0301 	bic.w	r3, r3, #1
 8008502:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3314      	adds	r3, #20
 800850c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008510:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008514:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008516:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008518:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800851c:	e841 2300 	strex	r3, r2, [r1]
 8008520:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008522:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e1      	bne.n	80084ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3314      	adds	r3, #20
 800852e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008530:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008532:	e853 3f00 	ldrex	r3, [r3]
 8008536:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800853a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800853e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	3314      	adds	r3, #20
 8008548:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800854c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800854e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008550:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008552:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008554:	e841 2300 	strex	r3, r2, [r1]
 8008558:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800855a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1e3      	bne.n	8008528 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2220      	movs	r2, #32
 8008564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	330c      	adds	r3, #12
 8008574:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008576:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008578:	e853 3f00 	ldrex	r3, [r3]
 800857c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800857e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008580:	f023 0310 	bic.w	r3, r3, #16
 8008584:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	330c      	adds	r3, #12
 800858e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008592:	65ba      	str	r2, [r7, #88]	; 0x58
 8008594:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008596:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008598:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800859a:	e841 2300 	strex	r3, r2, [r1]
 800859e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80085a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1e3      	bne.n	800856e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7fa ff8c 	bl	80034c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2202      	movs	r2, #2
 80085b4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085be:	b29b      	uxth	r3, r3
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	4619      	mov	r1, r3
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f8bf 	bl	800874a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085cc:	e09c      	b.n	8008708 <HAL_UART_IRQHandler+0x518>
 80085ce:	bf00      	nop
 80085d0:	08008c57 	.word	0x08008c57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085dc:	b29b      	uxth	r3, r3
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 808e 	beq.w	800870c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80085f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	f000 8089 	beq.w	800870c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	330c      	adds	r3, #12
 8008600:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008604:	e853 3f00 	ldrex	r3, [r3]
 8008608:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800860a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800860c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008610:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	330c      	adds	r3, #12
 800861a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800861e:	647a      	str	r2, [r7, #68]	; 0x44
 8008620:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008622:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008624:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008626:	e841 2300 	strex	r3, r2, [r1]
 800862a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800862c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1e3      	bne.n	80085fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	3314      	adds	r3, #20
 8008638:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	623b      	str	r3, [r7, #32]
   return(result);
 8008642:	6a3b      	ldr	r3, [r7, #32]
 8008644:	f023 0301 	bic.w	r3, r3, #1
 8008648:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3314      	adds	r3, #20
 8008652:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008656:	633a      	str	r2, [r7, #48]	; 0x30
 8008658:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800865c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1e3      	bne.n	8008632 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2220      	movs	r2, #32
 800866e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	330c      	adds	r3, #12
 800867e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	e853 3f00 	ldrex	r3, [r3]
 8008686:	60fb      	str	r3, [r7, #12]
   return(result);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f023 0310 	bic.w	r3, r3, #16
 800868e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	330c      	adds	r3, #12
 8008698:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800869c:	61fa      	str	r2, [r7, #28]
 800869e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a0:	69b9      	ldr	r1, [r7, #24]
 80086a2:	69fa      	ldr	r2, [r7, #28]
 80086a4:	e841 2300 	strex	r3, r2, [r1]
 80086a8:	617b      	str	r3, [r7, #20]
   return(result);
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1e3      	bne.n	8008678 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2202      	movs	r2, #2
 80086b4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086ba:	4619      	mov	r1, r3
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 f844 	bl	800874a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086c2:	e023      	b.n	800870c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80086c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d009      	beq.n	80086e4 <HAL_UART_IRQHandler+0x4f4>
 80086d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d003      	beq.n	80086e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 face 	bl	8008c7e <UART_Transmit_IT>
    return;
 80086e2:	e014      	b.n	800870e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d00e      	beq.n	800870e <HAL_UART_IRQHandler+0x51e>
 80086f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d008      	beq.n	800870e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f000 fb0d 	bl	8008d1c <UART_EndTransmit_IT>
    return;
 8008702:	e004      	b.n	800870e <HAL_UART_IRQHandler+0x51e>
    return;
 8008704:	bf00      	nop
 8008706:	e002      	b.n	800870e <HAL_UART_IRQHandler+0x51e>
      return;
 8008708:	bf00      	nop
 800870a:	e000      	b.n	800870e <HAL_UART_IRQHandler+0x51e>
      return;
 800870c:	bf00      	nop
  }
}
 800870e:	37e8      	adds	r7, #232	; 0xe8
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	bc80      	pop	{r7}
 8008724:	4770      	bx	lr

08008726 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008726:	b480      	push	{r7}
 8008728:	b083      	sub	sp, #12
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800872e:	bf00      	nop
 8008730:	370c      	adds	r7, #12
 8008732:	46bd      	mov	sp, r7
 8008734:	bc80      	pop	{r7}
 8008736:	4770      	bx	lr

08008738 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008740:	bf00      	nop
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	bc80      	pop	{r7}
 8008748:	4770      	bx	lr

0800874a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800874a:	b480      	push	{r7}
 800874c:	b083      	sub	sp, #12
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	460b      	mov	r3, r1
 8008754:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008756:	bf00      	nop
 8008758:	370c      	adds	r7, #12
 800875a:	46bd      	mov	sp, r7
 800875c:	bc80      	pop	{r7}
 800875e:	4770      	bx	lr

08008760 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b09c      	sub	sp, #112	; 0x70
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f003 0320 	and.w	r3, r3, #32
 8008778:	2b00      	cmp	r3, #0
 800877a:	d172      	bne.n	8008862 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800877c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800877e:	2200      	movs	r2, #0
 8008780:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008782:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	330c      	adds	r3, #12
 8008788:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800878c:	e853 3f00 	ldrex	r3, [r3]
 8008790:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008798:	66bb      	str	r3, [r7, #104]	; 0x68
 800879a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80087a2:	65ba      	str	r2, [r7, #88]	; 0x58
 80087a4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80087a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80087b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e5      	bne.n	8008782 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3314      	adds	r3, #20
 80087bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087c8:	f023 0301 	bic.w	r3, r3, #1
 80087cc:	667b      	str	r3, [r7, #100]	; 0x64
 80087ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	3314      	adds	r3, #20
 80087d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80087d6:	647a      	str	r2, [r7, #68]	; 0x44
 80087d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80087dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087de:	e841 2300 	strex	r3, r2, [r1]
 80087e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d1e5      	bne.n	80087b6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	3314      	adds	r3, #20
 80087f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	623b      	str	r3, [r7, #32]
   return(result);
 80087fa:	6a3b      	ldr	r3, [r7, #32]
 80087fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008800:	663b      	str	r3, [r7, #96]	; 0x60
 8008802:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3314      	adds	r3, #20
 8008808:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800880a:	633a      	str	r2, [r7, #48]	; 0x30
 800880c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e5      	bne.n	80087ea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800881e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008820:	2220      	movs	r2, #32
 8008822:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882a:	2b01      	cmp	r3, #1
 800882c:	d119      	bne.n	8008862 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800882e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	330c      	adds	r3, #12
 8008834:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	60fb      	str	r3, [r7, #12]
   return(result);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f023 0310 	bic.w	r3, r3, #16
 8008844:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	330c      	adds	r3, #12
 800884c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800884e:	61fa      	str	r2, [r7, #28]
 8008850:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008852:	69b9      	ldr	r1, [r7, #24]
 8008854:	69fa      	ldr	r2, [r7, #28]
 8008856:	e841 2300 	strex	r3, r2, [r1]
 800885a:	617b      	str	r3, [r7, #20]
   return(result);
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1e5      	bne.n	800882e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008864:	2200      	movs	r2, #0
 8008866:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800886a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800886c:	2b01      	cmp	r3, #1
 800886e:	d106      	bne.n	800887e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008872:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008874:	4619      	mov	r1, r3
 8008876:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008878:	f7ff ff67 	bl	800874a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800887c:	e002      	b.n	8008884 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800887e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008880:	f7f8 ffc2 	bl	8001808 <HAL_UART_RxCpltCallback>
}
 8008884:	bf00      	nop
 8008886:	3770      	adds	r7, #112	; 0x70
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008898:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2201      	movs	r2, #1
 800889e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d108      	bne.n	80088ba <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088ac:	085b      	lsrs	r3, r3, #1
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	4619      	mov	r1, r3
 80088b2:	68f8      	ldr	r0, [r7, #12]
 80088b4:	f7ff ff49 	bl	800874a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088b8:	e002      	b.n	80088c0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7ff ff33 	bl	8008726 <HAL_UART_RxHalfCpltCallback>
}
 80088c0:	bf00      	nop
 80088c2:	3710      	adds	r7, #16
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80088d0:	2300      	movs	r3, #0
 80088d2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	695b      	ldr	r3, [r3, #20]
 80088e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	bf14      	ite	ne
 80088e8:	2301      	movne	r3, #1
 80088ea:	2300      	moveq	r3, #0
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	2b21      	cmp	r3, #33	; 0x21
 80088fa:	d108      	bne.n	800890e <UART_DMAError+0x46>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d005      	beq.n	800890e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	2200      	movs	r2, #0
 8008906:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008908:	68b8      	ldr	r0, [r7, #8]
 800890a:	f000 f91b 	bl	8008b44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	695b      	ldr	r3, [r3, #20]
 8008914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008918:	2b00      	cmp	r3, #0
 800891a:	bf14      	ite	ne
 800891c:	2301      	movne	r3, #1
 800891e:	2300      	moveq	r3, #0
 8008920:	b2db      	uxtb	r3, r3
 8008922:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800892a:	b2db      	uxtb	r3, r3
 800892c:	2b22      	cmp	r3, #34	; 0x22
 800892e:	d108      	bne.n	8008942 <UART_DMAError+0x7a>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d005      	beq.n	8008942 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	2200      	movs	r2, #0
 800893a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800893c:	68b8      	ldr	r0, [r7, #8]
 800893e:	f000 f928 	bl	8008b92 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008946:	f043 0210 	orr.w	r2, r3, #16
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800894e:	68b8      	ldr	r0, [r7, #8]
 8008950:	f7ff fef2 	bl	8008738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008954:	bf00      	nop
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b086      	sub	sp, #24
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	603b      	str	r3, [r7, #0]
 8008968:	4613      	mov	r3, r2
 800896a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800896c:	e03b      	b.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800896e:	6a3b      	ldr	r3, [r7, #32]
 8008970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008974:	d037      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008976:	f7fa fbb9 	bl	80030ec <HAL_GetTick>
 800897a:	4602      	mov	r2, r0
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	6a3a      	ldr	r2, [r7, #32]
 8008982:	429a      	cmp	r2, r3
 8008984:	d302      	bcc.n	800898c <UART_WaitOnFlagUntilTimeout+0x30>
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800898c:	2303      	movs	r3, #3
 800898e:	e03a      	b.n	8008a06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	f003 0304 	and.w	r3, r3, #4
 800899a:	2b00      	cmp	r3, #0
 800899c:	d023      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	2b80      	cmp	r3, #128	; 0x80
 80089a2:	d020      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	2b40      	cmp	r3, #64	; 0x40
 80089a8:	d01d      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f003 0308 	and.w	r3, r3, #8
 80089b4:	2b08      	cmp	r3, #8
 80089b6:	d116      	bne.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80089b8:	2300      	movs	r3, #0
 80089ba:	617b      	str	r3, [r7, #20]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	617b      	str	r3, [r7, #20]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	617b      	str	r3, [r7, #20]
 80089cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	f000 f8df 	bl	8008b92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2208      	movs	r2, #8
 80089d8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e00f      	b.n	8008a06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	4013      	ands	r3, r2
 80089f0:	68ba      	ldr	r2, [r7, #8]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	bf0c      	ite	eq
 80089f6:	2301      	moveq	r3, #1
 80089f8:	2300      	movne	r3, #0
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	461a      	mov	r2, r3
 80089fe:	79fb      	ldrb	r3, [r7, #7]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d0b4      	beq.n	800896e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a04:	2300      	movs	r3, #0
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3718      	adds	r7, #24
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
	...

08008a10 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b098      	sub	sp, #96	; 0x60
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	88fa      	ldrh	r2, [r7, #6]
 8008a28:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2222      	movs	r2, #34	; 0x22
 8008a34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a3c:	4a3e      	ldr	r2, [pc, #248]	; (8008b38 <UART_Start_Receive_DMA+0x128>)
 8008a3e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a44:	4a3d      	ldr	r2, [pc, #244]	; (8008b3c <UART_Start_Receive_DMA+0x12c>)
 8008a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a4c:	4a3c      	ldr	r2, [pc, #240]	; (8008b40 <UART_Start_Receive_DMA+0x130>)
 8008a4e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a54:	2200      	movs	r2, #0
 8008a56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008a58:	f107 0308 	add.w	r3, r7, #8
 8008a5c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	3304      	adds	r3, #4
 8008a68:	4619      	mov	r1, r3
 8008a6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	88fb      	ldrh	r3, [r7, #6]
 8008a70:	f7fa fcca 	bl	8003408 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008a74:	2300      	movs	r3, #0
 8008a76:	613b      	str	r3, [r7, #16]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	613b      	str	r3, [r7, #16]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	613b      	str	r3, [r7, #16]
 8008a88:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d019      	beq.n	8008ac6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	330c      	adds	r3, #12
 8008a98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a9c:	e853 3f00 	ldrex	r3, [r3]
 8008aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aa8:	65bb      	str	r3, [r7, #88]	; 0x58
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	330c      	adds	r3, #12
 8008ab0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ab2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008ab4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008ab8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008aba:	e841 2300 	strex	r3, r2, [r1]
 8008abe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008ac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1e5      	bne.n	8008a92 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	3314      	adds	r3, #20
 8008acc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ad0:	e853 3f00 	ldrex	r3, [r3]
 8008ad4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad8:	f043 0301 	orr.w	r3, r3, #1
 8008adc:	657b      	str	r3, [r7, #84]	; 0x54
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	3314      	adds	r3, #20
 8008ae4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008ae6:	63ba      	str	r2, [r7, #56]	; 0x38
 8008ae8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008aec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008aee:	e841 2300 	strex	r3, r2, [r1]
 8008af2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1e5      	bne.n	8008ac6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	3314      	adds	r3, #20
 8008b00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	e853 3f00 	ldrex	r3, [r3]
 8008b08:	617b      	str	r3, [r7, #20]
   return(result);
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b10:	653b      	str	r3, [r7, #80]	; 0x50
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	3314      	adds	r3, #20
 8008b18:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b1a:	627a      	str	r2, [r7, #36]	; 0x24
 8008b1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1e:	6a39      	ldr	r1, [r7, #32]
 8008b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b22:	e841 2300 	strex	r3, r2, [r1]
 8008b26:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1e5      	bne.n	8008afa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3760      	adds	r7, #96	; 0x60
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	08008761 	.word	0x08008761
 8008b3c:	0800888d 	.word	0x0800888d
 8008b40:	080088c9 	.word	0x080088c9

08008b44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b089      	sub	sp, #36	; 0x24
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	330c      	adds	r3, #12
 8008b52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	e853 3f00 	ldrex	r3, [r3]
 8008b5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008b62:	61fb      	str	r3, [r7, #28]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	330c      	adds	r3, #12
 8008b6a:	69fa      	ldr	r2, [r7, #28]
 8008b6c:	61ba      	str	r2, [r7, #24]
 8008b6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b70:	6979      	ldr	r1, [r7, #20]
 8008b72:	69ba      	ldr	r2, [r7, #24]
 8008b74:	e841 2300 	strex	r3, r2, [r1]
 8008b78:	613b      	str	r3, [r7, #16]
   return(result);
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d1e5      	bne.n	8008b4c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2220      	movs	r2, #32
 8008b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8008b88:	bf00      	nop
 8008b8a:	3724      	adds	r7, #36	; 0x24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bc80      	pop	{r7}
 8008b90:	4770      	bx	lr

08008b92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b92:	b480      	push	{r7}
 8008b94:	b095      	sub	sp, #84	; 0x54
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	330c      	adds	r3, #12
 8008ba0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba4:	e853 3f00 	ldrex	r3, [r3]
 8008ba8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	330c      	adds	r3, #12
 8008bb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bba:	643a      	str	r2, [r7, #64]	; 0x40
 8008bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008bc0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008bc2:	e841 2300 	strex	r3, r2, [r1]
 8008bc6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d1e5      	bne.n	8008b9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3314      	adds	r3, #20
 8008bd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	e853 3f00 	ldrex	r3, [r3]
 8008bdc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bde:	69fb      	ldr	r3, [r7, #28]
 8008be0:	f023 0301 	bic.w	r3, r3, #1
 8008be4:	64bb      	str	r3, [r7, #72]	; 0x48
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	3314      	adds	r3, #20
 8008bec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008bf0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008bf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1e5      	bne.n	8008bce <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d119      	bne.n	8008c3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	330c      	adds	r3, #12
 8008c10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	e853 3f00 	ldrex	r3, [r3]
 8008c18:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	f023 0310 	bic.w	r3, r3, #16
 8008c20:	647b      	str	r3, [r7, #68]	; 0x44
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	330c      	adds	r3, #12
 8008c28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c2a:	61ba      	str	r2, [r7, #24]
 8008c2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2e:	6979      	ldr	r1, [r7, #20]
 8008c30:	69ba      	ldr	r2, [r7, #24]
 8008c32:	e841 2300 	strex	r3, r2, [r1]
 8008c36:	613b      	str	r3, [r7, #16]
   return(result);
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1e5      	bne.n	8008c0a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2220      	movs	r2, #32
 8008c42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c4c:	bf00      	nop
 8008c4e:	3754      	adds	r7, #84	; 0x54
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bc80      	pop	{r7}
 8008c54:	4770      	bx	lr

08008c56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b084      	sub	sp, #16
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c70:	68f8      	ldr	r0, [r7, #12]
 8008c72:	f7ff fd61 	bl	8008738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c76:	bf00      	nop
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b085      	sub	sp, #20
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	2b21      	cmp	r3, #33	; 0x21
 8008c90:	d13e      	bne.n	8008d10 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c9a:	d114      	bne.n	8008cc6 <UART_Transmit_IT+0x48>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d110      	bne.n	8008cc6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a1b      	ldr	r3, [r3, #32]
 8008ca8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	461a      	mov	r2, r3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cb8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a1b      	ldr	r3, [r3, #32]
 8008cbe:	1c9a      	adds	r2, r3, #2
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	621a      	str	r2, [r3, #32]
 8008cc4:	e008      	b.n	8008cd8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a1b      	ldr	r3, [r3, #32]
 8008cca:	1c59      	adds	r1, r3, #1
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	6211      	str	r1, [r2, #32]
 8008cd0:	781a      	ldrb	r2, [r3, #0]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	3b01      	subs	r3, #1
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10f      	bne.n	8008d0c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cfa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68da      	ldr	r2, [r3, #12]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d0a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	e000      	b.n	8008d12 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d10:	2302      	movs	r3, #2
  }
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3714      	adds	r7, #20
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bc80      	pop	{r7}
 8008d1a:	4770      	bx	lr

08008d1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b082      	sub	sp, #8
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68da      	ldr	r2, [r3, #12]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2220      	movs	r2, #32
 8008d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f7ff fce9 	bl	8008714 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d42:	2300      	movs	r3, #0
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08c      	sub	sp, #48	; 0x30
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b22      	cmp	r3, #34	; 0x22
 8008d5e:	f040 80ae 	bne.w	8008ebe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d6a:	d117      	bne.n	8008d9c <UART_Receive_IT+0x50>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d113      	bne.n	8008d9c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d74:	2300      	movs	r3, #0
 8008d76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d8a:	b29a      	uxth	r2, r3
 8008d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d94:	1c9a      	adds	r2, r3, #2
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	629a      	str	r2, [r3, #40]	; 0x28
 8008d9a:	e026      	b.n	8008dea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008da2:	2300      	movs	r3, #0
 8008da4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dae:	d007      	beq.n	8008dc0 <UART_Receive_IT+0x74>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d10a      	bne.n	8008dce <UART_Receive_IT+0x82>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	691b      	ldr	r3, [r3, #16]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d106      	bne.n	8008dce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	b2da      	uxtb	r2, r3
 8008dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dca:	701a      	strb	r2, [r3, #0]
 8008dcc:	e008      	b.n	8008de0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dda:	b2da      	uxtb	r2, r3
 8008ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dde:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de4:	1c5a      	adds	r2, r3, #1
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	3b01      	subs	r3, #1
 8008df2:	b29b      	uxth	r3, r3
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	4619      	mov	r1, r3
 8008df8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d15d      	bne.n	8008eba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	68da      	ldr	r2, [r3, #12]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f022 0220 	bic.w	r2, r2, #32
 8008e0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68da      	ldr	r2, [r3, #12]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	695a      	ldr	r2, [r3, #20]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f022 0201 	bic.w	r2, r2, #1
 8008e2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2220      	movs	r2, #32
 8008e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d135      	bne.n	8008eb0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	330c      	adds	r3, #12
 8008e50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	e853 3f00 	ldrex	r3, [r3]
 8008e58:	613b      	str	r3, [r7, #16]
   return(result);
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f023 0310 	bic.w	r3, r3, #16
 8008e60:	627b      	str	r3, [r7, #36]	; 0x24
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	330c      	adds	r3, #12
 8008e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e6a:	623a      	str	r2, [r7, #32]
 8008e6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e6e:	69f9      	ldr	r1, [r7, #28]
 8008e70:	6a3a      	ldr	r2, [r7, #32]
 8008e72:	e841 2300 	strex	r3, r2, [r1]
 8008e76:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1e5      	bne.n	8008e4a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f003 0310 	and.w	r3, r3, #16
 8008e88:	2b10      	cmp	r3, #16
 8008e8a:	d10a      	bne.n	8008ea2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	60fb      	str	r3, [r7, #12]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	60fb      	str	r3, [r7, #12]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	60fb      	str	r3, [r7, #12]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ea6:	4619      	mov	r1, r3
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7ff fc4e 	bl	800874a <HAL_UARTEx_RxEventCallback>
 8008eae:	e002      	b.n	8008eb6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f7f8 fca9 	bl	8001808 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	e002      	b.n	8008ec0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e000      	b.n	8008ec0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008ebe:	2302      	movs	r3, #2
  }
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3730      	adds	r7, #48	; 0x30
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	68da      	ldr	r2, [r3, #12]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	430a      	orrs	r2, r1
 8008ee4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	689a      	ldr	r2, [r3, #8]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	431a      	orrs	r2, r3
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	695b      	ldr	r3, [r3, #20]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f02:	f023 030c 	bic.w	r3, r3, #12
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	6812      	ldr	r2, [r2, #0]
 8008f0a:	68b9      	ldr	r1, [r7, #8]
 8008f0c:	430b      	orrs	r3, r1
 8008f0e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	695b      	ldr	r3, [r3, #20]
 8008f16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	699a      	ldr	r2, [r3, #24]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a2c      	ldr	r2, [pc, #176]	; (8008fdc <UART_SetConfig+0x114>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d103      	bne.n	8008f38 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008f30:	f7fe f826 	bl	8006f80 <HAL_RCC_GetPCLK2Freq>
 8008f34:	60f8      	str	r0, [r7, #12]
 8008f36:	e002      	b.n	8008f3e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008f38:	f7fe f80e 	bl	8006f58 <HAL_RCC_GetPCLK1Freq>
 8008f3c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	009a      	lsls	r2, r3, #2
 8008f48:	441a      	add	r2, r3
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f54:	4a22      	ldr	r2, [pc, #136]	; (8008fe0 <UART_SetConfig+0x118>)
 8008f56:	fba2 2303 	umull	r2, r3, r2, r3
 8008f5a:	095b      	lsrs	r3, r3, #5
 8008f5c:	0119      	lsls	r1, r3, #4
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	4613      	mov	r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	4413      	add	r3, r2
 8008f66:	009a      	lsls	r2, r3, #2
 8008f68:	441a      	add	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	fbb2 f2f3 	udiv	r2, r2, r3
 8008f74:	4b1a      	ldr	r3, [pc, #104]	; (8008fe0 <UART_SetConfig+0x118>)
 8008f76:	fba3 0302 	umull	r0, r3, r3, r2
 8008f7a:	095b      	lsrs	r3, r3, #5
 8008f7c:	2064      	movs	r0, #100	; 0x64
 8008f7e:	fb00 f303 	mul.w	r3, r0, r3
 8008f82:	1ad3      	subs	r3, r2, r3
 8008f84:	011b      	lsls	r3, r3, #4
 8008f86:	3332      	adds	r3, #50	; 0x32
 8008f88:	4a15      	ldr	r2, [pc, #84]	; (8008fe0 <UART_SetConfig+0x118>)
 8008f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f8e:	095b      	lsrs	r3, r3, #5
 8008f90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f94:	4419      	add	r1, r3
 8008f96:	68fa      	ldr	r2, [r7, #12]
 8008f98:	4613      	mov	r3, r2
 8008f9a:	009b      	lsls	r3, r3, #2
 8008f9c:	4413      	add	r3, r2
 8008f9e:	009a      	lsls	r2, r3, #2
 8008fa0:	441a      	add	r2, r3
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	009b      	lsls	r3, r3, #2
 8008fa8:	fbb2 f2f3 	udiv	r2, r2, r3
 8008fac:	4b0c      	ldr	r3, [pc, #48]	; (8008fe0 <UART_SetConfig+0x118>)
 8008fae:	fba3 0302 	umull	r0, r3, r3, r2
 8008fb2:	095b      	lsrs	r3, r3, #5
 8008fb4:	2064      	movs	r0, #100	; 0x64
 8008fb6:	fb00 f303 	mul.w	r3, r0, r3
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	011b      	lsls	r3, r3, #4
 8008fbe:	3332      	adds	r3, #50	; 0x32
 8008fc0:	4a07      	ldr	r2, [pc, #28]	; (8008fe0 <UART_SetConfig+0x118>)
 8008fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc6:	095b      	lsrs	r3, r3, #5
 8008fc8:	f003 020f 	and.w	r2, r3, #15
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	440a      	add	r2, r1
 8008fd2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008fd4:	bf00      	nop
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}
 8008fdc:	40013800 	.word	0x40013800
 8008fe0:	51eb851f 	.word	0x51eb851f

08008fe4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f103 0208 	add.w	r2, r3, #8
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8008ffc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f103 0208 	add.w	r2, r3, #8
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f103 0208 	add.w	r2, r3, #8
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009018:	bf00      	nop
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	bc80      	pop	{r7}
 8009020:	4770      	bx	lr

08009022 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009022:	b480      	push	{r7}
 8009024:	b083      	sub	sp, #12
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009030:	bf00      	nop
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	bc80      	pop	{r7}
 8009038:	4770      	bx	lr

0800903a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800903a:	b480      	push	{r7}
 800903c:	b085      	sub	sp, #20
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
 8009042:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	689a      	ldr	r2, [r3, #8]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	689b      	ldr	r3, [r3, #8]
 800905c:	683a      	ldr	r2, [r7, #0]
 800905e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	683a      	ldr	r2, [r7, #0]
 8009064:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	1c5a      	adds	r2, r3, #1
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	601a      	str	r2, [r3, #0]
}
 8009076:	bf00      	nop
 8009078:	3714      	adds	r7, #20
 800907a:	46bd      	mov	sp, r7
 800907c:	bc80      	pop	{r7}
 800907e:	4770      	bx	lr

08009080 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009080:	b480      	push	{r7}
 8009082:	b085      	sub	sp, #20
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
 8009088:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009096:	d103      	bne.n	80090a0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	691b      	ldr	r3, [r3, #16]
 800909c:	60fb      	str	r3, [r7, #12]
 800909e:	e00c      	b.n	80090ba <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	3308      	adds	r3, #8
 80090a4:	60fb      	str	r3, [r7, #12]
 80090a6:	e002      	b.n	80090ae <vListInsert+0x2e>
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	60fb      	str	r3, [r7, #12]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	68ba      	ldr	r2, [r7, #8]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d2f6      	bcs.n	80090a8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	685a      	ldr	r2, [r3, #4]
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	683a      	ldr	r2, [r7, #0]
 80090c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	683a      	ldr	r2, [r7, #0]
 80090d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	1c5a      	adds	r2, r3, #1
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	601a      	str	r2, [r3, #0]
}
 80090e6:	bf00      	nop
 80090e8:	3714      	adds	r7, #20
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bc80      	pop	{r7}
 80090ee:	4770      	bx	lr

080090f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	691b      	ldr	r3, [r3, #16]
 80090fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	6892      	ldr	r2, [r2, #8]
 8009106:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	6852      	ldr	r2, [r2, #4]
 8009110:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	429a      	cmp	r2, r3
 800911a:	d103      	bne.n	8009124 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	689a      	ldr	r2, [r3, #8]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	1e5a      	subs	r2, r3, #1
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3714      	adds	r7, #20
 800913c:	46bd      	mov	sp, r7
 800913e:	bc80      	pop	{r7}
 8009140:	4770      	bx	lr

08009142 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009142:	b580      	push	{r7, lr}
 8009144:	b08e      	sub	sp, #56	; 0x38
 8009146:	af04      	add	r7, sp, #16
 8009148:	60f8      	str	r0, [r7, #12]
 800914a:	60b9      	str	r1, [r7, #8]
 800914c:	607a      	str	r2, [r7, #4]
 800914e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009152:	2b00      	cmp	r3, #0
 8009154:	d10a      	bne.n	800916c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800915a:	f383 8811 	msr	BASEPRI, r3
 800915e:	f3bf 8f6f 	isb	sy
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009168:	bf00      	nop
 800916a:	e7fe      	b.n	800916a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800916c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800916e:	2b00      	cmp	r3, #0
 8009170:	d10a      	bne.n	8009188 <xTaskCreateStatic+0x46>
	__asm volatile
 8009172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009176:	f383 8811 	msr	BASEPRI, r3
 800917a:	f3bf 8f6f 	isb	sy
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	61fb      	str	r3, [r7, #28]
}
 8009184:	bf00      	nop
 8009186:	e7fe      	b.n	8009186 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009188:	2354      	movs	r3, #84	; 0x54
 800918a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	2b54      	cmp	r3, #84	; 0x54
 8009190:	d00a      	beq.n	80091a8 <xTaskCreateStatic+0x66>
	__asm volatile
 8009192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009196:	f383 8811 	msr	BASEPRI, r3
 800919a:	f3bf 8f6f 	isb	sy
 800919e:	f3bf 8f4f 	dsb	sy
 80091a2:	61bb      	str	r3, [r7, #24]
}
 80091a4:	bf00      	nop
 80091a6:	e7fe      	b.n	80091a6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80091a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80091aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d01e      	beq.n	80091ee <xTaskCreateStatic+0xac>
 80091b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d01b      	beq.n	80091ee <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80091b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80091ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091be:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80091c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c2:	2202      	movs	r2, #2
 80091c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80091c8:	2300      	movs	r3, #0
 80091ca:	9303      	str	r3, [sp, #12]
 80091cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ce:	9302      	str	r3, [sp, #8]
 80091d0:	f107 0314 	add.w	r3, r7, #20
 80091d4:	9301      	str	r3, [sp, #4]
 80091d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	68b9      	ldr	r1, [r7, #8]
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f000 f850 	bl	8009286 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80091e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80091e8:	f000 f8d4 	bl	8009394 <prvAddNewTaskToReadyList>
 80091ec:	e001      	b.n	80091f2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80091ee:	2300      	movs	r3, #0
 80091f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80091f2:	697b      	ldr	r3, [r7, #20]
	}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3728      	adds	r7, #40	; 0x28
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b08c      	sub	sp, #48	; 0x30
 8009200:	af04      	add	r7, sp, #16
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	603b      	str	r3, [r7, #0]
 8009208:	4613      	mov	r3, r2
 800920a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800920c:	88fb      	ldrh	r3, [r7, #6]
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	4618      	mov	r0, r3
 8009212:	f000 fe85 	bl	8009f20 <pvPortMalloc>
 8009216:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00e      	beq.n	800923c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800921e:	2054      	movs	r0, #84	; 0x54
 8009220:	f000 fe7e 	bl	8009f20 <pvPortMalloc>
 8009224:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009226:	69fb      	ldr	r3, [r7, #28]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d003      	beq.n	8009234 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	697a      	ldr	r2, [r7, #20]
 8009230:	631a      	str	r2, [r3, #48]	; 0x30
 8009232:	e005      	b.n	8009240 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009234:	6978      	ldr	r0, [r7, #20]
 8009236:	f000 ff3f 	bl	800a0b8 <vPortFree>
 800923a:	e001      	b.n	8009240 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800923c:	2300      	movs	r3, #0
 800923e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009240:	69fb      	ldr	r3, [r7, #28]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d017      	beq.n	8009276 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	2200      	movs	r2, #0
 800924a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800924e:	88fa      	ldrh	r2, [r7, #6]
 8009250:	2300      	movs	r3, #0
 8009252:	9303      	str	r3, [sp, #12]
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	9302      	str	r3, [sp, #8]
 8009258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800925a:	9301      	str	r3, [sp, #4]
 800925c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	68b9      	ldr	r1, [r7, #8]
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f000 f80e 	bl	8009286 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800926a:	69f8      	ldr	r0, [r7, #28]
 800926c:	f000 f892 	bl	8009394 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009270:	2301      	movs	r3, #1
 8009272:	61bb      	str	r3, [r7, #24]
 8009274:	e002      	b.n	800927c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009276:	f04f 33ff 	mov.w	r3, #4294967295
 800927a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800927c:	69bb      	ldr	r3, [r7, #24]
	}
 800927e:	4618      	mov	r0, r3
 8009280:	3720      	adds	r7, #32
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}

08009286 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009286:	b580      	push	{r7, lr}
 8009288:	b088      	sub	sp, #32
 800928a:	af00      	add	r7, sp, #0
 800928c:	60f8      	str	r0, [r7, #12]
 800928e:	60b9      	str	r1, [r7, #8]
 8009290:	607a      	str	r2, [r7, #4]
 8009292:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009296:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800929e:	3b01      	subs	r3, #1
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	4413      	add	r3, r2
 80092a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	f023 0307 	bic.w	r3, r3, #7
 80092ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80092ae:	69bb      	ldr	r3, [r7, #24]
 80092b0:	f003 0307 	and.w	r3, r3, #7
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d00a      	beq.n	80092ce <prvInitialiseNewTask+0x48>
	__asm volatile
 80092b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092bc:	f383 8811 	msr	BASEPRI, r3
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	f3bf 8f4f 	dsb	sy
 80092c8:	617b      	str	r3, [r7, #20]
}
 80092ca:	bf00      	nop
 80092cc:	e7fe      	b.n	80092cc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d01f      	beq.n	8009314 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092d4:	2300      	movs	r3, #0
 80092d6:	61fb      	str	r3, [r7, #28]
 80092d8:	e012      	b.n	8009300 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80092da:	68ba      	ldr	r2, [r7, #8]
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	4413      	add	r3, r2
 80092e0:	7819      	ldrb	r1, [r3, #0]
 80092e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	4413      	add	r3, r2
 80092e8:	3334      	adds	r3, #52	; 0x34
 80092ea:	460a      	mov	r2, r1
 80092ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80092ee:	68ba      	ldr	r2, [r7, #8]
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	4413      	add	r3, r2
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d006      	beq.n	8009308 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092fa:	69fb      	ldr	r3, [r7, #28]
 80092fc:	3301      	adds	r3, #1
 80092fe:	61fb      	str	r3, [r7, #28]
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	2b0f      	cmp	r3, #15
 8009304:	d9e9      	bls.n	80092da <prvInitialiseNewTask+0x54>
 8009306:	e000      	b.n	800930a <prvInitialiseNewTask+0x84>
			{
				break;
 8009308:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800930a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930c:	2200      	movs	r2, #0
 800930e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009312:	e003      	b.n	800931c <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009316:	2200      	movs	r2, #0
 8009318:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800931c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931e:	2b06      	cmp	r3, #6
 8009320:	d901      	bls.n	8009326 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009322:	2306      	movs	r3, #6
 8009324:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009328:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800932a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800932c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800932e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009330:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009334:	2200      	movs	r2, #0
 8009336:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800933a:	3304      	adds	r3, #4
 800933c:	4618      	mov	r0, r3
 800933e:	f7ff fe70 	bl	8009022 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009344:	3318      	adds	r3, #24
 8009346:	4618      	mov	r0, r3
 8009348:	f7ff fe6b 	bl	8009022 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800934c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800934e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009350:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009354:	f1c3 0207 	rsb	r2, r3, #7
 8009358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800935a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800935c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800935e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009360:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009364:	2200      	movs	r2, #0
 8009366:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800936a:	2200      	movs	r2, #0
 800936c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009370:	683a      	ldr	r2, [r7, #0]
 8009372:	68f9      	ldr	r1, [r7, #12]
 8009374:	69b8      	ldr	r0, [r7, #24]
 8009376:	f000 fc21 	bl	8009bbc <pxPortInitialiseStack>
 800937a:	4602      	mov	r2, r0
 800937c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800937e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d002      	beq.n	800938c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009388:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800938a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800938c:	bf00      	nop
 800938e:	3720      	adds	r7, #32
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800939c:	f000 fcfe 	bl	8009d9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80093a0:	4b2a      	ldr	r3, [pc, #168]	; (800944c <prvAddNewTaskToReadyList+0xb8>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3301      	adds	r3, #1
 80093a6:	4a29      	ldr	r2, [pc, #164]	; (800944c <prvAddNewTaskToReadyList+0xb8>)
 80093a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80093aa:	4b29      	ldr	r3, [pc, #164]	; (8009450 <prvAddNewTaskToReadyList+0xbc>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d109      	bne.n	80093c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80093b2:	4a27      	ldr	r2, [pc, #156]	; (8009450 <prvAddNewTaskToReadyList+0xbc>)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80093b8:	4b24      	ldr	r3, [pc, #144]	; (800944c <prvAddNewTaskToReadyList+0xb8>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d110      	bne.n	80093e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80093c0:	f000 faba 	bl	8009938 <prvInitialiseTaskLists>
 80093c4:	e00d      	b.n	80093e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80093c6:	4b23      	ldr	r3, [pc, #140]	; (8009454 <prvAddNewTaskToReadyList+0xc0>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d109      	bne.n	80093e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80093ce:	4b20      	ldr	r3, [pc, #128]	; (8009450 <prvAddNewTaskToReadyList+0xbc>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093d8:	429a      	cmp	r2, r3
 80093da:	d802      	bhi.n	80093e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80093dc:	4a1c      	ldr	r2, [pc, #112]	; (8009450 <prvAddNewTaskToReadyList+0xbc>)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80093e2:	4b1d      	ldr	r3, [pc, #116]	; (8009458 <prvAddNewTaskToReadyList+0xc4>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	3301      	adds	r3, #1
 80093e8:	4a1b      	ldr	r2, [pc, #108]	; (8009458 <prvAddNewTaskToReadyList+0xc4>)
 80093ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093f0:	2201      	movs	r2, #1
 80093f2:	409a      	lsls	r2, r3
 80093f4:	4b19      	ldr	r3, [pc, #100]	; (800945c <prvAddNewTaskToReadyList+0xc8>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	4a18      	ldr	r2, [pc, #96]	; (800945c <prvAddNewTaskToReadyList+0xc8>)
 80093fc:	6013      	str	r3, [r2, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009402:	4613      	mov	r3, r2
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4413      	add	r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	4a15      	ldr	r2, [pc, #84]	; (8009460 <prvAddNewTaskToReadyList+0xcc>)
 800940c:	441a      	add	r2, r3
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	3304      	adds	r3, #4
 8009412:	4619      	mov	r1, r3
 8009414:	4610      	mov	r0, r2
 8009416:	f7ff fe10 	bl	800903a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800941a:	f000 fcef 	bl	8009dfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800941e:	4b0d      	ldr	r3, [pc, #52]	; (8009454 <prvAddNewTaskToReadyList+0xc0>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d00e      	beq.n	8009444 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009426:	4b0a      	ldr	r3, [pc, #40]	; (8009450 <prvAddNewTaskToReadyList+0xbc>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009430:	429a      	cmp	r2, r3
 8009432:	d207      	bcs.n	8009444 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009434:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <prvAddNewTaskToReadyList+0xd0>)
 8009436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800943a:	601a      	str	r2, [r3, #0]
 800943c:	f3bf 8f4f 	dsb	sy
 8009440:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009444:	bf00      	nop
 8009446:	3708      	adds	r7, #8
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}
 800944c:	20000848 	.word	0x20000848
 8009450:	20000748 	.word	0x20000748
 8009454:	20000854 	.word	0x20000854
 8009458:	20000864 	.word	0x20000864
 800945c:	20000850 	.word	0x20000850
 8009460:	2000074c 	.word	0x2000074c
 8009464:	e000ed04 	.word	0xe000ed04

08009468 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009470:	2300      	movs	r3, #0
 8009472:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d017      	beq.n	80094aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800947a:	4b13      	ldr	r3, [pc, #76]	; (80094c8 <vTaskDelay+0x60>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00a      	beq.n	8009498 <vTaskDelay+0x30>
	__asm volatile
 8009482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009486:	f383 8811 	msr	BASEPRI, r3
 800948a:	f3bf 8f6f 	isb	sy
 800948e:	f3bf 8f4f 	dsb	sy
 8009492:	60bb      	str	r3, [r7, #8]
}
 8009494:	bf00      	nop
 8009496:	e7fe      	b.n	8009496 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009498:	f000 f87a 	bl	8009590 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800949c:	2100      	movs	r1, #0
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 fb26 	bl	8009af0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80094a4:	f000 f882 	bl	80095ac <xTaskResumeAll>
 80094a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d107      	bne.n	80094c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80094b0:	4b06      	ldr	r3, [pc, #24]	; (80094cc <vTaskDelay+0x64>)
 80094b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	f3bf 8f4f 	dsb	sy
 80094bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80094c0:	bf00      	nop
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}
 80094c8:	20000870 	.word	0x20000870
 80094cc:	e000ed04 	.word	0xe000ed04

080094d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b08a      	sub	sp, #40	; 0x28
 80094d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80094d6:	2300      	movs	r3, #0
 80094d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80094da:	2300      	movs	r3, #0
 80094dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80094de:	463a      	mov	r2, r7
 80094e0:	1d39      	adds	r1, r7, #4
 80094e2:	f107 0308 	add.w	r3, r7, #8
 80094e6:	4618      	mov	r0, r3
 80094e8:	f7f8 f902 	bl	80016f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80094ec:	6839      	ldr	r1, [r7, #0]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	9202      	str	r2, [sp, #8]
 80094f4:	9301      	str	r3, [sp, #4]
 80094f6:	2300      	movs	r3, #0
 80094f8:	9300      	str	r3, [sp, #0]
 80094fa:	2300      	movs	r3, #0
 80094fc:	460a      	mov	r2, r1
 80094fe:	491e      	ldr	r1, [pc, #120]	; (8009578 <vTaskStartScheduler+0xa8>)
 8009500:	481e      	ldr	r0, [pc, #120]	; (800957c <vTaskStartScheduler+0xac>)
 8009502:	f7ff fe1e 	bl	8009142 <xTaskCreateStatic>
 8009506:	4603      	mov	r3, r0
 8009508:	4a1d      	ldr	r2, [pc, #116]	; (8009580 <vTaskStartScheduler+0xb0>)
 800950a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800950c:	4b1c      	ldr	r3, [pc, #112]	; (8009580 <vTaskStartScheduler+0xb0>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d002      	beq.n	800951a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009514:	2301      	movs	r3, #1
 8009516:	617b      	str	r3, [r7, #20]
 8009518:	e001      	b.n	800951e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800951a:	2300      	movs	r3, #0
 800951c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d116      	bne.n	8009552 <vTaskStartScheduler+0x82>
	__asm volatile
 8009524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	613b      	str	r3, [r7, #16]
}
 8009536:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009538:	4b12      	ldr	r3, [pc, #72]	; (8009584 <vTaskStartScheduler+0xb4>)
 800953a:	f04f 32ff 	mov.w	r2, #4294967295
 800953e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009540:	4b11      	ldr	r3, [pc, #68]	; (8009588 <vTaskStartScheduler+0xb8>)
 8009542:	2201      	movs	r2, #1
 8009544:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009546:	4b11      	ldr	r3, [pc, #68]	; (800958c <vTaskStartScheduler+0xbc>)
 8009548:	2200      	movs	r2, #0
 800954a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800954c:	f000 fbb4 	bl	8009cb8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009550:	e00e      	b.n	8009570 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009558:	d10a      	bne.n	8009570 <vTaskStartScheduler+0xa0>
	__asm volatile
 800955a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800955e:	f383 8811 	msr	BASEPRI, r3
 8009562:	f3bf 8f6f 	isb	sy
 8009566:	f3bf 8f4f 	dsb	sy
 800956a:	60fb      	str	r3, [r7, #12]
}
 800956c:	bf00      	nop
 800956e:	e7fe      	b.n	800956e <vTaskStartScheduler+0x9e>
}
 8009570:	bf00      	nop
 8009572:	3718      	adds	r7, #24
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}
 8009578:	0800ad88 	.word	0x0800ad88
 800957c:	08009909 	.word	0x08009909
 8009580:	2000086c 	.word	0x2000086c
 8009584:	20000868 	.word	0x20000868
 8009588:	20000854 	.word	0x20000854
 800958c:	2000084c 	.word	0x2000084c

08009590 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009590:	b480      	push	{r7}
 8009592:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009594:	4b04      	ldr	r3, [pc, #16]	; (80095a8 <vTaskSuspendAll+0x18>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	3301      	adds	r3, #1
 800959a:	4a03      	ldr	r2, [pc, #12]	; (80095a8 <vTaskSuspendAll+0x18>)
 800959c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800959e:	bf00      	nop
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bc80      	pop	{r7}
 80095a4:	4770      	bx	lr
 80095a6:	bf00      	nop
 80095a8:	20000870 	.word	0x20000870

080095ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b084      	sub	sp, #16
 80095b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80095b6:	2300      	movs	r3, #0
 80095b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80095ba:	4b41      	ldr	r3, [pc, #260]	; (80096c0 <xTaskResumeAll+0x114>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d10a      	bne.n	80095d8 <xTaskResumeAll+0x2c>
	__asm volatile
 80095c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c6:	f383 8811 	msr	BASEPRI, r3
 80095ca:	f3bf 8f6f 	isb	sy
 80095ce:	f3bf 8f4f 	dsb	sy
 80095d2:	603b      	str	r3, [r7, #0]
}
 80095d4:	bf00      	nop
 80095d6:	e7fe      	b.n	80095d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80095d8:	f000 fbe0 	bl	8009d9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80095dc:	4b38      	ldr	r3, [pc, #224]	; (80096c0 <xTaskResumeAll+0x114>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3b01      	subs	r3, #1
 80095e2:	4a37      	ldr	r2, [pc, #220]	; (80096c0 <xTaskResumeAll+0x114>)
 80095e4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095e6:	4b36      	ldr	r3, [pc, #216]	; (80096c0 <xTaskResumeAll+0x114>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d161      	bne.n	80096b2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80095ee:	4b35      	ldr	r3, [pc, #212]	; (80096c4 <xTaskResumeAll+0x118>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d05d      	beq.n	80096b2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095f6:	e02e      	b.n	8009656 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095f8:	4b33      	ldr	r3, [pc, #204]	; (80096c8 <xTaskResumeAll+0x11c>)
 80095fa:	68db      	ldr	r3, [r3, #12]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	3318      	adds	r3, #24
 8009604:	4618      	mov	r0, r3
 8009606:	f7ff fd73 	bl	80090f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	3304      	adds	r3, #4
 800960e:	4618      	mov	r0, r3
 8009610:	f7ff fd6e 	bl	80090f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009618:	2201      	movs	r2, #1
 800961a:	409a      	lsls	r2, r3
 800961c:	4b2b      	ldr	r3, [pc, #172]	; (80096cc <xTaskResumeAll+0x120>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4313      	orrs	r3, r2
 8009622:	4a2a      	ldr	r2, [pc, #168]	; (80096cc <xTaskResumeAll+0x120>)
 8009624:	6013      	str	r3, [r2, #0]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800962a:	4613      	mov	r3, r2
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	4413      	add	r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	4a27      	ldr	r2, [pc, #156]	; (80096d0 <xTaskResumeAll+0x124>)
 8009634:	441a      	add	r2, r3
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	3304      	adds	r3, #4
 800963a:	4619      	mov	r1, r3
 800963c:	4610      	mov	r0, r2
 800963e:	f7ff fcfc 	bl	800903a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009646:	4b23      	ldr	r3, [pc, #140]	; (80096d4 <xTaskResumeAll+0x128>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800964c:	429a      	cmp	r2, r3
 800964e:	d302      	bcc.n	8009656 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009650:	4b21      	ldr	r3, [pc, #132]	; (80096d8 <xTaskResumeAll+0x12c>)
 8009652:	2201      	movs	r2, #1
 8009654:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009656:	4b1c      	ldr	r3, [pc, #112]	; (80096c8 <xTaskResumeAll+0x11c>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d1cc      	bne.n	80095f8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009664:	f000 fa06 	bl	8009a74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009668:	4b1c      	ldr	r3, [pc, #112]	; (80096dc <xTaskResumeAll+0x130>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d010      	beq.n	8009696 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009674:	f000 f836 	bl	80096e4 <xTaskIncrementTick>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d002      	beq.n	8009684 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800967e:	4b16      	ldr	r3, [pc, #88]	; (80096d8 <xTaskResumeAll+0x12c>)
 8009680:	2201      	movs	r2, #1
 8009682:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	3b01      	subs	r3, #1
 8009688:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1f1      	bne.n	8009674 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009690:	4b12      	ldr	r3, [pc, #72]	; (80096dc <xTaskResumeAll+0x130>)
 8009692:	2200      	movs	r2, #0
 8009694:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009696:	4b10      	ldr	r3, [pc, #64]	; (80096d8 <xTaskResumeAll+0x12c>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d009      	beq.n	80096b2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800969e:	2301      	movs	r3, #1
 80096a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80096a2:	4b0f      	ldr	r3, [pc, #60]	; (80096e0 <xTaskResumeAll+0x134>)
 80096a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096a8:	601a      	str	r2, [r3, #0]
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80096b2:	f000 fba3 	bl	8009dfc <vPortExitCritical>

	return xAlreadyYielded;
 80096b6:	68bb      	ldr	r3, [r7, #8]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	20000870 	.word	0x20000870
 80096c4:	20000848 	.word	0x20000848
 80096c8:	20000808 	.word	0x20000808
 80096cc:	20000850 	.word	0x20000850
 80096d0:	2000074c 	.word	0x2000074c
 80096d4:	20000748 	.word	0x20000748
 80096d8:	2000085c 	.word	0x2000085c
 80096dc:	20000858 	.word	0x20000858
 80096e0:	e000ed04 	.word	0xe000ed04

080096e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b086      	sub	sp, #24
 80096e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80096ea:	2300      	movs	r3, #0
 80096ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096ee:	4b4e      	ldr	r3, [pc, #312]	; (8009828 <xTaskIncrementTick+0x144>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	f040 808e 	bne.w	8009814 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80096f8:	4b4c      	ldr	r3, [pc, #304]	; (800982c <xTaskIncrementTick+0x148>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	3301      	adds	r3, #1
 80096fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009700:	4a4a      	ldr	r2, [pc, #296]	; (800982c <xTaskIncrementTick+0x148>)
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d120      	bne.n	800974e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800970c:	4b48      	ldr	r3, [pc, #288]	; (8009830 <xTaskIncrementTick+0x14c>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00a      	beq.n	800972c <xTaskIncrementTick+0x48>
	__asm volatile
 8009716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800971a:	f383 8811 	msr	BASEPRI, r3
 800971e:	f3bf 8f6f 	isb	sy
 8009722:	f3bf 8f4f 	dsb	sy
 8009726:	603b      	str	r3, [r7, #0]
}
 8009728:	bf00      	nop
 800972a:	e7fe      	b.n	800972a <xTaskIncrementTick+0x46>
 800972c:	4b40      	ldr	r3, [pc, #256]	; (8009830 <xTaskIncrementTick+0x14c>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	60fb      	str	r3, [r7, #12]
 8009732:	4b40      	ldr	r3, [pc, #256]	; (8009834 <xTaskIncrementTick+0x150>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a3e      	ldr	r2, [pc, #248]	; (8009830 <xTaskIncrementTick+0x14c>)
 8009738:	6013      	str	r3, [r2, #0]
 800973a:	4a3e      	ldr	r2, [pc, #248]	; (8009834 <xTaskIncrementTick+0x150>)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	6013      	str	r3, [r2, #0]
 8009740:	4b3d      	ldr	r3, [pc, #244]	; (8009838 <xTaskIncrementTick+0x154>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3301      	adds	r3, #1
 8009746:	4a3c      	ldr	r2, [pc, #240]	; (8009838 <xTaskIncrementTick+0x154>)
 8009748:	6013      	str	r3, [r2, #0]
 800974a:	f000 f993 	bl	8009a74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800974e:	4b3b      	ldr	r3, [pc, #236]	; (800983c <xTaskIncrementTick+0x158>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	693a      	ldr	r2, [r7, #16]
 8009754:	429a      	cmp	r2, r3
 8009756:	d348      	bcc.n	80097ea <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009758:	4b35      	ldr	r3, [pc, #212]	; (8009830 <xTaskIncrementTick+0x14c>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d104      	bne.n	800976c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009762:	4b36      	ldr	r3, [pc, #216]	; (800983c <xTaskIncrementTick+0x158>)
 8009764:	f04f 32ff 	mov.w	r2, #4294967295
 8009768:	601a      	str	r2, [r3, #0]
					break;
 800976a:	e03e      	b.n	80097ea <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800976c:	4b30      	ldr	r3, [pc, #192]	; (8009830 <xTaskIncrementTick+0x14c>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800977c:	693a      	ldr	r2, [r7, #16]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	429a      	cmp	r2, r3
 8009782:	d203      	bcs.n	800978c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009784:	4a2d      	ldr	r2, [pc, #180]	; (800983c <xTaskIncrementTick+0x158>)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800978a:	e02e      	b.n	80097ea <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	3304      	adds	r3, #4
 8009790:	4618      	mov	r0, r3
 8009792:	f7ff fcad 	bl	80090f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800979a:	2b00      	cmp	r3, #0
 800979c:	d004      	beq.n	80097a8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	3318      	adds	r3, #24
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7ff fca4 	bl	80090f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ac:	2201      	movs	r2, #1
 80097ae:	409a      	lsls	r2, r3
 80097b0:	4b23      	ldr	r3, [pc, #140]	; (8009840 <xTaskIncrementTick+0x15c>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	4a22      	ldr	r2, [pc, #136]	; (8009840 <xTaskIncrementTick+0x15c>)
 80097b8:	6013      	str	r3, [r2, #0]
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097be:	4613      	mov	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	4413      	add	r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	4a1f      	ldr	r2, [pc, #124]	; (8009844 <xTaskIncrementTick+0x160>)
 80097c8:	441a      	add	r2, r3
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	3304      	adds	r3, #4
 80097ce:	4619      	mov	r1, r3
 80097d0:	4610      	mov	r0, r2
 80097d2:	f7ff fc32 	bl	800903a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097da:	4b1b      	ldr	r3, [pc, #108]	; (8009848 <xTaskIncrementTick+0x164>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d3b9      	bcc.n	8009758 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80097e4:	2301      	movs	r3, #1
 80097e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097e8:	e7b6      	b.n	8009758 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80097ea:	4b17      	ldr	r3, [pc, #92]	; (8009848 <xTaskIncrementTick+0x164>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097f0:	4914      	ldr	r1, [pc, #80]	; (8009844 <xTaskIncrementTick+0x160>)
 80097f2:	4613      	mov	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	4413      	add	r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	440b      	add	r3, r1
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d901      	bls.n	8009806 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8009802:	2301      	movs	r3, #1
 8009804:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009806:	4b11      	ldr	r3, [pc, #68]	; (800984c <xTaskIncrementTick+0x168>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d007      	beq.n	800981e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800980e:	2301      	movs	r3, #1
 8009810:	617b      	str	r3, [r7, #20]
 8009812:	e004      	b.n	800981e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009814:	4b0e      	ldr	r3, [pc, #56]	; (8009850 <xTaskIncrementTick+0x16c>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	3301      	adds	r3, #1
 800981a:	4a0d      	ldr	r2, [pc, #52]	; (8009850 <xTaskIncrementTick+0x16c>)
 800981c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800981e:	697b      	ldr	r3, [r7, #20]
}
 8009820:	4618      	mov	r0, r3
 8009822:	3718      	adds	r7, #24
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	20000870 	.word	0x20000870
 800982c:	2000084c 	.word	0x2000084c
 8009830:	20000800 	.word	0x20000800
 8009834:	20000804 	.word	0x20000804
 8009838:	20000860 	.word	0x20000860
 800983c:	20000868 	.word	0x20000868
 8009840:	20000850 	.word	0x20000850
 8009844:	2000074c 	.word	0x2000074c
 8009848:	20000748 	.word	0x20000748
 800984c:	2000085c 	.word	0x2000085c
 8009850:	20000858 	.word	0x20000858

08009854 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800985a:	4b26      	ldr	r3, [pc, #152]	; (80098f4 <vTaskSwitchContext+0xa0>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d003      	beq.n	800986a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009862:	4b25      	ldr	r3, [pc, #148]	; (80098f8 <vTaskSwitchContext+0xa4>)
 8009864:	2201      	movs	r2, #1
 8009866:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009868:	e03f      	b.n	80098ea <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800986a:	4b23      	ldr	r3, [pc, #140]	; (80098f8 <vTaskSwitchContext+0xa4>)
 800986c:	2200      	movs	r2, #0
 800986e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009870:	4b22      	ldr	r3, [pc, #136]	; (80098fc <vTaskSwitchContext+0xa8>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	fab3 f383 	clz	r3, r3
 800987c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800987e:	7afb      	ldrb	r3, [r7, #11]
 8009880:	f1c3 031f 	rsb	r3, r3, #31
 8009884:	617b      	str	r3, [r7, #20]
 8009886:	491e      	ldr	r1, [pc, #120]	; (8009900 <vTaskSwitchContext+0xac>)
 8009888:	697a      	ldr	r2, [r7, #20]
 800988a:	4613      	mov	r3, r2
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	4413      	add	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	440b      	add	r3, r1
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d10a      	bne.n	80098b0 <vTaskSwitchContext+0x5c>
	__asm volatile
 800989a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989e:	f383 8811 	msr	BASEPRI, r3
 80098a2:	f3bf 8f6f 	isb	sy
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	607b      	str	r3, [r7, #4]
}
 80098ac:	bf00      	nop
 80098ae:	e7fe      	b.n	80098ae <vTaskSwitchContext+0x5a>
 80098b0:	697a      	ldr	r2, [r7, #20]
 80098b2:	4613      	mov	r3, r2
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	4413      	add	r3, r2
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	4a11      	ldr	r2, [pc, #68]	; (8009900 <vTaskSwitchContext+0xac>)
 80098bc:	4413      	add	r3, r2
 80098be:	613b      	str	r3, [r7, #16]
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	685a      	ldr	r2, [r3, #4]
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	605a      	str	r2, [r3, #4]
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	3308      	adds	r3, #8
 80098d2:	429a      	cmp	r2, r3
 80098d4:	d104      	bne.n	80098e0 <vTaskSwitchContext+0x8c>
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	685a      	ldr	r2, [r3, #4]
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	605a      	str	r2, [r3, #4]
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	4a07      	ldr	r2, [pc, #28]	; (8009904 <vTaskSwitchContext+0xb0>)
 80098e8:	6013      	str	r3, [r2, #0]
}
 80098ea:	bf00      	nop
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bc80      	pop	{r7}
 80098f2:	4770      	bx	lr
 80098f4:	20000870 	.word	0x20000870
 80098f8:	2000085c 	.word	0x2000085c
 80098fc:	20000850 	.word	0x20000850
 8009900:	2000074c 	.word	0x2000074c
 8009904:	20000748 	.word	0x20000748

08009908 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b082      	sub	sp, #8
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009910:	f000 f852 	bl	80099b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009914:	4b06      	ldr	r3, [pc, #24]	; (8009930 <prvIdleTask+0x28>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	2b01      	cmp	r3, #1
 800991a:	d9f9      	bls.n	8009910 <prvIdleTask+0x8>
			{
				taskYIELD();
 800991c:	4b05      	ldr	r3, [pc, #20]	; (8009934 <prvIdleTask+0x2c>)
 800991e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009922:	601a      	str	r2, [r3, #0]
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800992c:	e7f0      	b.n	8009910 <prvIdleTask+0x8>
 800992e:	bf00      	nop
 8009930:	2000074c 	.word	0x2000074c
 8009934:	e000ed04 	.word	0xe000ed04

08009938 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800993e:	2300      	movs	r3, #0
 8009940:	607b      	str	r3, [r7, #4]
 8009942:	e00c      	b.n	800995e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	4613      	mov	r3, r2
 8009948:	009b      	lsls	r3, r3, #2
 800994a:	4413      	add	r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	4a12      	ldr	r2, [pc, #72]	; (8009998 <prvInitialiseTaskLists+0x60>)
 8009950:	4413      	add	r3, r2
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff fb46 	bl	8008fe4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	3301      	adds	r3, #1
 800995c:	607b      	str	r3, [r7, #4]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2b06      	cmp	r3, #6
 8009962:	d9ef      	bls.n	8009944 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009964:	480d      	ldr	r0, [pc, #52]	; (800999c <prvInitialiseTaskLists+0x64>)
 8009966:	f7ff fb3d 	bl	8008fe4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800996a:	480d      	ldr	r0, [pc, #52]	; (80099a0 <prvInitialiseTaskLists+0x68>)
 800996c:	f7ff fb3a 	bl	8008fe4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009970:	480c      	ldr	r0, [pc, #48]	; (80099a4 <prvInitialiseTaskLists+0x6c>)
 8009972:	f7ff fb37 	bl	8008fe4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009976:	480c      	ldr	r0, [pc, #48]	; (80099a8 <prvInitialiseTaskLists+0x70>)
 8009978:	f7ff fb34 	bl	8008fe4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800997c:	480b      	ldr	r0, [pc, #44]	; (80099ac <prvInitialiseTaskLists+0x74>)
 800997e:	f7ff fb31 	bl	8008fe4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009982:	4b0b      	ldr	r3, [pc, #44]	; (80099b0 <prvInitialiseTaskLists+0x78>)
 8009984:	4a05      	ldr	r2, [pc, #20]	; (800999c <prvInitialiseTaskLists+0x64>)
 8009986:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009988:	4b0a      	ldr	r3, [pc, #40]	; (80099b4 <prvInitialiseTaskLists+0x7c>)
 800998a:	4a05      	ldr	r2, [pc, #20]	; (80099a0 <prvInitialiseTaskLists+0x68>)
 800998c:	601a      	str	r2, [r3, #0]
}
 800998e:	bf00      	nop
 8009990:	3708      	adds	r7, #8
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	2000074c 	.word	0x2000074c
 800999c:	200007d8 	.word	0x200007d8
 80099a0:	200007ec 	.word	0x200007ec
 80099a4:	20000808 	.word	0x20000808
 80099a8:	2000081c 	.word	0x2000081c
 80099ac:	20000834 	.word	0x20000834
 80099b0:	20000800 	.word	0x20000800
 80099b4:	20000804 	.word	0x20000804

080099b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80099be:	e019      	b.n	80099f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80099c0:	f000 f9ec 	bl	8009d9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099c4:	4b10      	ldr	r3, [pc, #64]	; (8009a08 <prvCheckTasksWaitingTermination+0x50>)
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	68db      	ldr	r3, [r3, #12]
 80099ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	3304      	adds	r3, #4
 80099d0:	4618      	mov	r0, r3
 80099d2:	f7ff fb8d 	bl	80090f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80099d6:	4b0d      	ldr	r3, [pc, #52]	; (8009a0c <prvCheckTasksWaitingTermination+0x54>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	3b01      	subs	r3, #1
 80099dc:	4a0b      	ldr	r2, [pc, #44]	; (8009a0c <prvCheckTasksWaitingTermination+0x54>)
 80099de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80099e0:	4b0b      	ldr	r3, [pc, #44]	; (8009a10 <prvCheckTasksWaitingTermination+0x58>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	3b01      	subs	r3, #1
 80099e6:	4a0a      	ldr	r2, [pc, #40]	; (8009a10 <prvCheckTasksWaitingTermination+0x58>)
 80099e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80099ea:	f000 fa07 	bl	8009dfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 f810 	bl	8009a14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80099f4:	4b06      	ldr	r3, [pc, #24]	; (8009a10 <prvCheckTasksWaitingTermination+0x58>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d1e1      	bne.n	80099c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80099fc:	bf00      	nop
 80099fe:	bf00      	nop
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop
 8009a08:	2000081c 	.word	0x2000081c
 8009a0c:	20000848 	.word	0x20000848
 8009a10:	20000830 	.word	0x20000830

08009a14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d108      	bne.n	8009a38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f000 fb44 	bl	800a0b8 <vPortFree>
				vPortFree( pxTCB );
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 fb41 	bl	800a0b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009a36:	e018      	b.n	8009a6a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d103      	bne.n	8009a4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fb38 	bl	800a0b8 <vPortFree>
	}
 8009a48:	e00f      	b.n	8009a6a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a50:	2b02      	cmp	r3, #2
 8009a52:	d00a      	beq.n	8009a6a <prvDeleteTCB+0x56>
	__asm volatile
 8009a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a58:	f383 8811 	msr	BASEPRI, r3
 8009a5c:	f3bf 8f6f 	isb	sy
 8009a60:	f3bf 8f4f 	dsb	sy
 8009a64:	60fb      	str	r3, [r7, #12]
}
 8009a66:	bf00      	nop
 8009a68:	e7fe      	b.n	8009a68 <prvDeleteTCB+0x54>
	}
 8009a6a:	bf00      	nop
 8009a6c:	3710      	adds	r7, #16
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
	...

08009a74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009a74:	b480      	push	{r7}
 8009a76:	b083      	sub	sp, #12
 8009a78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a7a:	4b0c      	ldr	r3, [pc, #48]	; (8009aac <prvResetNextTaskUnblockTime+0x38>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d104      	bne.n	8009a8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009a84:	4b0a      	ldr	r3, [pc, #40]	; (8009ab0 <prvResetNextTaskUnblockTime+0x3c>)
 8009a86:	f04f 32ff 	mov.w	r2, #4294967295
 8009a8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009a8c:	e008      	b.n	8009aa0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a8e:	4b07      	ldr	r3, [pc, #28]	; (8009aac <prvResetNextTaskUnblockTime+0x38>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	4a04      	ldr	r2, [pc, #16]	; (8009ab0 <prvResetNextTaskUnblockTime+0x3c>)
 8009a9e:	6013      	str	r3, [r2, #0]
}
 8009aa0:	bf00      	nop
 8009aa2:	370c      	adds	r7, #12
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bc80      	pop	{r7}
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	20000800 	.word	0x20000800
 8009ab0:	20000868 	.word	0x20000868

08009ab4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009aba:	4b0b      	ldr	r3, [pc, #44]	; (8009ae8 <xTaskGetSchedulerState+0x34>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d102      	bne.n	8009ac8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	607b      	str	r3, [r7, #4]
 8009ac6:	e008      	b.n	8009ada <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ac8:	4b08      	ldr	r3, [pc, #32]	; (8009aec <xTaskGetSchedulerState+0x38>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d102      	bne.n	8009ad6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009ad0:	2302      	movs	r3, #2
 8009ad2:	607b      	str	r3, [r7, #4]
 8009ad4:	e001      	b.n	8009ada <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ada:	687b      	ldr	r3, [r7, #4]
	}
 8009adc:	4618      	mov	r0, r3
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bc80      	pop	{r7}
 8009ae4:	4770      	bx	lr
 8009ae6:	bf00      	nop
 8009ae8:	20000854 	.word	0x20000854
 8009aec:	20000870 	.word	0x20000870

08009af0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009afa:	4b29      	ldr	r3, [pc, #164]	; (8009ba0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b00:	4b28      	ldr	r3, [pc, #160]	; (8009ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	3304      	adds	r3, #4
 8009b06:	4618      	mov	r0, r3
 8009b08:	f7ff faf2 	bl	80090f0 <uxListRemove>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d10b      	bne.n	8009b2a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009b12:	4b24      	ldr	r3, [pc, #144]	; (8009ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b18:	2201      	movs	r2, #1
 8009b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b1e:	43da      	mvns	r2, r3
 8009b20:	4b21      	ldr	r3, [pc, #132]	; (8009ba8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4013      	ands	r3, r2
 8009b26:	4a20      	ldr	r2, [pc, #128]	; (8009ba8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009b28:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b30:	d10a      	bne.n	8009b48 <prvAddCurrentTaskToDelayedList+0x58>
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d007      	beq.n	8009b48 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b38:	4b1a      	ldr	r3, [pc, #104]	; (8009ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	3304      	adds	r3, #4
 8009b3e:	4619      	mov	r1, r3
 8009b40:	481a      	ldr	r0, [pc, #104]	; (8009bac <prvAddCurrentTaskToDelayedList+0xbc>)
 8009b42:	f7ff fa7a 	bl	800903a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b46:	e026      	b.n	8009b96 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b50:	4b14      	ldr	r3, [pc, #80]	; (8009ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68ba      	ldr	r2, [r7, #8]
 8009b56:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b58:	68ba      	ldr	r2, [r7, #8]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d209      	bcs.n	8009b74 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b60:	4b13      	ldr	r3, [pc, #76]	; (8009bb0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	4b0f      	ldr	r3, [pc, #60]	; (8009ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	3304      	adds	r3, #4
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	4610      	mov	r0, r2
 8009b6e:	f7ff fa87 	bl	8009080 <vListInsert>
}
 8009b72:	e010      	b.n	8009b96 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b74:	4b0f      	ldr	r3, [pc, #60]	; (8009bb4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009b76:	681a      	ldr	r2, [r3, #0]
 8009b78:	4b0a      	ldr	r3, [pc, #40]	; (8009ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	3304      	adds	r3, #4
 8009b7e:	4619      	mov	r1, r3
 8009b80:	4610      	mov	r0, r2
 8009b82:	f7ff fa7d 	bl	8009080 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009b86:	4b0c      	ldr	r3, [pc, #48]	; (8009bb8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	68ba      	ldr	r2, [r7, #8]
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d202      	bcs.n	8009b96 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009b90:	4a09      	ldr	r2, [pc, #36]	; (8009bb8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	6013      	str	r3, [r2, #0]
}
 8009b96:	bf00      	nop
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	2000084c 	.word	0x2000084c
 8009ba4:	20000748 	.word	0x20000748
 8009ba8:	20000850 	.word	0x20000850
 8009bac:	20000834 	.word	0x20000834
 8009bb0:	20000804 	.word	0x20000804
 8009bb4:	20000800 	.word	0x20000800
 8009bb8:	20000868 	.word	0x20000868

08009bbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b085      	sub	sp, #20
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	3b04      	subs	r3, #4
 8009bcc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009bd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	3b04      	subs	r3, #4
 8009bda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	f023 0201 	bic.w	r2, r3, #1
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	3b04      	subs	r3, #4
 8009bea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009bec:	4a08      	ldr	r2, [pc, #32]	; (8009c10 <pxPortInitialiseStack+0x54>)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	3b14      	subs	r3, #20
 8009bf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	3b20      	subs	r3, #32
 8009c02:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c04:	68fb      	ldr	r3, [r7, #12]
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3714      	adds	r7, #20
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bc80      	pop	{r7}
 8009c0e:	4770      	bx	lr
 8009c10:	08009c15 	.word	0x08009c15

08009c14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c1e:	4b12      	ldr	r3, [pc, #72]	; (8009c68 <prvTaskExitError+0x54>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c26:	d00a      	beq.n	8009c3e <prvTaskExitError+0x2a>
	__asm volatile
 8009c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c2c:	f383 8811 	msr	BASEPRI, r3
 8009c30:	f3bf 8f6f 	isb	sy
 8009c34:	f3bf 8f4f 	dsb	sy
 8009c38:	60fb      	str	r3, [r7, #12]
}
 8009c3a:	bf00      	nop
 8009c3c:	e7fe      	b.n	8009c3c <prvTaskExitError+0x28>
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	60bb      	str	r3, [r7, #8]
}
 8009c50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009c52:	bf00      	nop
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d0fc      	beq.n	8009c54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009c5a:	bf00      	nop
 8009c5c:	bf00      	nop
 8009c5e:	3714      	adds	r7, #20
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bc80      	pop	{r7}
 8009c64:	4770      	bx	lr
 8009c66:	bf00      	nop
 8009c68:	20000014 	.word	0x20000014
 8009c6c:	00000000 	.word	0x00000000

08009c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009c70:	4b07      	ldr	r3, [pc, #28]	; (8009c90 <pxCurrentTCBConst2>)
 8009c72:	6819      	ldr	r1, [r3, #0]
 8009c74:	6808      	ldr	r0, [r1, #0]
 8009c76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009c7a:	f380 8809 	msr	PSP, r0
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	f04f 0000 	mov.w	r0, #0
 8009c86:	f380 8811 	msr	BASEPRI, r0
 8009c8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009c8e:	4770      	bx	lr

08009c90 <pxCurrentTCBConst2>:
 8009c90:	20000748 	.word	0x20000748
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009c94:	bf00      	nop
 8009c96:	bf00      	nop

08009c98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009c98:	4806      	ldr	r0, [pc, #24]	; (8009cb4 <prvPortStartFirstTask+0x1c>)
 8009c9a:	6800      	ldr	r0, [r0, #0]
 8009c9c:	6800      	ldr	r0, [r0, #0]
 8009c9e:	f380 8808 	msr	MSP, r0
 8009ca2:	b662      	cpsie	i
 8009ca4:	b661      	cpsie	f
 8009ca6:	f3bf 8f4f 	dsb	sy
 8009caa:	f3bf 8f6f 	isb	sy
 8009cae:	df00      	svc	0
 8009cb0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009cb2:	bf00      	nop
 8009cb4:	e000ed08 	.word	0xe000ed08

08009cb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009cbe:	4b32      	ldr	r3, [pc, #200]	; (8009d88 <xPortStartScheduler+0xd0>)
 8009cc0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	22ff      	movs	r2, #255	; 0xff
 8009cce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009cd8:	78fb      	ldrb	r3, [r7, #3]
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009ce0:	b2da      	uxtb	r2, r3
 8009ce2:	4b2a      	ldr	r3, [pc, #168]	; (8009d8c <xPortStartScheduler+0xd4>)
 8009ce4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ce6:	4b2a      	ldr	r3, [pc, #168]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009ce8:	2207      	movs	r2, #7
 8009cea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009cec:	e009      	b.n	8009d02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009cee:	4b28      	ldr	r3, [pc, #160]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3b01      	subs	r3, #1
 8009cf4:	4a26      	ldr	r2, [pc, #152]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009cf6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009cf8:	78fb      	ldrb	r3, [r7, #3]
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	005b      	lsls	r3, r3, #1
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d02:	78fb      	ldrb	r3, [r7, #3]
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d0a:	2b80      	cmp	r3, #128	; 0x80
 8009d0c:	d0ef      	beq.n	8009cee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009d0e:	4b20      	ldr	r3, [pc, #128]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f1c3 0307 	rsb	r3, r3, #7
 8009d16:	2b04      	cmp	r3, #4
 8009d18:	d00a      	beq.n	8009d30 <xPortStartScheduler+0x78>
	__asm volatile
 8009d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d1e:	f383 8811 	msr	BASEPRI, r3
 8009d22:	f3bf 8f6f 	isb	sy
 8009d26:	f3bf 8f4f 	dsb	sy
 8009d2a:	60bb      	str	r3, [r7, #8]
}
 8009d2c:	bf00      	nop
 8009d2e:	e7fe      	b.n	8009d2e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009d30:	4b17      	ldr	r3, [pc, #92]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	021b      	lsls	r3, r3, #8
 8009d36:	4a16      	ldr	r2, [pc, #88]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009d38:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009d3a:	4b15      	ldr	r3, [pc, #84]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009d42:	4a13      	ldr	r2, [pc, #76]	; (8009d90 <xPortStartScheduler+0xd8>)
 8009d44:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	b2da      	uxtb	r2, r3
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009d4e:	4b11      	ldr	r3, [pc, #68]	; (8009d94 <xPortStartScheduler+0xdc>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	4a10      	ldr	r2, [pc, #64]	; (8009d94 <xPortStartScheduler+0xdc>)
 8009d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009d58:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009d5a:	4b0e      	ldr	r3, [pc, #56]	; (8009d94 <xPortStartScheduler+0xdc>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a0d      	ldr	r2, [pc, #52]	; (8009d94 <xPortStartScheduler+0xdc>)
 8009d60:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009d64:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009d66:	f000 f8b9 	bl	8009edc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009d6a:	4b0b      	ldr	r3, [pc, #44]	; (8009d98 <xPortStartScheduler+0xe0>)
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009d70:	f7ff ff92 	bl	8009c98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009d74:	f7ff fd6e 	bl	8009854 <vTaskSwitchContext>
	prvTaskExitError();
 8009d78:	f7ff ff4c 	bl	8009c14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3710      	adds	r7, #16
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
 8009d86:	bf00      	nop
 8009d88:	e000e400 	.word	0xe000e400
 8009d8c:	20000874 	.word	0x20000874
 8009d90:	20000878 	.word	0x20000878
 8009d94:	e000ed20 	.word	0xe000ed20
 8009d98:	20000014 	.word	0x20000014

08009d9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
	__asm volatile
 8009da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	607b      	str	r3, [r7, #4]
}
 8009db4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009db6:	4b0f      	ldr	r3, [pc, #60]	; (8009df4 <vPortEnterCritical+0x58>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	3301      	adds	r3, #1
 8009dbc:	4a0d      	ldr	r2, [pc, #52]	; (8009df4 <vPortEnterCritical+0x58>)
 8009dbe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009dc0:	4b0c      	ldr	r3, [pc, #48]	; (8009df4 <vPortEnterCritical+0x58>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d10f      	bne.n	8009de8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009dc8:	4b0b      	ldr	r3, [pc, #44]	; (8009df8 <vPortEnterCritical+0x5c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00a      	beq.n	8009de8 <vPortEnterCritical+0x4c>
	__asm volatile
 8009dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd6:	f383 8811 	msr	BASEPRI, r3
 8009dda:	f3bf 8f6f 	isb	sy
 8009dde:	f3bf 8f4f 	dsb	sy
 8009de2:	603b      	str	r3, [r7, #0]
}
 8009de4:	bf00      	nop
 8009de6:	e7fe      	b.n	8009de6 <vPortEnterCritical+0x4a>
	}
}
 8009de8:	bf00      	nop
 8009dea:	370c      	adds	r7, #12
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bc80      	pop	{r7}
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	20000014 	.word	0x20000014
 8009df8:	e000ed04 	.word	0xe000ed04

08009dfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b083      	sub	sp, #12
 8009e00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009e02:	4b11      	ldr	r3, [pc, #68]	; (8009e48 <vPortExitCritical+0x4c>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d10a      	bne.n	8009e20 <vPortExitCritical+0x24>
	__asm volatile
 8009e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0e:	f383 8811 	msr	BASEPRI, r3
 8009e12:	f3bf 8f6f 	isb	sy
 8009e16:	f3bf 8f4f 	dsb	sy
 8009e1a:	607b      	str	r3, [r7, #4]
}
 8009e1c:	bf00      	nop
 8009e1e:	e7fe      	b.n	8009e1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009e20:	4b09      	ldr	r3, [pc, #36]	; (8009e48 <vPortExitCritical+0x4c>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	3b01      	subs	r3, #1
 8009e26:	4a08      	ldr	r2, [pc, #32]	; (8009e48 <vPortExitCritical+0x4c>)
 8009e28:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009e2a:	4b07      	ldr	r3, [pc, #28]	; (8009e48 <vPortExitCritical+0x4c>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d105      	bne.n	8009e3e <vPortExitCritical+0x42>
 8009e32:	2300      	movs	r3, #0
 8009e34:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009e3c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009e3e:	bf00      	nop
 8009e40:	370c      	adds	r7, #12
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bc80      	pop	{r7}
 8009e46:	4770      	bx	lr
 8009e48:	20000014 	.word	0x20000014
 8009e4c:	00000000 	.word	0x00000000

08009e50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009e50:	f3ef 8009 	mrs	r0, PSP
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	4b0d      	ldr	r3, [pc, #52]	; (8009e90 <pxCurrentTCBConst>)
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009e60:	6010      	str	r0, [r2, #0]
 8009e62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009e66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009e6a:	f380 8811 	msr	BASEPRI, r0
 8009e6e:	f7ff fcf1 	bl	8009854 <vTaskSwitchContext>
 8009e72:	f04f 0000 	mov.w	r0, #0
 8009e76:	f380 8811 	msr	BASEPRI, r0
 8009e7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009e7e:	6819      	ldr	r1, [r3, #0]
 8009e80:	6808      	ldr	r0, [r1, #0]
 8009e82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009e86:	f380 8809 	msr	PSP, r0
 8009e8a:	f3bf 8f6f 	isb	sy
 8009e8e:	4770      	bx	lr

08009e90 <pxCurrentTCBConst>:
 8009e90:	20000748 	.word	0x20000748
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e94:	bf00      	nop
 8009e96:	bf00      	nop

08009e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea2:	f383 8811 	msr	BASEPRI, r3
 8009ea6:	f3bf 8f6f 	isb	sy
 8009eaa:	f3bf 8f4f 	dsb	sy
 8009eae:	607b      	str	r3, [r7, #4]
}
 8009eb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009eb2:	f7ff fc17 	bl	80096e4 <xTaskIncrementTick>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d003      	beq.n	8009ec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009ebc:	4b06      	ldr	r3, [pc, #24]	; (8009ed8 <xPortSysTickHandler+0x40>)
 8009ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ec2:	601a      	str	r2, [r3, #0]
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	f383 8811 	msr	BASEPRI, r3
}
 8009ece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009ed0:	bf00      	nop
 8009ed2:	3708      	adds	r7, #8
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	e000ed04 	.word	0xe000ed04

08009edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009edc:	b480      	push	{r7}
 8009ede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009ee0:	4b0a      	ldr	r3, [pc, #40]	; (8009f0c <vPortSetupTimerInterrupt+0x30>)
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009ee6:	4b0a      	ldr	r3, [pc, #40]	; (8009f10 <vPortSetupTimerInterrupt+0x34>)
 8009ee8:	2200      	movs	r2, #0
 8009eea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009eec:	4b09      	ldr	r3, [pc, #36]	; (8009f14 <vPortSetupTimerInterrupt+0x38>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a09      	ldr	r2, [pc, #36]	; (8009f18 <vPortSetupTimerInterrupt+0x3c>)
 8009ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ef6:	099b      	lsrs	r3, r3, #6
 8009ef8:	4a08      	ldr	r2, [pc, #32]	; (8009f1c <vPortSetupTimerInterrupt+0x40>)
 8009efa:	3b01      	subs	r3, #1
 8009efc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009efe:	4b03      	ldr	r3, [pc, #12]	; (8009f0c <vPortSetupTimerInterrupt+0x30>)
 8009f00:	2207      	movs	r2, #7
 8009f02:	601a      	str	r2, [r3, #0]
}
 8009f04:	bf00      	nop
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bc80      	pop	{r7}
 8009f0a:	4770      	bx	lr
 8009f0c:	e000e010 	.word	0xe000e010
 8009f10:	e000e018 	.word	0xe000e018
 8009f14:	20000008 	.word	0x20000008
 8009f18:	10624dd3 	.word	0x10624dd3
 8009f1c:	e000e014 	.word	0xe000e014

08009f20 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b08a      	sub	sp, #40	; 0x28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f2c:	f7ff fb30 	bl	8009590 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f30:	4b5b      	ldr	r3, [pc, #364]	; (800a0a0 <pvPortMalloc+0x180>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d101      	bne.n	8009f3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f38:	f000 f920 	bl	800a17c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f3c:	4b59      	ldr	r3, [pc, #356]	; (800a0a4 <pvPortMalloc+0x184>)
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4013      	ands	r3, r2
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	f040 8093 	bne.w	800a070 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d01d      	beq.n	8009f8c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009f50:	2208      	movs	r2, #8
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	4413      	add	r3, r2
 8009f56:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f003 0307 	and.w	r3, r3, #7
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d014      	beq.n	8009f8c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f023 0307 	bic.w	r3, r3, #7
 8009f68:	3308      	adds	r3, #8
 8009f6a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f003 0307 	and.w	r3, r3, #7
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d00a      	beq.n	8009f8c <pvPortMalloc+0x6c>
	__asm volatile
 8009f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f7a:	f383 8811 	msr	BASEPRI, r3
 8009f7e:	f3bf 8f6f 	isb	sy
 8009f82:	f3bf 8f4f 	dsb	sy
 8009f86:	617b      	str	r3, [r7, #20]
}
 8009f88:	bf00      	nop
 8009f8a:	e7fe      	b.n	8009f8a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d06e      	beq.n	800a070 <pvPortMalloc+0x150>
 8009f92:	4b45      	ldr	r3, [pc, #276]	; (800a0a8 <pvPortMalloc+0x188>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d869      	bhi.n	800a070 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009f9c:	4b43      	ldr	r3, [pc, #268]	; (800a0ac <pvPortMalloc+0x18c>)
 8009f9e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009fa0:	4b42      	ldr	r3, [pc, #264]	; (800a0ac <pvPortMalloc+0x18c>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fa6:	e004      	b.n	8009fb2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d903      	bls.n	8009fc4 <pvPortMalloc+0xa4>
 8009fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d1f1      	bne.n	8009fa8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009fc4:	4b36      	ldr	r3, [pc, #216]	; (800a0a0 <pvPortMalloc+0x180>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d050      	beq.n	800a070 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009fce:	6a3b      	ldr	r3, [r7, #32]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2208      	movs	r2, #8
 8009fd4:	4413      	add	r3, r2
 8009fd6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe2:	685a      	ldr	r2, [r3, #4]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	1ad2      	subs	r2, r2, r3
 8009fe8:	2308      	movs	r3, #8
 8009fea:	005b      	lsls	r3, r3, #1
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d91f      	bls.n	800a030 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009ff0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4413      	add	r3, r2
 8009ff6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ff8:	69bb      	ldr	r3, [r7, #24]
 8009ffa:	f003 0307 	and.w	r3, r3, #7
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00a      	beq.n	800a018 <pvPortMalloc+0xf8>
	__asm volatile
 800a002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a006:	f383 8811 	msr	BASEPRI, r3
 800a00a:	f3bf 8f6f 	isb	sy
 800a00e:	f3bf 8f4f 	dsb	sy
 800a012:	613b      	str	r3, [r7, #16]
}
 800a014:	bf00      	nop
 800a016:	e7fe      	b.n	800a016 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a01a:	685a      	ldr	r2, [r3, #4]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	1ad2      	subs	r2, r2, r3
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a02a:	69b8      	ldr	r0, [r7, #24]
 800a02c:	f000 f908 	bl	800a240 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a030:	4b1d      	ldr	r3, [pc, #116]	; (800a0a8 <pvPortMalloc+0x188>)
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	1ad3      	subs	r3, r2, r3
 800a03a:	4a1b      	ldr	r2, [pc, #108]	; (800a0a8 <pvPortMalloc+0x188>)
 800a03c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a03e:	4b1a      	ldr	r3, [pc, #104]	; (800a0a8 <pvPortMalloc+0x188>)
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	4b1b      	ldr	r3, [pc, #108]	; (800a0b0 <pvPortMalloc+0x190>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	429a      	cmp	r2, r3
 800a048:	d203      	bcs.n	800a052 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a04a:	4b17      	ldr	r3, [pc, #92]	; (800a0a8 <pvPortMalloc+0x188>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a18      	ldr	r2, [pc, #96]	; (800a0b0 <pvPortMalloc+0x190>)
 800a050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	4b13      	ldr	r3, [pc, #76]	; (800a0a4 <pvPortMalloc+0x184>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	431a      	orrs	r2, r3
 800a05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a062:	2200      	movs	r2, #0
 800a064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a066:	4b13      	ldr	r3, [pc, #76]	; (800a0b4 <pvPortMalloc+0x194>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3301      	adds	r3, #1
 800a06c:	4a11      	ldr	r2, [pc, #68]	; (800a0b4 <pvPortMalloc+0x194>)
 800a06e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a070:	f7ff fa9c 	bl	80095ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a074:	69fb      	ldr	r3, [r7, #28]
 800a076:	f003 0307 	and.w	r3, r3, #7
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00a      	beq.n	800a094 <pvPortMalloc+0x174>
	__asm volatile
 800a07e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a082:	f383 8811 	msr	BASEPRI, r3
 800a086:	f3bf 8f6f 	isb	sy
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	60fb      	str	r3, [r7, #12]
}
 800a090:	bf00      	nop
 800a092:	e7fe      	b.n	800a092 <pvPortMalloc+0x172>
	return pvReturn;
 800a094:	69fb      	ldr	r3, [r7, #28]
}
 800a096:	4618      	mov	r0, r3
 800a098:	3728      	adds	r7, #40	; 0x28
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
 800a09e:	bf00      	nop
 800a0a0:	20001484 	.word	0x20001484
 800a0a4:	20001498 	.word	0x20001498
 800a0a8:	20001488 	.word	0x20001488
 800a0ac:	2000147c 	.word	0x2000147c
 800a0b0:	2000148c 	.word	0x2000148c
 800a0b4:	20001490 	.word	0x20001490

0800a0b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d04d      	beq.n	800a166 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a0ca:	2308      	movs	r3, #8
 800a0cc:	425b      	negs	r3, r3
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	685a      	ldr	r2, [r3, #4]
 800a0dc:	4b24      	ldr	r3, [pc, #144]	; (800a170 <vPortFree+0xb8>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4013      	ands	r3, r2
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d10a      	bne.n	800a0fc <vPortFree+0x44>
	__asm volatile
 800a0e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	60fb      	str	r3, [r7, #12]
}
 800a0f8:	bf00      	nop
 800a0fa:	e7fe      	b.n	800a0fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00a      	beq.n	800a11a <vPortFree+0x62>
	__asm volatile
 800a104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a108:	f383 8811 	msr	BASEPRI, r3
 800a10c:	f3bf 8f6f 	isb	sy
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	60bb      	str	r3, [r7, #8]
}
 800a116:	bf00      	nop
 800a118:	e7fe      	b.n	800a118 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	685a      	ldr	r2, [r3, #4]
 800a11e:	4b14      	ldr	r3, [pc, #80]	; (800a170 <vPortFree+0xb8>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4013      	ands	r3, r2
 800a124:	2b00      	cmp	r3, #0
 800a126:	d01e      	beq.n	800a166 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d11a      	bne.n	800a166 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	685a      	ldr	r2, [r3, #4]
 800a134:	4b0e      	ldr	r3, [pc, #56]	; (800a170 <vPortFree+0xb8>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	43db      	mvns	r3, r3
 800a13a:	401a      	ands	r2, r3
 800a13c:	693b      	ldr	r3, [r7, #16]
 800a13e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a140:	f7ff fa26 	bl	8009590 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	685a      	ldr	r2, [r3, #4]
 800a148:	4b0a      	ldr	r3, [pc, #40]	; (800a174 <vPortFree+0xbc>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4413      	add	r3, r2
 800a14e:	4a09      	ldr	r2, [pc, #36]	; (800a174 <vPortFree+0xbc>)
 800a150:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a152:	6938      	ldr	r0, [r7, #16]
 800a154:	f000 f874 	bl	800a240 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a158:	4b07      	ldr	r3, [pc, #28]	; (800a178 <vPortFree+0xc0>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	3301      	adds	r3, #1
 800a15e:	4a06      	ldr	r2, [pc, #24]	; (800a178 <vPortFree+0xc0>)
 800a160:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a162:	f7ff fa23 	bl	80095ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a166:	bf00      	nop
 800a168:	3718      	adds	r7, #24
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}
 800a16e:	bf00      	nop
 800a170:	20001498 	.word	0x20001498
 800a174:	20001488 	.word	0x20001488
 800a178:	20001494 	.word	0x20001494

0800a17c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a17c:	b480      	push	{r7}
 800a17e:	b085      	sub	sp, #20
 800a180:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a182:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a186:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a188:	4b27      	ldr	r3, [pc, #156]	; (800a228 <prvHeapInit+0xac>)
 800a18a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f003 0307 	and.w	r3, r3, #7
 800a192:	2b00      	cmp	r3, #0
 800a194:	d00c      	beq.n	800a1b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	3307      	adds	r3, #7
 800a19a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f023 0307 	bic.w	r3, r3, #7
 800a1a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	1ad3      	subs	r3, r2, r3
 800a1aa:	4a1f      	ldr	r2, [pc, #124]	; (800a228 <prvHeapInit+0xac>)
 800a1ac:	4413      	add	r3, r2
 800a1ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a1b4:	4a1d      	ldr	r2, [pc, #116]	; (800a22c <prvHeapInit+0xb0>)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a1ba:	4b1c      	ldr	r3, [pc, #112]	; (800a22c <prvHeapInit+0xb0>)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	4413      	add	r3, r2
 800a1c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a1c8:	2208      	movs	r2, #8
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	1a9b      	subs	r3, r3, r2
 800a1ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f023 0307 	bic.w	r3, r3, #7
 800a1d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	4a15      	ldr	r2, [pc, #84]	; (800a230 <prvHeapInit+0xb4>)
 800a1dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a1de:	4b14      	ldr	r3, [pc, #80]	; (800a230 <prvHeapInit+0xb4>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a1e6:	4b12      	ldr	r3, [pc, #72]	; (800a230 <prvHeapInit+0xb4>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	1ad2      	subs	r2, r2, r3
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a1fc:	4b0c      	ldr	r3, [pc, #48]	; (800a230 <prvHeapInit+0xb4>)
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	4a0a      	ldr	r2, [pc, #40]	; (800a234 <prvHeapInit+0xb8>)
 800a20a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	4a09      	ldr	r2, [pc, #36]	; (800a238 <prvHeapInit+0xbc>)
 800a212:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a214:	4b09      	ldr	r3, [pc, #36]	; (800a23c <prvHeapInit+0xc0>)
 800a216:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a21a:	601a      	str	r2, [r3, #0]
}
 800a21c:	bf00      	nop
 800a21e:	3714      	adds	r7, #20
 800a220:	46bd      	mov	sp, r7
 800a222:	bc80      	pop	{r7}
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	2000087c 	.word	0x2000087c
 800a22c:	2000147c 	.word	0x2000147c
 800a230:	20001484 	.word	0x20001484
 800a234:	2000148c 	.word	0x2000148c
 800a238:	20001488 	.word	0x20001488
 800a23c:	20001498 	.word	0x20001498

0800a240 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a248:	4b27      	ldr	r3, [pc, #156]	; (800a2e8 <prvInsertBlockIntoFreeList+0xa8>)
 800a24a:	60fb      	str	r3, [r7, #12]
 800a24c:	e002      	b.n	800a254 <prvInsertBlockIntoFreeList+0x14>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	60fb      	str	r3, [r7, #12]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d8f7      	bhi.n	800a24e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	68ba      	ldr	r2, [r7, #8]
 800a268:	4413      	add	r3, r2
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d108      	bne.n	800a282 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	685a      	ldr	r2, [r3, #4]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	441a      	add	r2, r3
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	68ba      	ldr	r2, [r7, #8]
 800a28c:	441a      	add	r2, r3
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	429a      	cmp	r2, r3
 800a294:	d118      	bne.n	800a2c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	4b14      	ldr	r3, [pc, #80]	; (800a2ec <prvInsertBlockIntoFreeList+0xac>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d00d      	beq.n	800a2be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	685a      	ldr	r2, [r3, #4]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	441a      	add	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	e008      	b.n	800a2d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a2be:	4b0b      	ldr	r3, [pc, #44]	; (800a2ec <prvInsertBlockIntoFreeList+0xac>)
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	601a      	str	r2, [r3, #0]
 800a2c6:	e003      	b.n	800a2d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	d002      	beq.n	800a2de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2de:	bf00      	nop
 800a2e0:	3714      	adds	r7, #20
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bc80      	pop	{r7}
 800a2e6:	4770      	bx	lr
 800a2e8:	2000147c 	.word	0x2000147c
 800a2ec:	20001484 	.word	0x20001484

0800a2f0 <siprintf>:
 800a2f0:	b40e      	push	{r1, r2, r3}
 800a2f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a2f6:	b500      	push	{lr}
 800a2f8:	b09c      	sub	sp, #112	; 0x70
 800a2fa:	ab1d      	add	r3, sp, #116	; 0x74
 800a2fc:	9002      	str	r0, [sp, #8]
 800a2fe:	9006      	str	r0, [sp, #24]
 800a300:	9107      	str	r1, [sp, #28]
 800a302:	9104      	str	r1, [sp, #16]
 800a304:	4808      	ldr	r0, [pc, #32]	; (800a328 <siprintf+0x38>)
 800a306:	4909      	ldr	r1, [pc, #36]	; (800a32c <siprintf+0x3c>)
 800a308:	f853 2b04 	ldr.w	r2, [r3], #4
 800a30c:	9105      	str	r1, [sp, #20]
 800a30e:	6800      	ldr	r0, [r0, #0]
 800a310:	a902      	add	r1, sp, #8
 800a312:	9301      	str	r3, [sp, #4]
 800a314:	f000 f99c 	bl	800a650 <_svfiprintf_r>
 800a318:	2200      	movs	r2, #0
 800a31a:	9b02      	ldr	r3, [sp, #8]
 800a31c:	701a      	strb	r2, [r3, #0]
 800a31e:	b01c      	add	sp, #112	; 0x70
 800a320:	f85d eb04 	ldr.w	lr, [sp], #4
 800a324:	b003      	add	sp, #12
 800a326:	4770      	bx	lr
 800a328:	20000064 	.word	0x20000064
 800a32c:	ffff0208 	.word	0xffff0208

0800a330 <memset>:
 800a330:	4603      	mov	r3, r0
 800a332:	4402      	add	r2, r0
 800a334:	4293      	cmp	r3, r2
 800a336:	d100      	bne.n	800a33a <memset+0xa>
 800a338:	4770      	bx	lr
 800a33a:	f803 1b01 	strb.w	r1, [r3], #1
 800a33e:	e7f9      	b.n	800a334 <memset+0x4>

0800a340 <__errno>:
 800a340:	4b01      	ldr	r3, [pc, #4]	; (800a348 <__errno+0x8>)
 800a342:	6818      	ldr	r0, [r3, #0]
 800a344:	4770      	bx	lr
 800a346:	bf00      	nop
 800a348:	20000064 	.word	0x20000064

0800a34c <__libc_init_array>:
 800a34c:	b570      	push	{r4, r5, r6, lr}
 800a34e:	2600      	movs	r6, #0
 800a350:	4d0c      	ldr	r5, [pc, #48]	; (800a384 <__libc_init_array+0x38>)
 800a352:	4c0d      	ldr	r4, [pc, #52]	; (800a388 <__libc_init_array+0x3c>)
 800a354:	1b64      	subs	r4, r4, r5
 800a356:	10a4      	asrs	r4, r4, #2
 800a358:	42a6      	cmp	r6, r4
 800a35a:	d109      	bne.n	800a370 <__libc_init_array+0x24>
 800a35c:	f000 fcc0 	bl	800ace0 <_init>
 800a360:	2600      	movs	r6, #0
 800a362:	4d0a      	ldr	r5, [pc, #40]	; (800a38c <__libc_init_array+0x40>)
 800a364:	4c0a      	ldr	r4, [pc, #40]	; (800a390 <__libc_init_array+0x44>)
 800a366:	1b64      	subs	r4, r4, r5
 800a368:	10a4      	asrs	r4, r4, #2
 800a36a:	42a6      	cmp	r6, r4
 800a36c:	d105      	bne.n	800a37a <__libc_init_array+0x2e>
 800a36e:	bd70      	pop	{r4, r5, r6, pc}
 800a370:	f855 3b04 	ldr.w	r3, [r5], #4
 800a374:	4798      	blx	r3
 800a376:	3601      	adds	r6, #1
 800a378:	e7ee      	b.n	800a358 <__libc_init_array+0xc>
 800a37a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a37e:	4798      	blx	r3
 800a380:	3601      	adds	r6, #1
 800a382:	e7f2      	b.n	800a36a <__libc_init_array+0x1e>
 800a384:	0800adf0 	.word	0x0800adf0
 800a388:	0800adf0 	.word	0x0800adf0
 800a38c:	0800adf0 	.word	0x0800adf0
 800a390:	0800adf4 	.word	0x0800adf4

0800a394 <__retarget_lock_acquire_recursive>:
 800a394:	4770      	bx	lr

0800a396 <__retarget_lock_release_recursive>:
 800a396:	4770      	bx	lr

0800a398 <memcpy>:
 800a398:	440a      	add	r2, r1
 800a39a:	4291      	cmp	r1, r2
 800a39c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3a0:	d100      	bne.n	800a3a4 <memcpy+0xc>
 800a3a2:	4770      	bx	lr
 800a3a4:	b510      	push	{r4, lr}
 800a3a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3aa:	4291      	cmp	r1, r2
 800a3ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3b0:	d1f9      	bne.n	800a3a6 <memcpy+0xe>
 800a3b2:	bd10      	pop	{r4, pc}

0800a3b4 <_free_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	2900      	cmp	r1, #0
 800a3ba:	d040      	beq.n	800a43e <_free_r+0x8a>
 800a3bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3c0:	1f0c      	subs	r4, r1, #4
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	bfb8      	it	lt
 800a3c6:	18e4      	addlt	r4, r4, r3
 800a3c8:	f000 f8dc 	bl	800a584 <__malloc_lock>
 800a3cc:	4a1c      	ldr	r2, [pc, #112]	; (800a440 <_free_r+0x8c>)
 800a3ce:	6813      	ldr	r3, [r2, #0]
 800a3d0:	b933      	cbnz	r3, 800a3e0 <_free_r+0x2c>
 800a3d2:	6063      	str	r3, [r4, #4]
 800a3d4:	6014      	str	r4, [r2, #0]
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3dc:	f000 b8d8 	b.w	800a590 <__malloc_unlock>
 800a3e0:	42a3      	cmp	r3, r4
 800a3e2:	d908      	bls.n	800a3f6 <_free_r+0x42>
 800a3e4:	6820      	ldr	r0, [r4, #0]
 800a3e6:	1821      	adds	r1, r4, r0
 800a3e8:	428b      	cmp	r3, r1
 800a3ea:	bf01      	itttt	eq
 800a3ec:	6819      	ldreq	r1, [r3, #0]
 800a3ee:	685b      	ldreq	r3, [r3, #4]
 800a3f0:	1809      	addeq	r1, r1, r0
 800a3f2:	6021      	streq	r1, [r4, #0]
 800a3f4:	e7ed      	b.n	800a3d2 <_free_r+0x1e>
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	b10b      	cbz	r3, 800a400 <_free_r+0x4c>
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	d9fa      	bls.n	800a3f6 <_free_r+0x42>
 800a400:	6811      	ldr	r1, [r2, #0]
 800a402:	1850      	adds	r0, r2, r1
 800a404:	42a0      	cmp	r0, r4
 800a406:	d10b      	bne.n	800a420 <_free_r+0x6c>
 800a408:	6820      	ldr	r0, [r4, #0]
 800a40a:	4401      	add	r1, r0
 800a40c:	1850      	adds	r0, r2, r1
 800a40e:	4283      	cmp	r3, r0
 800a410:	6011      	str	r1, [r2, #0]
 800a412:	d1e0      	bne.n	800a3d6 <_free_r+0x22>
 800a414:	6818      	ldr	r0, [r3, #0]
 800a416:	685b      	ldr	r3, [r3, #4]
 800a418:	4408      	add	r0, r1
 800a41a:	6010      	str	r0, [r2, #0]
 800a41c:	6053      	str	r3, [r2, #4]
 800a41e:	e7da      	b.n	800a3d6 <_free_r+0x22>
 800a420:	d902      	bls.n	800a428 <_free_r+0x74>
 800a422:	230c      	movs	r3, #12
 800a424:	602b      	str	r3, [r5, #0]
 800a426:	e7d6      	b.n	800a3d6 <_free_r+0x22>
 800a428:	6820      	ldr	r0, [r4, #0]
 800a42a:	1821      	adds	r1, r4, r0
 800a42c:	428b      	cmp	r3, r1
 800a42e:	bf01      	itttt	eq
 800a430:	6819      	ldreq	r1, [r3, #0]
 800a432:	685b      	ldreq	r3, [r3, #4]
 800a434:	1809      	addeq	r1, r1, r0
 800a436:	6021      	streq	r1, [r4, #0]
 800a438:	6063      	str	r3, [r4, #4]
 800a43a:	6054      	str	r4, [r2, #4]
 800a43c:	e7cb      	b.n	800a3d6 <_free_r+0x22>
 800a43e:	bd38      	pop	{r3, r4, r5, pc}
 800a440:	200015dc 	.word	0x200015dc

0800a444 <sbrk_aligned>:
 800a444:	b570      	push	{r4, r5, r6, lr}
 800a446:	4e0e      	ldr	r6, [pc, #56]	; (800a480 <sbrk_aligned+0x3c>)
 800a448:	460c      	mov	r4, r1
 800a44a:	6831      	ldr	r1, [r6, #0]
 800a44c:	4605      	mov	r5, r0
 800a44e:	b911      	cbnz	r1, 800a456 <sbrk_aligned+0x12>
 800a450:	f000 fbaa 	bl	800aba8 <_sbrk_r>
 800a454:	6030      	str	r0, [r6, #0]
 800a456:	4621      	mov	r1, r4
 800a458:	4628      	mov	r0, r5
 800a45a:	f000 fba5 	bl	800aba8 <_sbrk_r>
 800a45e:	1c43      	adds	r3, r0, #1
 800a460:	d00a      	beq.n	800a478 <sbrk_aligned+0x34>
 800a462:	1cc4      	adds	r4, r0, #3
 800a464:	f024 0403 	bic.w	r4, r4, #3
 800a468:	42a0      	cmp	r0, r4
 800a46a:	d007      	beq.n	800a47c <sbrk_aligned+0x38>
 800a46c:	1a21      	subs	r1, r4, r0
 800a46e:	4628      	mov	r0, r5
 800a470:	f000 fb9a 	bl	800aba8 <_sbrk_r>
 800a474:	3001      	adds	r0, #1
 800a476:	d101      	bne.n	800a47c <sbrk_aligned+0x38>
 800a478:	f04f 34ff 	mov.w	r4, #4294967295
 800a47c:	4620      	mov	r0, r4
 800a47e:	bd70      	pop	{r4, r5, r6, pc}
 800a480:	200015e0 	.word	0x200015e0

0800a484 <_malloc_r>:
 800a484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a488:	1ccd      	adds	r5, r1, #3
 800a48a:	f025 0503 	bic.w	r5, r5, #3
 800a48e:	3508      	adds	r5, #8
 800a490:	2d0c      	cmp	r5, #12
 800a492:	bf38      	it	cc
 800a494:	250c      	movcc	r5, #12
 800a496:	2d00      	cmp	r5, #0
 800a498:	4607      	mov	r7, r0
 800a49a:	db01      	blt.n	800a4a0 <_malloc_r+0x1c>
 800a49c:	42a9      	cmp	r1, r5
 800a49e:	d905      	bls.n	800a4ac <_malloc_r+0x28>
 800a4a0:	230c      	movs	r3, #12
 800a4a2:	2600      	movs	r6, #0
 800a4a4:	603b      	str	r3, [r7, #0]
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a580 <_malloc_r+0xfc>
 800a4b0:	f000 f868 	bl	800a584 <__malloc_lock>
 800a4b4:	f8d8 3000 	ldr.w	r3, [r8]
 800a4b8:	461c      	mov	r4, r3
 800a4ba:	bb5c      	cbnz	r4, 800a514 <_malloc_r+0x90>
 800a4bc:	4629      	mov	r1, r5
 800a4be:	4638      	mov	r0, r7
 800a4c0:	f7ff ffc0 	bl	800a444 <sbrk_aligned>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	4604      	mov	r4, r0
 800a4c8:	d155      	bne.n	800a576 <_malloc_r+0xf2>
 800a4ca:	f8d8 4000 	ldr.w	r4, [r8]
 800a4ce:	4626      	mov	r6, r4
 800a4d0:	2e00      	cmp	r6, #0
 800a4d2:	d145      	bne.n	800a560 <_malloc_r+0xdc>
 800a4d4:	2c00      	cmp	r4, #0
 800a4d6:	d048      	beq.n	800a56a <_malloc_r+0xe6>
 800a4d8:	6823      	ldr	r3, [r4, #0]
 800a4da:	4631      	mov	r1, r6
 800a4dc:	4638      	mov	r0, r7
 800a4de:	eb04 0903 	add.w	r9, r4, r3
 800a4e2:	f000 fb61 	bl	800aba8 <_sbrk_r>
 800a4e6:	4581      	cmp	r9, r0
 800a4e8:	d13f      	bne.n	800a56a <_malloc_r+0xe6>
 800a4ea:	6821      	ldr	r1, [r4, #0]
 800a4ec:	4638      	mov	r0, r7
 800a4ee:	1a6d      	subs	r5, r5, r1
 800a4f0:	4629      	mov	r1, r5
 800a4f2:	f7ff ffa7 	bl	800a444 <sbrk_aligned>
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	d037      	beq.n	800a56a <_malloc_r+0xe6>
 800a4fa:	6823      	ldr	r3, [r4, #0]
 800a4fc:	442b      	add	r3, r5
 800a4fe:	6023      	str	r3, [r4, #0]
 800a500:	f8d8 3000 	ldr.w	r3, [r8]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d038      	beq.n	800a57a <_malloc_r+0xf6>
 800a508:	685a      	ldr	r2, [r3, #4]
 800a50a:	42a2      	cmp	r2, r4
 800a50c:	d12b      	bne.n	800a566 <_malloc_r+0xe2>
 800a50e:	2200      	movs	r2, #0
 800a510:	605a      	str	r2, [r3, #4]
 800a512:	e00f      	b.n	800a534 <_malloc_r+0xb0>
 800a514:	6822      	ldr	r2, [r4, #0]
 800a516:	1b52      	subs	r2, r2, r5
 800a518:	d41f      	bmi.n	800a55a <_malloc_r+0xd6>
 800a51a:	2a0b      	cmp	r2, #11
 800a51c:	d917      	bls.n	800a54e <_malloc_r+0xca>
 800a51e:	1961      	adds	r1, r4, r5
 800a520:	42a3      	cmp	r3, r4
 800a522:	6025      	str	r5, [r4, #0]
 800a524:	bf18      	it	ne
 800a526:	6059      	strne	r1, [r3, #4]
 800a528:	6863      	ldr	r3, [r4, #4]
 800a52a:	bf08      	it	eq
 800a52c:	f8c8 1000 	streq.w	r1, [r8]
 800a530:	5162      	str	r2, [r4, r5]
 800a532:	604b      	str	r3, [r1, #4]
 800a534:	4638      	mov	r0, r7
 800a536:	f104 060b 	add.w	r6, r4, #11
 800a53a:	f000 f829 	bl	800a590 <__malloc_unlock>
 800a53e:	f026 0607 	bic.w	r6, r6, #7
 800a542:	1d23      	adds	r3, r4, #4
 800a544:	1af2      	subs	r2, r6, r3
 800a546:	d0ae      	beq.n	800a4a6 <_malloc_r+0x22>
 800a548:	1b9b      	subs	r3, r3, r6
 800a54a:	50a3      	str	r3, [r4, r2]
 800a54c:	e7ab      	b.n	800a4a6 <_malloc_r+0x22>
 800a54e:	42a3      	cmp	r3, r4
 800a550:	6862      	ldr	r2, [r4, #4]
 800a552:	d1dd      	bne.n	800a510 <_malloc_r+0x8c>
 800a554:	f8c8 2000 	str.w	r2, [r8]
 800a558:	e7ec      	b.n	800a534 <_malloc_r+0xb0>
 800a55a:	4623      	mov	r3, r4
 800a55c:	6864      	ldr	r4, [r4, #4]
 800a55e:	e7ac      	b.n	800a4ba <_malloc_r+0x36>
 800a560:	4634      	mov	r4, r6
 800a562:	6876      	ldr	r6, [r6, #4]
 800a564:	e7b4      	b.n	800a4d0 <_malloc_r+0x4c>
 800a566:	4613      	mov	r3, r2
 800a568:	e7cc      	b.n	800a504 <_malloc_r+0x80>
 800a56a:	230c      	movs	r3, #12
 800a56c:	4638      	mov	r0, r7
 800a56e:	603b      	str	r3, [r7, #0]
 800a570:	f000 f80e 	bl	800a590 <__malloc_unlock>
 800a574:	e797      	b.n	800a4a6 <_malloc_r+0x22>
 800a576:	6025      	str	r5, [r4, #0]
 800a578:	e7dc      	b.n	800a534 <_malloc_r+0xb0>
 800a57a:	605b      	str	r3, [r3, #4]
 800a57c:	deff      	udf	#255	; 0xff
 800a57e:	bf00      	nop
 800a580:	200015dc 	.word	0x200015dc

0800a584 <__malloc_lock>:
 800a584:	4801      	ldr	r0, [pc, #4]	; (800a58c <__malloc_lock+0x8>)
 800a586:	f7ff bf05 	b.w	800a394 <__retarget_lock_acquire_recursive>
 800a58a:	bf00      	nop
 800a58c:	200015d8 	.word	0x200015d8

0800a590 <__malloc_unlock>:
 800a590:	4801      	ldr	r0, [pc, #4]	; (800a598 <__malloc_unlock+0x8>)
 800a592:	f7ff bf00 	b.w	800a396 <__retarget_lock_release_recursive>
 800a596:	bf00      	nop
 800a598:	200015d8 	.word	0x200015d8

0800a59c <__ssputs_r>:
 800a59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5a0:	461f      	mov	r7, r3
 800a5a2:	688e      	ldr	r6, [r1, #8]
 800a5a4:	4682      	mov	sl, r0
 800a5a6:	42be      	cmp	r6, r7
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	4690      	mov	r8, r2
 800a5ac:	680b      	ldr	r3, [r1, #0]
 800a5ae:	d82c      	bhi.n	800a60a <__ssputs_r+0x6e>
 800a5b0:	898a      	ldrh	r2, [r1, #12]
 800a5b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5b6:	d026      	beq.n	800a606 <__ssputs_r+0x6a>
 800a5b8:	6965      	ldr	r5, [r4, #20]
 800a5ba:	6909      	ldr	r1, [r1, #16]
 800a5bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5c0:	eba3 0901 	sub.w	r9, r3, r1
 800a5c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5c8:	1c7b      	adds	r3, r7, #1
 800a5ca:	444b      	add	r3, r9
 800a5cc:	106d      	asrs	r5, r5, #1
 800a5ce:	429d      	cmp	r5, r3
 800a5d0:	bf38      	it	cc
 800a5d2:	461d      	movcc	r5, r3
 800a5d4:	0553      	lsls	r3, r2, #21
 800a5d6:	d527      	bpl.n	800a628 <__ssputs_r+0x8c>
 800a5d8:	4629      	mov	r1, r5
 800a5da:	f7ff ff53 	bl	800a484 <_malloc_r>
 800a5de:	4606      	mov	r6, r0
 800a5e0:	b360      	cbz	r0, 800a63c <__ssputs_r+0xa0>
 800a5e2:	464a      	mov	r2, r9
 800a5e4:	6921      	ldr	r1, [r4, #16]
 800a5e6:	f7ff fed7 	bl	800a398 <memcpy>
 800a5ea:	89a3      	ldrh	r3, [r4, #12]
 800a5ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a5f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5f4:	81a3      	strh	r3, [r4, #12]
 800a5f6:	6126      	str	r6, [r4, #16]
 800a5f8:	444e      	add	r6, r9
 800a5fa:	6026      	str	r6, [r4, #0]
 800a5fc:	463e      	mov	r6, r7
 800a5fe:	6165      	str	r5, [r4, #20]
 800a600:	eba5 0509 	sub.w	r5, r5, r9
 800a604:	60a5      	str	r5, [r4, #8]
 800a606:	42be      	cmp	r6, r7
 800a608:	d900      	bls.n	800a60c <__ssputs_r+0x70>
 800a60a:	463e      	mov	r6, r7
 800a60c:	4632      	mov	r2, r6
 800a60e:	4641      	mov	r1, r8
 800a610:	6820      	ldr	r0, [r4, #0]
 800a612:	f000 faaf 	bl	800ab74 <memmove>
 800a616:	2000      	movs	r0, #0
 800a618:	68a3      	ldr	r3, [r4, #8]
 800a61a:	1b9b      	subs	r3, r3, r6
 800a61c:	60a3      	str	r3, [r4, #8]
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	4433      	add	r3, r6
 800a622:	6023      	str	r3, [r4, #0]
 800a624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a628:	462a      	mov	r2, r5
 800a62a:	f000 fadb 	bl	800abe4 <_realloc_r>
 800a62e:	4606      	mov	r6, r0
 800a630:	2800      	cmp	r0, #0
 800a632:	d1e0      	bne.n	800a5f6 <__ssputs_r+0x5a>
 800a634:	4650      	mov	r0, sl
 800a636:	6921      	ldr	r1, [r4, #16]
 800a638:	f7ff febc 	bl	800a3b4 <_free_r>
 800a63c:	230c      	movs	r3, #12
 800a63e:	f8ca 3000 	str.w	r3, [sl]
 800a642:	89a3      	ldrh	r3, [r4, #12]
 800a644:	f04f 30ff 	mov.w	r0, #4294967295
 800a648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a64c:	81a3      	strh	r3, [r4, #12]
 800a64e:	e7e9      	b.n	800a624 <__ssputs_r+0x88>

0800a650 <_svfiprintf_r>:
 800a650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a654:	4698      	mov	r8, r3
 800a656:	898b      	ldrh	r3, [r1, #12]
 800a658:	4607      	mov	r7, r0
 800a65a:	061b      	lsls	r3, r3, #24
 800a65c:	460d      	mov	r5, r1
 800a65e:	4614      	mov	r4, r2
 800a660:	b09d      	sub	sp, #116	; 0x74
 800a662:	d50e      	bpl.n	800a682 <_svfiprintf_r+0x32>
 800a664:	690b      	ldr	r3, [r1, #16]
 800a666:	b963      	cbnz	r3, 800a682 <_svfiprintf_r+0x32>
 800a668:	2140      	movs	r1, #64	; 0x40
 800a66a:	f7ff ff0b 	bl	800a484 <_malloc_r>
 800a66e:	6028      	str	r0, [r5, #0]
 800a670:	6128      	str	r0, [r5, #16]
 800a672:	b920      	cbnz	r0, 800a67e <_svfiprintf_r+0x2e>
 800a674:	230c      	movs	r3, #12
 800a676:	603b      	str	r3, [r7, #0]
 800a678:	f04f 30ff 	mov.w	r0, #4294967295
 800a67c:	e0d0      	b.n	800a820 <_svfiprintf_r+0x1d0>
 800a67e:	2340      	movs	r3, #64	; 0x40
 800a680:	616b      	str	r3, [r5, #20]
 800a682:	2300      	movs	r3, #0
 800a684:	9309      	str	r3, [sp, #36]	; 0x24
 800a686:	2320      	movs	r3, #32
 800a688:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a68c:	2330      	movs	r3, #48	; 0x30
 800a68e:	f04f 0901 	mov.w	r9, #1
 800a692:	f8cd 800c 	str.w	r8, [sp, #12]
 800a696:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800a838 <_svfiprintf_r+0x1e8>
 800a69a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a69e:	4623      	mov	r3, r4
 800a6a0:	469a      	mov	sl, r3
 800a6a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6a6:	b10a      	cbz	r2, 800a6ac <_svfiprintf_r+0x5c>
 800a6a8:	2a25      	cmp	r2, #37	; 0x25
 800a6aa:	d1f9      	bne.n	800a6a0 <_svfiprintf_r+0x50>
 800a6ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a6b0:	d00b      	beq.n	800a6ca <_svfiprintf_r+0x7a>
 800a6b2:	465b      	mov	r3, fp
 800a6b4:	4622      	mov	r2, r4
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	4638      	mov	r0, r7
 800a6ba:	f7ff ff6f 	bl	800a59c <__ssputs_r>
 800a6be:	3001      	adds	r0, #1
 800a6c0:	f000 80a9 	beq.w	800a816 <_svfiprintf_r+0x1c6>
 800a6c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6c6:	445a      	add	r2, fp
 800a6c8:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 80a1 	beq.w	800a816 <_svfiprintf_r+0x1c6>
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6de:	f10a 0a01 	add.w	sl, sl, #1
 800a6e2:	9304      	str	r3, [sp, #16]
 800a6e4:	9307      	str	r3, [sp, #28]
 800a6e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6ea:	931a      	str	r3, [sp, #104]	; 0x68
 800a6ec:	4654      	mov	r4, sl
 800a6ee:	2205      	movs	r2, #5
 800a6f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6f4:	4850      	ldr	r0, [pc, #320]	; (800a838 <_svfiprintf_r+0x1e8>)
 800a6f6:	f000 fa67 	bl	800abc8 <memchr>
 800a6fa:	9a04      	ldr	r2, [sp, #16]
 800a6fc:	b9d8      	cbnz	r0, 800a736 <_svfiprintf_r+0xe6>
 800a6fe:	06d0      	lsls	r0, r2, #27
 800a700:	bf44      	itt	mi
 800a702:	2320      	movmi	r3, #32
 800a704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a708:	0711      	lsls	r1, r2, #28
 800a70a:	bf44      	itt	mi
 800a70c:	232b      	movmi	r3, #43	; 0x2b
 800a70e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a712:	f89a 3000 	ldrb.w	r3, [sl]
 800a716:	2b2a      	cmp	r3, #42	; 0x2a
 800a718:	d015      	beq.n	800a746 <_svfiprintf_r+0xf6>
 800a71a:	4654      	mov	r4, sl
 800a71c:	2000      	movs	r0, #0
 800a71e:	f04f 0c0a 	mov.w	ip, #10
 800a722:	9a07      	ldr	r2, [sp, #28]
 800a724:	4621      	mov	r1, r4
 800a726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a72a:	3b30      	subs	r3, #48	; 0x30
 800a72c:	2b09      	cmp	r3, #9
 800a72e:	d94d      	bls.n	800a7cc <_svfiprintf_r+0x17c>
 800a730:	b1b0      	cbz	r0, 800a760 <_svfiprintf_r+0x110>
 800a732:	9207      	str	r2, [sp, #28]
 800a734:	e014      	b.n	800a760 <_svfiprintf_r+0x110>
 800a736:	eba0 0308 	sub.w	r3, r0, r8
 800a73a:	fa09 f303 	lsl.w	r3, r9, r3
 800a73e:	4313      	orrs	r3, r2
 800a740:	46a2      	mov	sl, r4
 800a742:	9304      	str	r3, [sp, #16]
 800a744:	e7d2      	b.n	800a6ec <_svfiprintf_r+0x9c>
 800a746:	9b03      	ldr	r3, [sp, #12]
 800a748:	1d19      	adds	r1, r3, #4
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	9103      	str	r1, [sp, #12]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	bfbb      	ittet	lt
 800a752:	425b      	neglt	r3, r3
 800a754:	f042 0202 	orrlt.w	r2, r2, #2
 800a758:	9307      	strge	r3, [sp, #28]
 800a75a:	9307      	strlt	r3, [sp, #28]
 800a75c:	bfb8      	it	lt
 800a75e:	9204      	strlt	r2, [sp, #16]
 800a760:	7823      	ldrb	r3, [r4, #0]
 800a762:	2b2e      	cmp	r3, #46	; 0x2e
 800a764:	d10c      	bne.n	800a780 <_svfiprintf_r+0x130>
 800a766:	7863      	ldrb	r3, [r4, #1]
 800a768:	2b2a      	cmp	r3, #42	; 0x2a
 800a76a:	d134      	bne.n	800a7d6 <_svfiprintf_r+0x186>
 800a76c:	9b03      	ldr	r3, [sp, #12]
 800a76e:	3402      	adds	r4, #2
 800a770:	1d1a      	adds	r2, r3, #4
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	9203      	str	r2, [sp, #12]
 800a776:	2b00      	cmp	r3, #0
 800a778:	bfb8      	it	lt
 800a77a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a77e:	9305      	str	r3, [sp, #20]
 800a780:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800a83c <_svfiprintf_r+0x1ec>
 800a784:	2203      	movs	r2, #3
 800a786:	4650      	mov	r0, sl
 800a788:	7821      	ldrb	r1, [r4, #0]
 800a78a:	f000 fa1d 	bl	800abc8 <memchr>
 800a78e:	b138      	cbz	r0, 800a7a0 <_svfiprintf_r+0x150>
 800a790:	2240      	movs	r2, #64	; 0x40
 800a792:	9b04      	ldr	r3, [sp, #16]
 800a794:	eba0 000a 	sub.w	r0, r0, sl
 800a798:	4082      	lsls	r2, r0
 800a79a:	4313      	orrs	r3, r2
 800a79c:	3401      	adds	r4, #1
 800a79e:	9304      	str	r3, [sp, #16]
 800a7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a4:	2206      	movs	r2, #6
 800a7a6:	4826      	ldr	r0, [pc, #152]	; (800a840 <_svfiprintf_r+0x1f0>)
 800a7a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7ac:	f000 fa0c 	bl	800abc8 <memchr>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	d038      	beq.n	800a826 <_svfiprintf_r+0x1d6>
 800a7b4:	4b23      	ldr	r3, [pc, #140]	; (800a844 <_svfiprintf_r+0x1f4>)
 800a7b6:	bb1b      	cbnz	r3, 800a800 <_svfiprintf_r+0x1b0>
 800a7b8:	9b03      	ldr	r3, [sp, #12]
 800a7ba:	3307      	adds	r3, #7
 800a7bc:	f023 0307 	bic.w	r3, r3, #7
 800a7c0:	3308      	adds	r3, #8
 800a7c2:	9303      	str	r3, [sp, #12]
 800a7c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7c6:	4433      	add	r3, r6
 800a7c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ca:	e768      	b.n	800a69e <_svfiprintf_r+0x4e>
 800a7cc:	460c      	mov	r4, r1
 800a7ce:	2001      	movs	r0, #1
 800a7d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7d4:	e7a6      	b.n	800a724 <_svfiprintf_r+0xd4>
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	f04f 0c0a 	mov.w	ip, #10
 800a7dc:	4619      	mov	r1, r3
 800a7de:	3401      	adds	r4, #1
 800a7e0:	9305      	str	r3, [sp, #20]
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7e8:	3a30      	subs	r2, #48	; 0x30
 800a7ea:	2a09      	cmp	r2, #9
 800a7ec:	d903      	bls.n	800a7f6 <_svfiprintf_r+0x1a6>
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d0c6      	beq.n	800a780 <_svfiprintf_r+0x130>
 800a7f2:	9105      	str	r1, [sp, #20]
 800a7f4:	e7c4      	b.n	800a780 <_svfiprintf_r+0x130>
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7fe:	e7f0      	b.n	800a7e2 <_svfiprintf_r+0x192>
 800a800:	ab03      	add	r3, sp, #12
 800a802:	9300      	str	r3, [sp, #0]
 800a804:	462a      	mov	r2, r5
 800a806:	4638      	mov	r0, r7
 800a808:	4b0f      	ldr	r3, [pc, #60]	; (800a848 <_svfiprintf_r+0x1f8>)
 800a80a:	a904      	add	r1, sp, #16
 800a80c:	f3af 8000 	nop.w
 800a810:	1c42      	adds	r2, r0, #1
 800a812:	4606      	mov	r6, r0
 800a814:	d1d6      	bne.n	800a7c4 <_svfiprintf_r+0x174>
 800a816:	89ab      	ldrh	r3, [r5, #12]
 800a818:	065b      	lsls	r3, r3, #25
 800a81a:	f53f af2d 	bmi.w	800a678 <_svfiprintf_r+0x28>
 800a81e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a820:	b01d      	add	sp, #116	; 0x74
 800a822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a826:	ab03      	add	r3, sp, #12
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	462a      	mov	r2, r5
 800a82c:	4638      	mov	r0, r7
 800a82e:	4b06      	ldr	r3, [pc, #24]	; (800a848 <_svfiprintf_r+0x1f8>)
 800a830:	a904      	add	r1, sp, #16
 800a832:	f000 f87d 	bl	800a930 <_printf_i>
 800a836:	e7eb      	b.n	800a810 <_svfiprintf_r+0x1c0>
 800a838:	0800adba 	.word	0x0800adba
 800a83c:	0800adc0 	.word	0x0800adc0
 800a840:	0800adc4 	.word	0x0800adc4
 800a844:	00000000 	.word	0x00000000
 800a848:	0800a59d 	.word	0x0800a59d

0800a84c <_printf_common>:
 800a84c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a850:	4616      	mov	r6, r2
 800a852:	4699      	mov	r9, r3
 800a854:	688a      	ldr	r2, [r1, #8]
 800a856:	690b      	ldr	r3, [r1, #16]
 800a858:	4607      	mov	r7, r0
 800a85a:	4293      	cmp	r3, r2
 800a85c:	bfb8      	it	lt
 800a85e:	4613      	movlt	r3, r2
 800a860:	6033      	str	r3, [r6, #0]
 800a862:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a866:	460c      	mov	r4, r1
 800a868:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a86c:	b10a      	cbz	r2, 800a872 <_printf_common+0x26>
 800a86e:	3301      	adds	r3, #1
 800a870:	6033      	str	r3, [r6, #0]
 800a872:	6823      	ldr	r3, [r4, #0]
 800a874:	0699      	lsls	r1, r3, #26
 800a876:	bf42      	ittt	mi
 800a878:	6833      	ldrmi	r3, [r6, #0]
 800a87a:	3302      	addmi	r3, #2
 800a87c:	6033      	strmi	r3, [r6, #0]
 800a87e:	6825      	ldr	r5, [r4, #0]
 800a880:	f015 0506 	ands.w	r5, r5, #6
 800a884:	d106      	bne.n	800a894 <_printf_common+0x48>
 800a886:	f104 0a19 	add.w	sl, r4, #25
 800a88a:	68e3      	ldr	r3, [r4, #12]
 800a88c:	6832      	ldr	r2, [r6, #0]
 800a88e:	1a9b      	subs	r3, r3, r2
 800a890:	42ab      	cmp	r3, r5
 800a892:	dc2b      	bgt.n	800a8ec <_printf_common+0xa0>
 800a894:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a898:	1e13      	subs	r3, r2, #0
 800a89a:	6822      	ldr	r2, [r4, #0]
 800a89c:	bf18      	it	ne
 800a89e:	2301      	movne	r3, #1
 800a8a0:	0692      	lsls	r2, r2, #26
 800a8a2:	d430      	bmi.n	800a906 <_printf_common+0xba>
 800a8a4:	4649      	mov	r1, r9
 800a8a6:	4638      	mov	r0, r7
 800a8a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a8ac:	47c0      	blx	r8
 800a8ae:	3001      	adds	r0, #1
 800a8b0:	d023      	beq.n	800a8fa <_printf_common+0xae>
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	6922      	ldr	r2, [r4, #16]
 800a8b6:	f003 0306 	and.w	r3, r3, #6
 800a8ba:	2b04      	cmp	r3, #4
 800a8bc:	bf14      	ite	ne
 800a8be:	2500      	movne	r5, #0
 800a8c0:	6833      	ldreq	r3, [r6, #0]
 800a8c2:	f04f 0600 	mov.w	r6, #0
 800a8c6:	bf08      	it	eq
 800a8c8:	68e5      	ldreq	r5, [r4, #12]
 800a8ca:	f104 041a 	add.w	r4, r4, #26
 800a8ce:	bf08      	it	eq
 800a8d0:	1aed      	subeq	r5, r5, r3
 800a8d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a8d6:	bf08      	it	eq
 800a8d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	bfc4      	itt	gt
 800a8e0:	1a9b      	subgt	r3, r3, r2
 800a8e2:	18ed      	addgt	r5, r5, r3
 800a8e4:	42b5      	cmp	r5, r6
 800a8e6:	d11a      	bne.n	800a91e <_printf_common+0xd2>
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	e008      	b.n	800a8fe <_printf_common+0xb2>
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	4652      	mov	r2, sl
 800a8f0:	4649      	mov	r1, r9
 800a8f2:	4638      	mov	r0, r7
 800a8f4:	47c0      	blx	r8
 800a8f6:	3001      	adds	r0, #1
 800a8f8:	d103      	bne.n	800a902 <_printf_common+0xb6>
 800a8fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a902:	3501      	adds	r5, #1
 800a904:	e7c1      	b.n	800a88a <_printf_common+0x3e>
 800a906:	2030      	movs	r0, #48	; 0x30
 800a908:	18e1      	adds	r1, r4, r3
 800a90a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a90e:	1c5a      	adds	r2, r3, #1
 800a910:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a914:	4422      	add	r2, r4
 800a916:	3302      	adds	r3, #2
 800a918:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a91c:	e7c2      	b.n	800a8a4 <_printf_common+0x58>
 800a91e:	2301      	movs	r3, #1
 800a920:	4622      	mov	r2, r4
 800a922:	4649      	mov	r1, r9
 800a924:	4638      	mov	r0, r7
 800a926:	47c0      	blx	r8
 800a928:	3001      	adds	r0, #1
 800a92a:	d0e6      	beq.n	800a8fa <_printf_common+0xae>
 800a92c:	3601      	adds	r6, #1
 800a92e:	e7d9      	b.n	800a8e4 <_printf_common+0x98>

0800a930 <_printf_i>:
 800a930:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a934:	7e0f      	ldrb	r7, [r1, #24]
 800a936:	4691      	mov	r9, r2
 800a938:	2f78      	cmp	r7, #120	; 0x78
 800a93a:	4680      	mov	r8, r0
 800a93c:	460c      	mov	r4, r1
 800a93e:	469a      	mov	sl, r3
 800a940:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a942:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a946:	d807      	bhi.n	800a958 <_printf_i+0x28>
 800a948:	2f62      	cmp	r7, #98	; 0x62
 800a94a:	d80a      	bhi.n	800a962 <_printf_i+0x32>
 800a94c:	2f00      	cmp	r7, #0
 800a94e:	f000 80d5 	beq.w	800aafc <_printf_i+0x1cc>
 800a952:	2f58      	cmp	r7, #88	; 0x58
 800a954:	f000 80c1 	beq.w	800aada <_printf_i+0x1aa>
 800a958:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a95c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a960:	e03a      	b.n	800a9d8 <_printf_i+0xa8>
 800a962:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a966:	2b15      	cmp	r3, #21
 800a968:	d8f6      	bhi.n	800a958 <_printf_i+0x28>
 800a96a:	a101      	add	r1, pc, #4	; (adr r1, 800a970 <_printf_i+0x40>)
 800a96c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a970:	0800a9c9 	.word	0x0800a9c9
 800a974:	0800a9dd 	.word	0x0800a9dd
 800a978:	0800a959 	.word	0x0800a959
 800a97c:	0800a959 	.word	0x0800a959
 800a980:	0800a959 	.word	0x0800a959
 800a984:	0800a959 	.word	0x0800a959
 800a988:	0800a9dd 	.word	0x0800a9dd
 800a98c:	0800a959 	.word	0x0800a959
 800a990:	0800a959 	.word	0x0800a959
 800a994:	0800a959 	.word	0x0800a959
 800a998:	0800a959 	.word	0x0800a959
 800a99c:	0800aae3 	.word	0x0800aae3
 800a9a0:	0800aa09 	.word	0x0800aa09
 800a9a4:	0800aa9d 	.word	0x0800aa9d
 800a9a8:	0800a959 	.word	0x0800a959
 800a9ac:	0800a959 	.word	0x0800a959
 800a9b0:	0800ab05 	.word	0x0800ab05
 800a9b4:	0800a959 	.word	0x0800a959
 800a9b8:	0800aa09 	.word	0x0800aa09
 800a9bc:	0800a959 	.word	0x0800a959
 800a9c0:	0800a959 	.word	0x0800a959
 800a9c4:	0800aaa5 	.word	0x0800aaa5
 800a9c8:	682b      	ldr	r3, [r5, #0]
 800a9ca:	1d1a      	adds	r2, r3, #4
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	602a      	str	r2, [r5, #0]
 800a9d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e0a0      	b.n	800ab1e <_printf_i+0x1ee>
 800a9dc:	6820      	ldr	r0, [r4, #0]
 800a9de:	682b      	ldr	r3, [r5, #0]
 800a9e0:	0607      	lsls	r7, r0, #24
 800a9e2:	f103 0104 	add.w	r1, r3, #4
 800a9e6:	6029      	str	r1, [r5, #0]
 800a9e8:	d501      	bpl.n	800a9ee <_printf_i+0xbe>
 800a9ea:	681e      	ldr	r6, [r3, #0]
 800a9ec:	e003      	b.n	800a9f6 <_printf_i+0xc6>
 800a9ee:	0646      	lsls	r6, r0, #25
 800a9f0:	d5fb      	bpl.n	800a9ea <_printf_i+0xba>
 800a9f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a9f6:	2e00      	cmp	r6, #0
 800a9f8:	da03      	bge.n	800aa02 <_printf_i+0xd2>
 800a9fa:	232d      	movs	r3, #45	; 0x2d
 800a9fc:	4276      	negs	r6, r6
 800a9fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa02:	230a      	movs	r3, #10
 800aa04:	4859      	ldr	r0, [pc, #356]	; (800ab6c <_printf_i+0x23c>)
 800aa06:	e012      	b.n	800aa2e <_printf_i+0xfe>
 800aa08:	682b      	ldr	r3, [r5, #0]
 800aa0a:	6820      	ldr	r0, [r4, #0]
 800aa0c:	1d19      	adds	r1, r3, #4
 800aa0e:	6029      	str	r1, [r5, #0]
 800aa10:	0605      	lsls	r5, r0, #24
 800aa12:	d501      	bpl.n	800aa18 <_printf_i+0xe8>
 800aa14:	681e      	ldr	r6, [r3, #0]
 800aa16:	e002      	b.n	800aa1e <_printf_i+0xee>
 800aa18:	0641      	lsls	r1, r0, #25
 800aa1a:	d5fb      	bpl.n	800aa14 <_printf_i+0xe4>
 800aa1c:	881e      	ldrh	r6, [r3, #0]
 800aa1e:	2f6f      	cmp	r7, #111	; 0x6f
 800aa20:	bf0c      	ite	eq
 800aa22:	2308      	moveq	r3, #8
 800aa24:	230a      	movne	r3, #10
 800aa26:	4851      	ldr	r0, [pc, #324]	; (800ab6c <_printf_i+0x23c>)
 800aa28:	2100      	movs	r1, #0
 800aa2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa2e:	6865      	ldr	r5, [r4, #4]
 800aa30:	2d00      	cmp	r5, #0
 800aa32:	bfa8      	it	ge
 800aa34:	6821      	ldrge	r1, [r4, #0]
 800aa36:	60a5      	str	r5, [r4, #8]
 800aa38:	bfa4      	itt	ge
 800aa3a:	f021 0104 	bicge.w	r1, r1, #4
 800aa3e:	6021      	strge	r1, [r4, #0]
 800aa40:	b90e      	cbnz	r6, 800aa46 <_printf_i+0x116>
 800aa42:	2d00      	cmp	r5, #0
 800aa44:	d04b      	beq.n	800aade <_printf_i+0x1ae>
 800aa46:	4615      	mov	r5, r2
 800aa48:	fbb6 f1f3 	udiv	r1, r6, r3
 800aa4c:	fb03 6711 	mls	r7, r3, r1, r6
 800aa50:	5dc7      	ldrb	r7, [r0, r7]
 800aa52:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aa56:	4637      	mov	r7, r6
 800aa58:	42bb      	cmp	r3, r7
 800aa5a:	460e      	mov	r6, r1
 800aa5c:	d9f4      	bls.n	800aa48 <_printf_i+0x118>
 800aa5e:	2b08      	cmp	r3, #8
 800aa60:	d10b      	bne.n	800aa7a <_printf_i+0x14a>
 800aa62:	6823      	ldr	r3, [r4, #0]
 800aa64:	07de      	lsls	r6, r3, #31
 800aa66:	d508      	bpl.n	800aa7a <_printf_i+0x14a>
 800aa68:	6923      	ldr	r3, [r4, #16]
 800aa6a:	6861      	ldr	r1, [r4, #4]
 800aa6c:	4299      	cmp	r1, r3
 800aa6e:	bfde      	ittt	le
 800aa70:	2330      	movle	r3, #48	; 0x30
 800aa72:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aa76:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aa7a:	1b52      	subs	r2, r2, r5
 800aa7c:	6122      	str	r2, [r4, #16]
 800aa7e:	464b      	mov	r3, r9
 800aa80:	4621      	mov	r1, r4
 800aa82:	4640      	mov	r0, r8
 800aa84:	f8cd a000 	str.w	sl, [sp]
 800aa88:	aa03      	add	r2, sp, #12
 800aa8a:	f7ff fedf 	bl	800a84c <_printf_common>
 800aa8e:	3001      	adds	r0, #1
 800aa90:	d14a      	bne.n	800ab28 <_printf_i+0x1f8>
 800aa92:	f04f 30ff 	mov.w	r0, #4294967295
 800aa96:	b004      	add	sp, #16
 800aa98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	f043 0320 	orr.w	r3, r3, #32
 800aaa2:	6023      	str	r3, [r4, #0]
 800aaa4:	2778      	movs	r7, #120	; 0x78
 800aaa6:	4832      	ldr	r0, [pc, #200]	; (800ab70 <_printf_i+0x240>)
 800aaa8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	6829      	ldr	r1, [r5, #0]
 800aab0:	061f      	lsls	r7, r3, #24
 800aab2:	f851 6b04 	ldr.w	r6, [r1], #4
 800aab6:	d402      	bmi.n	800aabe <_printf_i+0x18e>
 800aab8:	065f      	lsls	r7, r3, #25
 800aaba:	bf48      	it	mi
 800aabc:	b2b6      	uxthmi	r6, r6
 800aabe:	07df      	lsls	r7, r3, #31
 800aac0:	bf48      	it	mi
 800aac2:	f043 0320 	orrmi.w	r3, r3, #32
 800aac6:	6029      	str	r1, [r5, #0]
 800aac8:	bf48      	it	mi
 800aaca:	6023      	strmi	r3, [r4, #0]
 800aacc:	b91e      	cbnz	r6, 800aad6 <_printf_i+0x1a6>
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	f023 0320 	bic.w	r3, r3, #32
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	2310      	movs	r3, #16
 800aad8:	e7a6      	b.n	800aa28 <_printf_i+0xf8>
 800aada:	4824      	ldr	r0, [pc, #144]	; (800ab6c <_printf_i+0x23c>)
 800aadc:	e7e4      	b.n	800aaa8 <_printf_i+0x178>
 800aade:	4615      	mov	r5, r2
 800aae0:	e7bd      	b.n	800aa5e <_printf_i+0x12e>
 800aae2:	682b      	ldr	r3, [r5, #0]
 800aae4:	6826      	ldr	r6, [r4, #0]
 800aae6:	1d18      	adds	r0, r3, #4
 800aae8:	6961      	ldr	r1, [r4, #20]
 800aaea:	6028      	str	r0, [r5, #0]
 800aaec:	0635      	lsls	r5, r6, #24
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	d501      	bpl.n	800aaf6 <_printf_i+0x1c6>
 800aaf2:	6019      	str	r1, [r3, #0]
 800aaf4:	e002      	b.n	800aafc <_printf_i+0x1cc>
 800aaf6:	0670      	lsls	r0, r6, #25
 800aaf8:	d5fb      	bpl.n	800aaf2 <_printf_i+0x1c2>
 800aafa:	8019      	strh	r1, [r3, #0]
 800aafc:	2300      	movs	r3, #0
 800aafe:	4615      	mov	r5, r2
 800ab00:	6123      	str	r3, [r4, #16]
 800ab02:	e7bc      	b.n	800aa7e <_printf_i+0x14e>
 800ab04:	682b      	ldr	r3, [r5, #0]
 800ab06:	2100      	movs	r1, #0
 800ab08:	1d1a      	adds	r2, r3, #4
 800ab0a:	602a      	str	r2, [r5, #0]
 800ab0c:	681d      	ldr	r5, [r3, #0]
 800ab0e:	6862      	ldr	r2, [r4, #4]
 800ab10:	4628      	mov	r0, r5
 800ab12:	f000 f859 	bl	800abc8 <memchr>
 800ab16:	b108      	cbz	r0, 800ab1c <_printf_i+0x1ec>
 800ab18:	1b40      	subs	r0, r0, r5
 800ab1a:	6060      	str	r0, [r4, #4]
 800ab1c:	6863      	ldr	r3, [r4, #4]
 800ab1e:	6123      	str	r3, [r4, #16]
 800ab20:	2300      	movs	r3, #0
 800ab22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab26:	e7aa      	b.n	800aa7e <_printf_i+0x14e>
 800ab28:	462a      	mov	r2, r5
 800ab2a:	4649      	mov	r1, r9
 800ab2c:	4640      	mov	r0, r8
 800ab2e:	6923      	ldr	r3, [r4, #16]
 800ab30:	47d0      	blx	sl
 800ab32:	3001      	adds	r0, #1
 800ab34:	d0ad      	beq.n	800aa92 <_printf_i+0x162>
 800ab36:	6823      	ldr	r3, [r4, #0]
 800ab38:	079b      	lsls	r3, r3, #30
 800ab3a:	d413      	bmi.n	800ab64 <_printf_i+0x234>
 800ab3c:	68e0      	ldr	r0, [r4, #12]
 800ab3e:	9b03      	ldr	r3, [sp, #12]
 800ab40:	4298      	cmp	r0, r3
 800ab42:	bfb8      	it	lt
 800ab44:	4618      	movlt	r0, r3
 800ab46:	e7a6      	b.n	800aa96 <_printf_i+0x166>
 800ab48:	2301      	movs	r3, #1
 800ab4a:	4632      	mov	r2, r6
 800ab4c:	4649      	mov	r1, r9
 800ab4e:	4640      	mov	r0, r8
 800ab50:	47d0      	blx	sl
 800ab52:	3001      	adds	r0, #1
 800ab54:	d09d      	beq.n	800aa92 <_printf_i+0x162>
 800ab56:	3501      	adds	r5, #1
 800ab58:	68e3      	ldr	r3, [r4, #12]
 800ab5a:	9903      	ldr	r1, [sp, #12]
 800ab5c:	1a5b      	subs	r3, r3, r1
 800ab5e:	42ab      	cmp	r3, r5
 800ab60:	dcf2      	bgt.n	800ab48 <_printf_i+0x218>
 800ab62:	e7eb      	b.n	800ab3c <_printf_i+0x20c>
 800ab64:	2500      	movs	r5, #0
 800ab66:	f104 0619 	add.w	r6, r4, #25
 800ab6a:	e7f5      	b.n	800ab58 <_printf_i+0x228>
 800ab6c:	0800adcb 	.word	0x0800adcb
 800ab70:	0800addc 	.word	0x0800addc

0800ab74 <memmove>:
 800ab74:	4288      	cmp	r0, r1
 800ab76:	b510      	push	{r4, lr}
 800ab78:	eb01 0402 	add.w	r4, r1, r2
 800ab7c:	d902      	bls.n	800ab84 <memmove+0x10>
 800ab7e:	4284      	cmp	r4, r0
 800ab80:	4623      	mov	r3, r4
 800ab82:	d807      	bhi.n	800ab94 <memmove+0x20>
 800ab84:	1e43      	subs	r3, r0, #1
 800ab86:	42a1      	cmp	r1, r4
 800ab88:	d008      	beq.n	800ab9c <memmove+0x28>
 800ab8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab92:	e7f8      	b.n	800ab86 <memmove+0x12>
 800ab94:	4601      	mov	r1, r0
 800ab96:	4402      	add	r2, r0
 800ab98:	428a      	cmp	r2, r1
 800ab9a:	d100      	bne.n	800ab9e <memmove+0x2a>
 800ab9c:	bd10      	pop	{r4, pc}
 800ab9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aba2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aba6:	e7f7      	b.n	800ab98 <memmove+0x24>

0800aba8 <_sbrk_r>:
 800aba8:	b538      	push	{r3, r4, r5, lr}
 800abaa:	2300      	movs	r3, #0
 800abac:	4d05      	ldr	r5, [pc, #20]	; (800abc4 <_sbrk_r+0x1c>)
 800abae:	4604      	mov	r4, r0
 800abb0:	4608      	mov	r0, r1
 800abb2:	602b      	str	r3, [r5, #0]
 800abb4:	f7f7 fdc6 	bl	8002744 <_sbrk>
 800abb8:	1c43      	adds	r3, r0, #1
 800abba:	d102      	bne.n	800abc2 <_sbrk_r+0x1a>
 800abbc:	682b      	ldr	r3, [r5, #0]
 800abbe:	b103      	cbz	r3, 800abc2 <_sbrk_r+0x1a>
 800abc0:	6023      	str	r3, [r4, #0]
 800abc2:	bd38      	pop	{r3, r4, r5, pc}
 800abc4:	200015d4 	.word	0x200015d4

0800abc8 <memchr>:
 800abc8:	4603      	mov	r3, r0
 800abca:	b510      	push	{r4, lr}
 800abcc:	b2c9      	uxtb	r1, r1
 800abce:	4402      	add	r2, r0
 800abd0:	4293      	cmp	r3, r2
 800abd2:	4618      	mov	r0, r3
 800abd4:	d101      	bne.n	800abda <memchr+0x12>
 800abd6:	2000      	movs	r0, #0
 800abd8:	e003      	b.n	800abe2 <memchr+0x1a>
 800abda:	7804      	ldrb	r4, [r0, #0]
 800abdc:	3301      	adds	r3, #1
 800abde:	428c      	cmp	r4, r1
 800abe0:	d1f6      	bne.n	800abd0 <memchr+0x8>
 800abe2:	bd10      	pop	{r4, pc}

0800abe4 <_realloc_r>:
 800abe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe8:	4680      	mov	r8, r0
 800abea:	4614      	mov	r4, r2
 800abec:	460e      	mov	r6, r1
 800abee:	b921      	cbnz	r1, 800abfa <_realloc_r+0x16>
 800abf0:	4611      	mov	r1, r2
 800abf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abf6:	f7ff bc45 	b.w	800a484 <_malloc_r>
 800abfa:	b92a      	cbnz	r2, 800ac08 <_realloc_r+0x24>
 800abfc:	f7ff fbda 	bl	800a3b4 <_free_r>
 800ac00:	4625      	mov	r5, r4
 800ac02:	4628      	mov	r0, r5
 800ac04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac08:	f000 f81b 	bl	800ac42 <_malloc_usable_size_r>
 800ac0c:	4284      	cmp	r4, r0
 800ac0e:	4607      	mov	r7, r0
 800ac10:	d802      	bhi.n	800ac18 <_realloc_r+0x34>
 800ac12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac16:	d812      	bhi.n	800ac3e <_realloc_r+0x5a>
 800ac18:	4621      	mov	r1, r4
 800ac1a:	4640      	mov	r0, r8
 800ac1c:	f7ff fc32 	bl	800a484 <_malloc_r>
 800ac20:	4605      	mov	r5, r0
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d0ed      	beq.n	800ac02 <_realloc_r+0x1e>
 800ac26:	42bc      	cmp	r4, r7
 800ac28:	4622      	mov	r2, r4
 800ac2a:	4631      	mov	r1, r6
 800ac2c:	bf28      	it	cs
 800ac2e:	463a      	movcs	r2, r7
 800ac30:	f7ff fbb2 	bl	800a398 <memcpy>
 800ac34:	4631      	mov	r1, r6
 800ac36:	4640      	mov	r0, r8
 800ac38:	f7ff fbbc 	bl	800a3b4 <_free_r>
 800ac3c:	e7e1      	b.n	800ac02 <_realloc_r+0x1e>
 800ac3e:	4635      	mov	r5, r6
 800ac40:	e7df      	b.n	800ac02 <_realloc_r+0x1e>

0800ac42 <_malloc_usable_size_r>:
 800ac42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac46:	1f18      	subs	r0, r3, #4
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	bfbc      	itt	lt
 800ac4c:	580b      	ldrlt	r3, [r1, r0]
 800ac4e:	18c0      	addlt	r0, r0, r3
 800ac50:	4770      	bx	lr
	...

0800ac54 <round>:
 800ac54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac56:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ac5a:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 800ac5e:	2a13      	cmp	r2, #19
 800ac60:	460b      	mov	r3, r1
 800ac62:	4605      	mov	r5, r0
 800ac64:	460c      	mov	r4, r1
 800ac66:	dc18      	bgt.n	800ac9a <round+0x46>
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	da09      	bge.n	800ac80 <round+0x2c>
 800ac6c:	3201      	adds	r2, #1
 800ac6e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ac72:	d103      	bne.n	800ac7c <round+0x28>
 800ac74:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ac78:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	e029      	b.n	800acd4 <round+0x80>
 800ac80:	4816      	ldr	r0, [pc, #88]	; (800acdc <round+0x88>)
 800ac82:	4110      	asrs	r0, r2
 800ac84:	4001      	ands	r1, r0
 800ac86:	4329      	orrs	r1, r5
 800ac88:	d011      	beq.n	800acae <round+0x5a>
 800ac8a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ac8e:	fa41 f202 	asr.w	r2, r1, r2
 800ac92:	4413      	add	r3, r2
 800ac94:	ea23 0300 	bic.w	r3, r3, r0
 800ac98:	e7f0      	b.n	800ac7c <round+0x28>
 800ac9a:	2a33      	cmp	r2, #51	; 0x33
 800ac9c:	dd0a      	ble.n	800acb4 <round+0x60>
 800ac9e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800aca2:	d104      	bne.n	800acae <round+0x5a>
 800aca4:	4602      	mov	r2, r0
 800aca6:	f7f5 fad1 	bl	800024c <__adddf3>
 800acaa:	4605      	mov	r5, r0
 800acac:	460c      	mov	r4, r1
 800acae:	4628      	mov	r0, r5
 800acb0:	4621      	mov	r1, r4
 800acb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acb4:	f04f 30ff 	mov.w	r0, #4294967295
 800acb8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800acbc:	40f8      	lsrs	r0, r7
 800acbe:	4228      	tst	r0, r5
 800acc0:	d0f5      	beq.n	800acae <round+0x5a>
 800acc2:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 800acc6:	2201      	movs	r2, #1
 800acc8:	408a      	lsls	r2, r1
 800acca:	1952      	adds	r2, r2, r5
 800accc:	bf28      	it	cs
 800acce:	3301      	addcs	r3, #1
 800acd0:	ea22 0200 	bic.w	r2, r2, r0
 800acd4:	4619      	mov	r1, r3
 800acd6:	4610      	mov	r0, r2
 800acd8:	e7e7      	b.n	800acaa <round+0x56>
 800acda:	bf00      	nop
 800acdc:	000fffff 	.word	0x000fffff

0800ace0 <_init>:
 800ace0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ace2:	bf00      	nop
 800ace4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ace6:	bc08      	pop	{r3}
 800ace8:	469e      	mov	lr, r3
 800acea:	4770      	bx	lr

0800acec <_fini>:
 800acec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acee:	bf00      	nop
 800acf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acf2:	bc08      	pop	{r3}
 800acf4:	469e      	mov	lr, r3
 800acf6:	4770      	bx	lr
