Analysis & Synthesis report for AudioPin
Thu Jul 04 22:38:43 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |AudioPin|audioProcessor:inst2|state
 11. State Machine - |AudioPin|audioProcessor:inst2|i2cController:contr|state
 12. State Machine - |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|state
 13. State Machine - |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: audioProcessor:inst2
 22. Parameter Settings for User Entity Instance: audioProcessor:inst2|codecInterface:codecInt
 23. Parameter Settings for User Entity Instance: audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: audioProcessor:inst2|controllerMemory:memoInt
 25. Parameter Settings for User Entity Instance: audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem
 26. Parameter Settings for User Entity Instance: audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "audioProcessor:inst2|i2cController:contr"
 31. Port Connectivity Checks: "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll"
 32. Signal Tap Logic Analyzer Settings
 33. In-System Memory Content Editor Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 36. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 04 22:38:43 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; AudioPin                                    ;
; Top-level Entity Name              ; AudioPin                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,804                                       ;
;     Total combinational functions  ; 1,223                                       ;
;     Dedicated logic registers      ; 1,085                                       ;
; Total registers                    ; 1085                                        ;
; Total pins                         ; 90                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,050,624                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; AudioPin           ; AudioPin           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; codecInterface.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Lab4/AudioPin/codecInterface.v                                                        ;             ;
; audioprocessor.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Lab4/AudioPin/audioprocessor.v                                                        ;             ;
; AudioPin.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Lab4/AudioPin/AudioPin.bdf                                                            ;             ;
; romMemory.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/Lab4/AudioPin/romMemory.vhd                                                           ;             ;
; clkdiv.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/Lab4/AudioPin/clkdiv.vhd                                                              ;             ;
; i2cController.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Lab4/AudioPin/i2cController.v                                                         ;             ;
; fetchMemory.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Lab4/AudioPin/fetchMemory.v                                                           ;             ;
; controllerMemory.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Lab4/AudioPin/controllerMemory.v                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/clkdiv_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/clkdiv_altpll.v                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_fov3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/altsyncram_fov3.tdf                                                  ;             ;
; db/altsyncram_gc03.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/altsyncram_gc03.tdf                                                  ;             ;
; ../initialization.hex                                              ; yes             ; Auto-Found Memory Initialization File        ; C:/Lab4/AudioPin/initialization.hex                                                      ;             ;
; db/decode_rsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/decode_rsa.tdf                                                       ;             ;
; db/decode_k8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/decode_k8a.tdf                                                       ;             ;
; db/mux_qob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/mux_qob.tdf                                                          ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf               ;             ;
; db/sld_ela_trigger_5ro.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/sld_ela_trigger_5ro.tdf                                              ;             ;
; db/sld_reserved_audiopin_auto_signaltap_0_1_d2c0.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Lab4/AudioPin/db/sld_reserved_audiopin_auto_signaltap_0_1_d2c0.v                      ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf                   ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/comptree.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/cmpr_5bl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cmpr_5bl.tdf                                                         ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; db/altsyncram_s124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/altsyncram_s124.tdf                                                  ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; db/mux_qsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/mux_qsc.tdf                                                          ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/decode_dvf.tdf                                                       ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cntr_egi.tdf                                                         ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cntr_05j.tdf                                                         ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cntr_cgi.tdf                                                         ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cmpr_qgc.tdf                                                         ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cntr_23j.tdf                                                         ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Lab4/AudioPin/db/cmpr_ngc.tdf                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld687edc65/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Lab4/AudioPin/db/ip/sld687edc65/alt_sld_fab.v                                         ; alt_sld_fab ;
; db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab.v                  ; alt_sld_fab ;
; db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_ident.sv           ; alt_sld_fab ;
; db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv        ; alt_sld_fab ;
; db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd      ; alt_sld_fab ;
; db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,804                    ;
;                                             ;                          ;
; Total combinational functions               ; 1223                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 632                      ;
;     -- 3 input functions                    ; 359                      ;
;     -- <=2 input functions                  ; 232                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1038                     ;
;     -- arithmetic mode                      ; 185                      ;
;                                             ;                          ;
; Total registers                             ; 1085                     ;
;     -- Dedicated logic registers            ; 1085                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 90                       ;
; Total memory bits                           ; 1050624                  ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 778                      ;
; Total fan-out                               ; 12518                    ;
; Average fan-out                             ; 4.71                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |AudioPin                                                                                                                               ; 1223 (1)            ; 1085 (0)                  ; 1050624     ; 0            ; 0       ; 0         ; 90   ; 0            ; |AudioPin                                                                                                                                                                                                                                                                                                                                                                                        ; AudioPin                                      ; work         ;
;    |audioProcessor:inst2|                                                                                                               ; 481 (26)            ; 238 (21)                  ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2                                                                                                                                                                                                                                                                                                                                                                   ; audioProcessor                                ; work         ;
;       |codecInterface:codecInt|                                                                                                         ; 46 (46)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt                                                                                                                                                                                                                                                                                                                                           ; codecInterface                                ; work         ;
;          |clkdiv:pll|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll                                                                                                                                                                                                                                                                                                                                ; clkdiv                                        ; work         ;
;             |altpll:altpll_component|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                        ; work         ;
;                |clkdiv_altpll:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component|clkdiv_altpll:auto_generated                                                                                                                                                                                                                                                                           ; clkdiv_altpll                                 ; work         ;
;       |controllerMemory:memoInt|                                                                                                        ; 378 (102)           ; 160 (78)                  ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt                                                                                                                                                                                                                                                                                                                                          ; controllerMemory                              ; work         ;
;          |fetchMemory:ftMem|                                                                                                            ; 37 (37)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem                                                                                                                                                                                                                                                                                                                        ; fetchMemory                                   ; work         ;
;          |romMemory:rom|                                                                                                                ; 239 (0)             ; 62 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom                                                                                                                                                                                                                                                                                                                            ; romMemory                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 239 (0)             ; 62 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;                |altsyncram_fov3:auto_generated|                                                                                         ; 239 (0)             ; 62 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_fov3                               ; work         ;
;                   |altsyncram_gc03:altsyncram1|                                                                                         ; 153 (0)             ; 7 (7)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_gc03                               ; work         ;
;                      |decode_k8a:rden_decode_b|                                                                                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|decode_k8a:rden_decode_b                                                                                                                                                                                                        ; decode_k8a                                    ; work         ;
;                      |decode_rsa:decode5|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|decode_rsa:decode5                                                                                                                                                                                                              ; decode_rsa                                    ; work         ;
;                      |decode_rsa:rden_decode_a|                                                                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|decode_rsa:rden_decode_a                                                                                                                                                                                                        ; decode_rsa                                    ; work         ;
;                      |mux_qob:mux6|                                                                                                     ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|mux_qob:mux6                                                                                                                                                                                                                    ; mux_qob                                       ; work         ;
;                      |mux_qob:mux7|                                                                                                     ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|mux_qob:mux7                                                                                                                                                                                                                    ; mux_qob                                       ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 86 (61)             ; 55 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                               ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                                    ; work         ;
;       |i2cController:contr|                                                                                                             ; 31 (31)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst2|i2cController:contr                                                                                                                                                                                                                                                                                                                                               ; i2cController                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 183 (1)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 182 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 182 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 182 (1)             ; 120 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 181 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 181 (142)           ; 114 (86)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                       ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                               ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                             ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 558 (2)             ; 727 (64)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 556 (0)             ; 663 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 556 (86)            ; 663 (200)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)              ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; lpm_decode                                    ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                               ; decode_dvf                                    ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ; lpm_mux                                       ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                                                                          ; mux_qsc                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;                |altsyncram_s124:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated                                                                                                                                                                                             ; altsyncram_s124                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 49 (49)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 258 (1)             ; 266 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 256 (0)             ; 250 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_5ro:auto_generated|                                                                                  ; 256 (0)             ; 250 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated                                                                                                                                  ; sld_ela_trigger_5ro                           ; work         ;
;                      |sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|                                                          ; 256 (122)           ; 250 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1                                                                          ; sld_reserved_AudioPin_auto_signaltap_0_1_d2c0 ; work         ;
;                         |lpm_compare:variable_compare_111|                                                                              ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_111                                         ; lpm_compare                                   ; work         ;
;                            |cmpr_5bl:auto_generated|                                                                                    ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_111|cmpr_5bl:auto_generated                 ; cmpr_5bl                                      ; work         ;
;                         |lpm_compare:variable_compare_114|                                                                              ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_114                                         ; lpm_compare                                   ; work         ;
;                            |cmpr_5bl:auto_generated|                                                                                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_114|cmpr_5bl:auto_generated                 ; cmpr_5bl                                      ; work         ;
;                         |lpm_compare:variable_compare_53|                                                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_53                                          ; lpm_compare                                   ; work         ;
;                            |cmpr_5bl:auto_generated|                                                                                    ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_53|cmpr_5bl:auto_generated                  ; cmpr_5bl                                      ; work         ;
;                         |lpm_compare:variable_compare_56|                                                                               ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_56                                          ; lpm_compare                                   ; work         ;
;                            |cmpr_5bl:auto_generated|                                                                                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_compare:variable_compare_56|cmpr_5bl:auto_generated                  ; cmpr_5bl                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_60|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_alt_reduction:unary_60                                               ; sld_alt_reduction                             ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 87 (9)              ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; lpm_counter                                   ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                                                                         ; cntr_egi                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; lpm_counter                                   ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                                                                  ; cntr_05j                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; lpm_counter                                   ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                                                                        ; cntr_cgi                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; lpm_counter                                   ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                           ; cntr_23j                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; sld_rom_sr                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------+
; audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|ALTSYNCRAM                                     ; AUTO ; True Dual Port   ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; ../initialization.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048    ; None                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5ro:auto_generated|sld_reserved_AudioPin_auto_signaltap_0_1_d2c0:mgl_prim1 ;                 ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll                                                                                                                                                                                                                                                       ; clkdiv.vhd      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom                                                                                                                                                                                                                                                   ; romMemory.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst2|state                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+------------+---------------------------------+----------------------------+-----------------------+------------------+-------------------------------------+--------------------------------+--------------------------+---------------------+--------------------------+---------------------+-------------------------+--------------------+------------------+-----------------+-------------+
; Name                                ; state.IDLE ; state.SEND_CONFIG_SAMPL_CONTROL ; state.CONFIG_SAMPL_CONTROL ; state.SEND_CONFIG_DAI ; state.CONFIG_DAI ; state.SEND_CONFIG_ANALOG_AUDIO_PATH ; state.CONFIG_ANALOG_AUDIO_PATH ; state.SEND_CONFIG_RH_OUT ; state.CONFIG_RH_OUT ; state.SEND_CONFIG_LH_OUT ; state.CONFIG_LH_OUT ; state.SEND_CONFIG_RESET ; state.CONFIG_RESET ; state.WAIT_MUSIC ; state.GET_INDEX ; state.BEGIN ;
+-------------------------------------+------------+---------------------------------+----------------------------+-----------------------+------------------+-------------------------------------+--------------------------------+--------------------------+---------------------+--------------------------+---------------------+-------------------------+--------------------+------------------+-----------------+-------------+
; state.BEGIN                         ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 0           ;
; state.GET_INDEX                     ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 1               ; 1           ;
; state.WAIT_MUSIC                    ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 1                ; 0               ; 1           ;
; state.CONFIG_RESET                  ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 1                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_RESET             ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 1                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_LH_OUT                 ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 1                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_LH_OUT            ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 1                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_RH_OUT                 ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 1                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_RH_OUT            ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 1                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_ANALOG_AUDIO_PATH      ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 1                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_ANALOG_AUDIO_PATH ; 0          ; 0                               ; 0                          ; 0                     ; 0                ; 1                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_DAI                    ; 0          ; 0                               ; 0                          ; 0                     ; 1                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_DAI               ; 0          ; 0                               ; 0                          ; 1                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_SAMPL_CONTROL          ; 0          ; 0                               ; 1                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_SAMPL_CONTROL     ; 0          ; 1                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.IDLE                          ; 1          ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
+-------------------------------------+------------+---------------------------------+----------------------------+-----------------------+------------------+-------------------------------------+--------------------------------+--------------------------+---------------------+--------------------------+---------------------+-------------------------+--------------------+------------------+-----------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst2|i2cController:contr|state                                                                         ;
+--------------+------------+-----------+------------+-------------+------------+-------------+------------+----------+--------------+-------------+
; Name         ; state.IDLE ; state.END ; state.ACK3 ; state.DATA2 ; state.ACK2 ; state.DATA1 ; state.ACK1 ; state.RW ; state.R_ADDR ; state.START ;
+--------------+------------+-----------+------------+-------------+------------+-------------+------------+----------+--------------+-------------+
; state.START  ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 0           ;
; state.R_ADDR ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 1            ; 1           ;
; state.RW     ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 1        ; 0            ; 1           ;
; state.ACK1   ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 1          ; 0        ; 0            ; 1           ;
; state.DATA1  ; 0          ; 0         ; 0          ; 0           ; 0          ; 1           ; 0          ; 0        ; 0            ; 1           ;
; state.ACK2   ; 0          ; 0         ; 0          ; 0           ; 1          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.DATA2  ; 0          ; 0         ; 0          ; 1           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.ACK3   ; 0          ; 0         ; 1          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.END    ; 0          ; 1         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.IDLE   ; 1          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
+--------------+------------+-----------+------------+-------------+------------+-------------+------------+----------+--------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|state                                                                                                        ;
+---------------------+---------------------+-----------------+----------------+------------------+-----------------+--------------------+-------------------+-------------+-----------+
; Name                ; state.SET_BEGINNING ; state.WAIT_ADDR ; state.GET_ADDR ; state.WAIT_FINAL ; state.GET_FINAL ; state.WAIT_INITIAL ; state.GET_INITIAL ; state.BEGIN ; state.END ;
+---------------------+---------------------+-----------------+----------------+------------------+-----------------+--------------------+-------------------+-------------+-----------+
; state.BEGIN         ; 0                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 0           ; 0         ;
; state.GET_INITIAL   ; 0                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 1                 ; 1           ; 0         ;
; state.WAIT_INITIAL  ; 0                   ; 0               ; 0              ; 0                ; 0               ; 1                  ; 0                 ; 1           ; 0         ;
; state.GET_FINAL     ; 0                   ; 0               ; 0              ; 0                ; 1               ; 0                  ; 0                 ; 1           ; 0         ;
; state.WAIT_FINAL    ; 0                   ; 0               ; 0              ; 1                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.GET_ADDR      ; 0                   ; 0               ; 1              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.WAIT_ADDR     ; 0                   ; 1               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.SET_BEGINNING ; 1                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.END           ; 0                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 1         ;
+---------------------+---------------------+-----------------+----------------+------------------+-----------------+--------------------+-------------------+-------------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem|state ;
+----------------+-----------+------------+----------------+--------------------------------------+
; Name           ; state.END ; state.READ ; state.SET_ADDR ; state.00                             ;
+----------------+-----------+------------+----------------+--------------------------------------+
; state.00       ; 0         ; 0          ; 0              ; 0                                    ;
; state.SET_ADDR ; 0         ; 0          ; 1              ; 1                                    ;
; state.READ     ; 0         ; 1          ; 0              ; 1                                    ;
; state.END      ; 1         ; 0          ; 0              ; 1                                    ;
+----------------+-----------+------------+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|wren_a_store                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; audioProcessor:inst2|state~2                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|state~3                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|state~4                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|state~5                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|state~6                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|i2cController:contr|state~2                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|i2cController:contr|state~3                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|i2cController:contr|state~4                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|i2cController:contr|state~5                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|controllerMemory:memoInt|state~2                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|controllerMemory:memoInt|state~3                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|controllerMemory:memoInt|state~4                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem|state~2                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem|state~3                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 15                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1085  ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 113   ;
; Number of registers using Asynchronous Clear ; 428   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 681   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 9                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|indiceMemory_reg[4]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|dataOut[0]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt|lrck_counter[3]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|finalPosition[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|initialPosition[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|addr_initial[4]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|i2cController:contr|dataIndex[4]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|codecInterface:codecInt|dataBuffer[20]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem|dataOut[0]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|addr[12]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|addr[2]                                                                                                                                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |AudioPin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |AudioPin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst2 ;
+-------------------------------+-------+---------------------------+
; Parameter Name                ; Value ; Type                      ;
+-------------------------------+-------+---------------------------+
; BEGIN                         ; 00000 ; Unsigned Binary           ;
; GET_INDEX                     ; 00001 ; Unsigned Binary           ;
; WAIT_MUSIC                    ; 00010 ; Unsigned Binary           ;
; CONFIG_RESET                  ; 00011 ; Unsigned Binary           ;
; SEND_CONFIG_RESET             ; 00100 ; Unsigned Binary           ;
; CONFIG_LH_OUT                 ; 00101 ; Unsigned Binary           ;
; SEND_CONFIG_LH_OUT            ; 00110 ; Unsigned Binary           ;
; CONFIG_RH_OUT                 ; 00111 ; Unsigned Binary           ;
; SEND_CONFIG_RH_OUT            ; 01000 ; Unsigned Binary           ;
; CONFIG_ANALOG_AUDIO_PATH      ; 01001 ; Unsigned Binary           ;
; SEND_CONFIG_ANALOG_AUDIO_PATH ; 01010 ; Unsigned Binary           ;
; CONFIG_DAI                    ; 01011 ; Unsigned Binary           ;
; SEND_CONFIG_DAI               ; 01100 ; Unsigned Binary           ;
; CONFIG_SAMPL_CONTROL          ; 01101 ; Unsigned Binary           ;
; SEND_CONFIG_SAMPL_CONTROL     ; 01110 ; Unsigned Binary           ;
; IDLE                          ; 01111 ; Unsigned Binary           ;
+-------------------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst2|codecInterface:codecInt ;
+-----------------+----------+--------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                         ;
+-----------------+----------+--------------------------------------------------------------+
; fs              ; 48000    ; Signed Integer                                               ;
; data_width      ; 16       ; Signed Integer                                               ;
; channels_number ; 2        ; Signed Integer                                               ;
; clk_frequency   ; 50000000 ; Signed Integer                                               ;
+-----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                              ;
+-------------------------------+--------------------------+-------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                                           ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkdiv ; Untyped                                                           ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                                           ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                                           ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                                           ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                                           ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                                           ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                                           ;
; LOCK_HIGH                     ; 1                        ; Untyped                                                           ;
; LOCK_LOW                      ; 1                        ; Untyped                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                                           ;
; SKIP_VCO                      ; OFF                      ; Untyped                                                           ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                                           ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                                           ;
; BANDWIDTH                     ; 0                        ; Untyped                                                           ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                                           ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                                           ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                                           ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                                           ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                                           ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                                           ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                                           ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                                           ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                                           ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                                           ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                                           ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                                           ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                                                    ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                                           ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                                           ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                                           ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                                           ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                                           ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                                           ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                                           ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                                           ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                                           ;
; CLK0_DIVIDE_BY                ; 4                        ; Signed Integer                                                    ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                                           ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                                           ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                                           ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                                           ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                                           ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                                           ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                                           ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                                           ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                           ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                                           ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                                           ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                                           ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                                           ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                                           ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                                           ;
; VCO_MIN                       ; 0                        ; Untyped                                                           ;
; VCO_MAX                       ; 0                        ; Untyped                                                           ;
; VCO_CENTER                    ; 0                        ; Untyped                                                           ;
; PFD_MIN                       ; 0                        ; Untyped                                                           ;
; PFD_MAX                       ; 0                        ; Untyped                                                           ;
; M_INITIAL                     ; 0                        ; Untyped                                                           ;
; M                             ; 0                        ; Untyped                                                           ;
; N                             ; 1                        ; Untyped                                                           ;
; M2                            ; 1                        ; Untyped                                                           ;
; N2                            ; 1                        ; Untyped                                                           ;
; SS                            ; 1                        ; Untyped                                                           ;
; C0_HIGH                       ; 0                        ; Untyped                                                           ;
; C1_HIGH                       ; 0                        ; Untyped                                                           ;
; C2_HIGH                       ; 0                        ; Untyped                                                           ;
; C3_HIGH                       ; 0                        ; Untyped                                                           ;
; C4_HIGH                       ; 0                        ; Untyped                                                           ;
; C5_HIGH                       ; 0                        ; Untyped                                                           ;
; C6_HIGH                       ; 0                        ; Untyped                                                           ;
; C7_HIGH                       ; 0                        ; Untyped                                                           ;
; C8_HIGH                       ; 0                        ; Untyped                                                           ;
; C9_HIGH                       ; 0                        ; Untyped                                                           ;
; C0_LOW                        ; 0                        ; Untyped                                                           ;
; C1_LOW                        ; 0                        ; Untyped                                                           ;
; C2_LOW                        ; 0                        ; Untyped                                                           ;
; C3_LOW                        ; 0                        ; Untyped                                                           ;
; C4_LOW                        ; 0                        ; Untyped                                                           ;
; C5_LOW                        ; 0                        ; Untyped                                                           ;
; C6_LOW                        ; 0                        ; Untyped                                                           ;
; C7_LOW                        ; 0                        ; Untyped                                                           ;
; C8_LOW                        ; 0                        ; Untyped                                                           ;
; C9_LOW                        ; 0                        ; Untyped                                                           ;
; C0_INITIAL                    ; 0                        ; Untyped                                                           ;
; C1_INITIAL                    ; 0                        ; Untyped                                                           ;
; C2_INITIAL                    ; 0                        ; Untyped                                                           ;
; C3_INITIAL                    ; 0                        ; Untyped                                                           ;
; C4_INITIAL                    ; 0                        ; Untyped                                                           ;
; C5_INITIAL                    ; 0                        ; Untyped                                                           ;
; C6_INITIAL                    ; 0                        ; Untyped                                                           ;
; C7_INITIAL                    ; 0                        ; Untyped                                                           ;
; C8_INITIAL                    ; 0                        ; Untyped                                                           ;
; C9_INITIAL                    ; 0                        ; Untyped                                                           ;
; C0_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C1_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C2_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C3_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C4_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C5_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C6_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C7_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C8_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C9_MODE                       ; BYPASS                   ; Untyped                                                           ;
; C0_PH                         ; 0                        ; Untyped                                                           ;
; C1_PH                         ; 0                        ; Untyped                                                           ;
; C2_PH                         ; 0                        ; Untyped                                                           ;
; C3_PH                         ; 0                        ; Untyped                                                           ;
; C4_PH                         ; 0                        ; Untyped                                                           ;
; C5_PH                         ; 0                        ; Untyped                                                           ;
; C6_PH                         ; 0                        ; Untyped                                                           ;
; C7_PH                         ; 0                        ; Untyped                                                           ;
; C8_PH                         ; 0                        ; Untyped                                                           ;
; C9_PH                         ; 0                        ; Untyped                                                           ;
; L0_HIGH                       ; 1                        ; Untyped                                                           ;
; L1_HIGH                       ; 1                        ; Untyped                                                           ;
; G0_HIGH                       ; 1                        ; Untyped                                                           ;
; G1_HIGH                       ; 1                        ; Untyped                                                           ;
; G2_HIGH                       ; 1                        ; Untyped                                                           ;
; G3_HIGH                       ; 1                        ; Untyped                                                           ;
; E0_HIGH                       ; 1                        ; Untyped                                                           ;
; E1_HIGH                       ; 1                        ; Untyped                                                           ;
; E2_HIGH                       ; 1                        ; Untyped                                                           ;
; E3_HIGH                       ; 1                        ; Untyped                                                           ;
; L0_LOW                        ; 1                        ; Untyped                                                           ;
; L1_LOW                        ; 1                        ; Untyped                                                           ;
; G0_LOW                        ; 1                        ; Untyped                                                           ;
; G1_LOW                        ; 1                        ; Untyped                                                           ;
; G2_LOW                        ; 1                        ; Untyped                                                           ;
; G3_LOW                        ; 1                        ; Untyped                                                           ;
; E0_LOW                        ; 1                        ; Untyped                                                           ;
; E1_LOW                        ; 1                        ; Untyped                                                           ;
; E2_LOW                        ; 1                        ; Untyped                                                           ;
; E3_LOW                        ; 1                        ; Untyped                                                           ;
; L0_INITIAL                    ; 1                        ; Untyped                                                           ;
; L1_INITIAL                    ; 1                        ; Untyped                                                           ;
; G0_INITIAL                    ; 1                        ; Untyped                                                           ;
; G1_INITIAL                    ; 1                        ; Untyped                                                           ;
; G2_INITIAL                    ; 1                        ; Untyped                                                           ;
; G3_INITIAL                    ; 1                        ; Untyped                                                           ;
; E0_INITIAL                    ; 1                        ; Untyped                                                           ;
; E1_INITIAL                    ; 1                        ; Untyped                                                           ;
; E2_INITIAL                    ; 1                        ; Untyped                                                           ;
; E3_INITIAL                    ; 1                        ; Untyped                                                           ;
; L0_MODE                       ; BYPASS                   ; Untyped                                                           ;
; L1_MODE                       ; BYPASS                   ; Untyped                                                           ;
; G0_MODE                       ; BYPASS                   ; Untyped                                                           ;
; G1_MODE                       ; BYPASS                   ; Untyped                                                           ;
; G2_MODE                       ; BYPASS                   ; Untyped                                                           ;
; G3_MODE                       ; BYPASS                   ; Untyped                                                           ;
; E0_MODE                       ; BYPASS                   ; Untyped                                                           ;
; E1_MODE                       ; BYPASS                   ; Untyped                                                           ;
; E2_MODE                       ; BYPASS                   ; Untyped                                                           ;
; E3_MODE                       ; BYPASS                   ; Untyped                                                           ;
; L0_PH                         ; 0                        ; Untyped                                                           ;
; L1_PH                         ; 0                        ; Untyped                                                           ;
; G0_PH                         ; 0                        ; Untyped                                                           ;
; G1_PH                         ; 0                        ; Untyped                                                           ;
; G2_PH                         ; 0                        ; Untyped                                                           ;
; G3_PH                         ; 0                        ; Untyped                                                           ;
; E0_PH                         ; 0                        ; Untyped                                                           ;
; E1_PH                         ; 0                        ; Untyped                                                           ;
; E2_PH                         ; 0                        ; Untyped                                                           ;
; E3_PH                         ; 0                        ; Untyped                                                           ;
; M_PH                          ; 0                        ; Untyped                                                           ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                                           ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                                           ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                                           ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                                           ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                                           ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                                           ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                                           ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                                           ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                                           ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                                           ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                                           ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                                           ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                                           ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                                           ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                                           ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                                           ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                                           ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                                           ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                                           ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                                           ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                                           ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                                           ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                                           ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                                           ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                                           ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                                           ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                                           ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                                           ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                                           ;
; CBXI_PARAMETER                ; clkdiv_altpll            ; Untyped                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                                           ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                                           ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                                    ;
+-------------------------------+--------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst2|controllerMemory:memoInt ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BEGIN          ; 0000  ; Unsigned Binary                                                   ;
; GET_INITIAL    ; 0001  ; Unsigned Binary                                                   ;
; WAIT_INITIAL   ; 0010  ; Unsigned Binary                                                   ;
; GET_FINAL      ; 0011  ; Unsigned Binary                                                   ;
; WAIT_FINAL     ; 0100  ; Unsigned Binary                                                   ;
; GET_ADDR       ; 0101  ; Unsigned Binary                                                   ;
; WAIT_ADDR      ; 0110  ; Unsigned Binary                                                   ;
; SET_BEGINNING  ; 0111  ; Unsigned Binary                                                   ;
; END            ; 1000  ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; BEGIN          ; 00    ; Unsigned Binary                                                                     ;
; SET_ADDR       ; 01    ; Unsigned Binary                                                                     ;
; READ           ; 10    ; Unsigned Binary                                                                     ;
; END            ; 11    ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                        ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                     ;
; WIDTH_A                            ; 16                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 16                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 65536                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                     ;
; WIDTH_B                            ; 1                     ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                     ;
; INIT_FILE                          ; ../initialization.hex ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_fov3       ; Untyped                                                                     ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 32                                             ; Untyped        ;
; sld_trigger_bits                                ; 32                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 64                                             ; Untyped        ;
; sld_segment_size                                ; 64                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_AudioPin_auto_signaltap_0_1_d2c0, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 20                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000                           ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 32                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Value                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                               ;
; Entity Instance               ; audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                           ;
; Entity Instance                           ; audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                          ;
;     -- NUMWORDS_A                         ; 65536                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audioProcessor:inst2|i2cController:contr" ;
+----------------+-------+----------+----------------------------------+
; Port           ; Type  ; Severity ; Details                          ;
+----------------+-------+----------+----------------------------------+
; dataIn[23..21] ; Input ; Info     ; Stuck at GND                     ;
; dataIn[16..7]  ; Input ; Info     ; Stuck at GND                     ;
+----------------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll"                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 0              ; MEMO        ; 16    ; 65536 ; Read/Write ; audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 117                         ;
; cycloneiii_ff         ; 238                         ;
;     CLR               ; 6                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 91                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 41                          ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 21                          ;
;     SCLR              ; 10                          ;
;     plain             ; 40                          ;
; cycloneiii_lcell_comb ; 482                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 61                          ;
;     normal            ; 421                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 108                         ;
;         4 data inputs ; 275                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 244                                                    ;
; cycloneiii_ff         ; 727                                                    ;
;     CLR               ; 62                                                     ;
;     ENA               ; 96                                                     ;
;     ENA CLR           ; 269                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 7                                                      ;
;     SLD               ; 9                                                      ;
;     plain             ; 248                                                    ;
; cycloneiii_lcell_comb ; 558                                                    ;
;     arith             ; 116                                                    ;
;         2 data inputs ; 55                                                     ;
;         3 data inputs ; 61                                                     ;
;     normal            ; 442                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 29                                                     ;
;         3 data inputs ; 119                                                    ;
;         4 data inputs ; 284                                                    ;
; cycloneiii_ram_block  ; 32                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 10.00                                                  ;
; Average LUT depth     ; 4.26                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 120                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 53                                       ;
;     ENA CLR SLD       ; 9                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 183                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 175                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 71                                       ;
;         4 data inputs ; 73                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.84                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                            ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+
; AUD_DACLRCK          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|codecInterface:codecInt|lrck_counter[4] ; N/A     ;
; addr[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[0]        ; N/A     ;
; addr[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[0]        ; N/A     ;
; addr[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[10]       ; N/A     ;
; addr[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[10]       ; N/A     ;
; addr[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[11]       ; N/A     ;
; addr[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[11]       ; N/A     ;
; addr[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[12]       ; N/A     ;
; addr[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[12]       ; N/A     ;
; addr[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[13]       ; N/A     ;
; addr[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[13]       ; N/A     ;
; addr[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[14]       ; N/A     ;
; addr[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[14]       ; N/A     ;
; addr[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[15]       ; N/A     ;
; addr[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[15]       ; N/A     ;
; addr[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[1]        ; N/A     ;
; addr[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[1]        ; N/A     ;
; addr[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[2]        ; N/A     ;
; addr[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[2]        ; N/A     ;
; addr[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[3]        ; N/A     ;
; addr[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[3]        ; N/A     ;
; addr[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[4]        ; N/A     ;
; addr[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[4]        ; N/A     ;
; addr[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[5]        ; N/A     ;
; addr[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[5]        ; N/A     ;
; addr[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[6]        ; N/A     ;
; addr[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[6]        ; N/A     ;
; addr[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[7]        ; N/A     ;
; addr[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[7]        ; N/A     ;
; addr[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[8]        ; N/A     ;
; addr[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[8]        ; N/A     ;
; addr[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[9]        ; N/A     ;
; addr[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|addr[9]        ; N/A     ;
; dataParallel[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[0]     ; N/A     ;
; dataParallel[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[0]     ; N/A     ;
; dataParallel[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[10]    ; N/A     ;
; dataParallel[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[10]    ; N/A     ;
; dataParallel[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[11]    ; N/A     ;
; dataParallel[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[11]    ; N/A     ;
; dataParallel[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[12]    ; N/A     ;
; dataParallel[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[12]    ; N/A     ;
; dataParallel[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[13]    ; N/A     ;
; dataParallel[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[13]    ; N/A     ;
; dataParallel[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[14]    ; N/A     ;
; dataParallel[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[14]    ; N/A     ;
; dataParallel[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[15]    ; N/A     ;
; dataParallel[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[15]    ; N/A     ;
; dataParallel[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[1]     ; N/A     ;
; dataParallel[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[1]     ; N/A     ;
; dataParallel[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[2]     ; N/A     ;
; dataParallel[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[2]     ; N/A     ;
; dataParallel[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[3]     ; N/A     ;
; dataParallel[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[3]     ; N/A     ;
; dataParallel[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[4]     ; N/A     ;
; dataParallel[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[4]     ; N/A     ;
; dataParallel[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[5]     ; N/A     ;
; dataParallel[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[5]     ; N/A     ;
; dataParallel[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[6]     ; N/A     ;
; dataParallel[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[6]     ; N/A     ;
; dataParallel[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[7]     ; N/A     ;
; dataParallel[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[7]     ; N/A     ;
; dataParallel[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[8]     ; N/A     ;
; dataParallel[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[8]     ; N/A     ;
; dataParallel[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[9]     ; N/A     ;
; dataParallel[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioProcessor:inst2|controllerMemory:memoInt|dataOut[9]     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jul 04 22:38:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AudioPin -c AudioPin
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file codecinterface.v
    Info (12023): Found entity 1: codecInterface File: C:/Lab4/AudioPin/codecInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioprocessor.v
    Info (12023): Found entity 1: audioProcessor File: C:/Lab4/AudioPin/audioprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiopin.bdf
    Info (12023): Found entity 1: AudioPin
Info (12021): Found 1 design units, including 1 entities, in source file geradorsqwave.v
    Info (12023): Found entity 1: geradorsqwave File: C:/Lab4/AudioPin/geradorsqwave.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file rommemory.vhd
    Info (12022): Found design unit 1: rommemory-SYN File: C:/Lab4/AudioPin/romMemory.vhd Line: 53
    Info (12023): Found entity 1: romMemory File: C:/Lab4/AudioPin/romMemory.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: clkdiv-SYN File: C:/Lab4/AudioPin/clkdiv.vhd Line: 53
    Info (12023): Found entity 1: clkdiv File: C:/Lab4/AudioPin/clkdiv.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file i2ccontroller.v
    Info (12023): Found entity 1: i2cController File: C:/Lab4/AudioPin/i2cController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetchmemory.v
    Info (12023): Found entity 1: fetchMemory File: C:/Lab4/AudioPin/fetchMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controllermemory.v
    Info (12023): Found entity 1: controllerMemory File: C:/Lab4/AudioPin/controllerMemory.v Line: 1
Info (12127): Elaborating entity "AudioPin" for the top level hierarchy
Info (12128): Elaborating entity "audioProcessor" for hierarchy "audioProcessor:inst2"
Warning (10034): Output port "readdata" at audioprocessor.v(6) has no driver File: C:/Lab4/AudioPin/audioprocessor.v Line: 6
Info (12128): Elaborating entity "codecInterface" for hierarchy "audioProcessor:inst2|codecInterface:codecInt" File: C:/Lab4/AudioPin/audioprocessor.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at codecInterface.v(25): object "codec_clk_cycle_12_5" assigned a value but never read File: C:/Lab4/AudioPin/codecInterface.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at codecInterface.v(25): object "bclk_posedge" assigned a value but never read File: C:/Lab4/AudioPin/codecInterface.v Line: 25
Warning (10230): Verilog HDL assignment warning at codecInterface.v(63): truncated value with size 32 to match size of target (2) File: C:/Lab4/AudioPin/codecInterface.v Line: 63
Warning (10230): Verilog HDL assignment warning at codecInterface.v(66): truncated value with size 32 to match size of target (1) File: C:/Lab4/AudioPin/codecInterface.v Line: 66
Warning (10230): Verilog HDL assignment warning at codecInterface.v(68): truncated value with size 32 to match size of target (3) File: C:/Lab4/AudioPin/codecInterface.v Line: 68
Warning (10230): Verilog HDL assignment warning at codecInterface.v(72): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/codecInterface.v Line: 72
Info (12128): Elaborating entity "clkdiv" for hierarchy "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll" File: C:/Lab4/AudioPin/codecInterface.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component" File: C:/Lab4/AudioPin/clkdiv.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component" File: C:/Lab4/AudioPin/clkdiv.vhd Line: 140
Info (12133): Instantiated megafunction "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component" with the following parameter: File: C:/Lab4/AudioPin/clkdiv.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkdiv"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clkdiv_altpll.v
    Info (12023): Found entity 1: clkdiv_altpll File: C:/Lab4/AudioPin/db/clkdiv_altpll.v Line: 30
Info (12128): Elaborating entity "clkdiv_altpll" for hierarchy "audioProcessor:inst2|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component|clkdiv_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "controllerMemory" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt" File: C:/Lab4/AudioPin/audioprocessor.v Line: 89
Warning (10230): Verilog HDL assignment warning at controllerMemory.v(159): truncated value with size 32 to match size of target (16) File: C:/Lab4/AudioPin/controllerMemory.v Line: 159
Warning (10230): Verilog HDL assignment warning at controllerMemory.v(162): truncated value with size 32 to match size of target (16) File: C:/Lab4/AudioPin/controllerMemory.v Line: 162
Warning (10270): Verilog HDL Case Statement warning at controllerMemory.v(134): incomplete case statement has no default case item File: C:/Lab4/AudioPin/controllerMemory.v Line: 134
Info (10264): Verilog HDL Case Statement information at controllerMemory.v(134): all case item expressions in this case statement are onehot File: C:/Lab4/AudioPin/controllerMemory.v Line: 134
Info (12128): Elaborating entity "fetchMemory" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|fetchMemory:ftMem" File: C:/Lab4/AudioPin/controllerMemory.v Line: 42
Info (12128): Elaborating entity "romMemory" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom" File: C:/Lab4/AudioPin/controllerMemory.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component" File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component" File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
Info (12133): Instantiated megafunction "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../initialization.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MEMO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fov3.tdf
    Info (12023): Found entity 1: altsyncram_fov3 File: C:/Lab4/AudioPin/db/altsyncram_fov3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fov3" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gc03.tdf
    Info (12023): Found entity 1: altsyncram_gc03 File: C:/Lab4/AudioPin/db/altsyncram_gc03.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_gc03" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1" File: C:/Lab4/AudioPin/db/altsyncram_fov3.tdf Line: 35
Critical Warning (127004): Memory depth (65536) in the design file differs from memory depth (76250) in the Memory Initialization File "C:/Lab4/AudioPin/initialization.hex" -- truncated remaining initial content value to fit RAM File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Lab4/AudioPin/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|decode_rsa:decode4" File: C:/Lab4/AudioPin/db/altsyncram_gc03.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Lab4/AudioPin/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|decode_k8a:rden_decode_b" File: C:/Lab4/AudioPin/db/altsyncram_gc03.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Lab4/AudioPin/db/mux_qob.tdf Line: 22
Info (12128): Elaborating entity "mux_qob" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|altsyncram_gc03:altsyncram1|mux_qob:mux6" File: C:/Lab4/AudioPin/db/altsyncram_gc03.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Lab4/AudioPin/db/altsyncram_fov3.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Lab4/AudioPin/db/altsyncram_fov3.tdf Line: 36
Info (12133): Instantiated megafunction "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Lab4/AudioPin/db/altsyncram_fov3.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1296387407"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "audioProcessor:inst2|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_fov3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "i2cController" for hierarchy "audioProcessor:inst2|i2cController:contr" File: C:/Lab4/AudioPin/audioprocessor.v Line: 97
Warning (10230): Verilog HDL assignment warning at i2cController.v(98): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 98
Warning (10230): Verilog HDL assignment warning at i2cController.v(102): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 102
Warning (10230): Verilog HDL assignment warning at i2cController.v(109): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 109
Warning (10230): Verilog HDL assignment warning at i2cController.v(116): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_5ro.tdf
    Info (12023): Found entity 1: sld_ela_trigger_5ro File: C:/Lab4/AudioPin/db/sld_ela_trigger_5ro.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_audiopin_auto_signaltap_0_1_d2c0.v
    Info (12023): Found entity 1: sld_reserved_AudioPin_auto_signaltap_0_1_d2c0 File: C:/Lab4/AudioPin/db/sld_reserved_audiopin_auto_signaltap_0_1_d2c0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5bl.tdf
    Info (12023): Found entity 1: cmpr_5bl File: C:/Lab4/AudioPin/db/cmpr_5bl.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s124.tdf
    Info (12023): Found entity 1: altsyncram_s124 File: C:/Lab4/AudioPin/db/altsyncram_s124.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: C:/Lab4/AudioPin/db/mux_qsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Lab4/AudioPin/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Lab4/AudioPin/db/cntr_egi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: C:/Lab4/AudioPin/db/cntr_05j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Lab4/AudioPin/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Lab4/AudioPin/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Lab4/AudioPin/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Lab4/AudioPin/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.07.04.22:38:30 Progress: Loading sld687edc65/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld687edc65/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Lab4/AudioPin/db/ip/sld687edc65/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Lab4/AudioPin/db/ip/sld687edc65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "readdata[31]" is stuck at GND
    Warning (13410): Pin "readdata[30]" is stuck at GND
    Warning (13410): Pin "readdata[29]" is stuck at GND
    Warning (13410): Pin "readdata[28]" is stuck at GND
    Warning (13410): Pin "readdata[27]" is stuck at GND
    Warning (13410): Pin "readdata[26]" is stuck at GND
    Warning (13410): Pin "readdata[25]" is stuck at GND
    Warning (13410): Pin "readdata[24]" is stuck at GND
    Warning (13410): Pin "readdata[23]" is stuck at GND
    Warning (13410): Pin "readdata[22]" is stuck at GND
    Warning (13410): Pin "readdata[21]" is stuck at GND
    Warning (13410): Pin "readdata[20]" is stuck at GND
    Warning (13410): Pin "readdata[19]" is stuck at GND
    Warning (13410): Pin "readdata[18]" is stuck at GND
    Warning (13410): Pin "readdata[17]" is stuck at GND
    Warning (13410): Pin "readdata[16]" is stuck at GND
    Warning (13410): Pin "readdata[15]" is stuck at GND
    Warning (13410): Pin "readdata[14]" is stuck at GND
    Warning (13410): Pin "readdata[13]" is stuck at GND
    Warning (13410): Pin "readdata[12]" is stuck at GND
    Warning (13410): Pin "readdata[11]" is stuck at GND
    Warning (13410): Pin "readdata[10]" is stuck at GND
    Warning (13410): Pin "readdata[9]" is stuck at GND
    Warning (13410): Pin "readdata[8]" is stuck at GND
    Warning (13410): Pin "readdata[7]" is stuck at GND
    Warning (13410): Pin "readdata[6]" is stuck at GND
    Warning (13410): Pin "readdata[5]" is stuck at GND
    Warning (13410): Pin "readdata[4]" is stuck at GND
    Warning (13410): Pin "readdata[3]" is stuck at GND
    Warning (13410): Pin "readdata[2]" is stuck at GND
    Warning (13410): Pin "readdata[1]" is stuck at GND
    Warning (13410): Pin "readdata[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Lab4/AudioPin/output_files/AudioPin.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 2094 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 1838 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Thu Jul 04 22:38:43 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Lab4/AudioPin/output_files/AudioPin.map.smsg.


