{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552669878392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552669878426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 12:11:18 2019 " "Processing started: Fri Mar 15 12:11:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552669878426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669878426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669878427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1552669880871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_mstr.sv(27) " "Verilog HDL information at SPI_mstr.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552669893616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_mstr.sv(40) " "Verilog HDL information at SPI_mstr.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552669893616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift SHIFT SPI_mstr.sv(7) " "Verilog HDL Declaration information at SPI_mstr.sv(7): object \"shift\" differs only in case from object \"SHIFT\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552669893616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552669893618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669893618 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rst_synch.v " "Can't analyze file -- file rst_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552669893647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_rise.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_rise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_rise " "Found entity 1: PB_rise" {  } { { "PB_rise.sv" "" { Text "I:/ece551~1/modelsim/ex12/PB_rise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552669893658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669893658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ece551~1/modelsim/ex12/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552669893665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669893665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_test " "Found entity 1: A2D_test" {  } { { "A2D_test.sv" "" { Text "I:/ece551~1/modelsim/ex12/A2D_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552669893671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669893671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full SPI_mstr.sv(36) " "Verilog HDL Implicit Net warning at SPI_mstr.sv(36): created implicit net for \"full\"" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669893671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done A2D_intf.sv(12) " "Verilog HDL Implicit Net warning at A2D_intf.sv(12): created implicit net for \"done\"" {  } { { "A2D_intf.sv" "" { Text "I:/ece551~1/modelsim/ex12/A2D_intf.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669893671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n A2D_test.sv(24) " "Verilog HDL Implicit Net warning at A2D_test.sv(24): created implicit net for \"rst_n\"" {  } { { "A2D_test.sv" "" { Text "I:/ece551~1/modelsim/ex12/A2D_test.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669893671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A2D_test " "Elaborating entity \"A2D_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552669893823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(3) " "Verilog HDL Declaration information at rst_synch.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551~1/modelsim/ex12/rst_synch.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552669894019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rst_synch.sv 1 1 " "Using design file rst_synch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551~1/modelsim/ex12/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552669894020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1552669894020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "A2D_test.sv" "iRST" { Text "I:/ece551~1/modelsim/ex12/A2D_test.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669894021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D\"" {  } { { "A2D_test.sv" "iA2D" { Text "I:/ece551~1/modelsim/ex12/A2D_test.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669894036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D\|SPI_mstr:SPI_mstr " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D\|SPI_mstr:SPI_mstr\"" {  } { { "A2D_intf.sv" "SPI_mstr" { Text "I:/ece551~1/modelsim/ex12/A2D_intf.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669894058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_mstr.sv(19) " "Verilog HDL assignment warning at SPI_mstr.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552669894067 "|A2D_test|A2D_intf:iA2D|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_mstr.sv(24) " "Verilog HDL assignment warning at SPI_mstr.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552669894067 "|A2D_test|A2D_intf:iA2D|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mstr.sv(33) " "Verilog HDL assignment warning at SPI_mstr.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552669894067 "|A2D_test|A2D_intf:iA2D|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_mstr.sv(36) " "Verilog HDL assignment warning at SPI_mstr.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552669894067 "|A2D_test|A2D_intf:iA2D|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_mstr.sv(37) " "Verilog HDL assignment warning at SPI_mstr.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552669894067 "|A2D_test|A2D_intf:iA2D|SPI_mstr:SPI_mstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_rise PB_rise:iPB " "Elaborating entity \"PB_rise\" for hierarchy \"PB_rise:iPB\"" {  } { { "A2D_test.sv" "iPB" { Text "I:/ece551~1/modelsim/ex12/A2D_test.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669894069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PB_rise.sv(19) " "Verilog HDL assignment warning at PB_rise.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "PB_rise.sv" "" { Text "I:/ece551~1/modelsim/ex12/PB_rise.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552669894077 "|A2D_test|PB_rise:iPB"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 5 -1 0 } } { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/ex12/SPI_mstr.sv" 30 -1 0 } } { "PB_rise.sv" "" { Text "I:/ece551~1/modelsim/ex12/PB_rise.sv" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1552669895276 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1552669895292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "A2D_test.sv" "" { Text "I:/ece551~1/modelsim/ex12/A2D_test.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552669895310 "|A2D_test|LEDs[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552669895310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552669895401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552669895891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551~1/modelsim/ex12/A2D_test.map.smsg " "Generated suppressed messages file I:/ece551~1/modelsim/ex12/A2D_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669896123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552669896679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552669896679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552669897060 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552669897060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552669897060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552669897060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552669897185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 12:11:37 2019 " "Processing ended: Fri Mar 15 12:11:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552669897185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552669897185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552669897185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552669897185 ""}
