HDL language for the peripheral (top level) design unit SPI_slave_MOSI is vhdl
...
INFO:MDT - Create temparary xst project file:
   D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo.prj
Compiling vhdl file "D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/DCM.vhd" in
Library mc_servo.
Entity <DCM> compiled.
Entity <DCM> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/dcm_reset.vhd" in Library
mc_servo.
Entity <dcm_reset> compiled.
Entity <dcm_reset> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/SRL_Reset.vhd" in Library
mc_servo.
Entity <SRL_Reset> compiled.
Entity <SRL_Reset> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/MC_define.vhd"
in Library mc_servo.
Package <MC_Define> compiled.
Package body <MC_Define> compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/clk_divider_pulse.vhd" in
Library mc_servo.
Entity <clk_divider_pulse> compiled.
Entity <clk_divider_pulse> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/Pulse_gen.vhd" in Library
mc_servo.
Entity <Pulse_gen> compiled.
Entity <Pulse_gen> (Architecture <RTU>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/double_sync_vector.vhd" in
Library mc_servo.
Entity <double_sync_vector> compiled.
Entity <double_sync_vector> (Architecture <RTL>) compiled.
Compiling vhdl file
"D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/MC_spi_ctrl_loop.vhd" in Library
mc_servo.
Entity <MC_spi_ctrl_loop> compiled.
Entity <MC_spi_ctrl_loop> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/double_sync.vhd" in Library
mc_servo.
Entity <double_sync> compiled.
Entity <double_sync> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/Clk_Divider.vhd" in Library
mc_servo.
Entity <Clk_Divider> compiled.
Entity <Clk_Divider> (Architecture <RTU>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/SPI/spi_master.vhd" in Library
mc_servo.
Entity <spi_master> compiled.
Entity <spi_master> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/MC_temp_servo.vhd" in Library
mc_servo.
Entity <MC_temp_servo> compiled.
Entity <MC_temp_servo> (Architecture <RTL>) compiled.
Compiling vhdl file
"D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/SPI_slave_MISO.vhd" in Library
mc_servo.
Entity <SPI_slave_MISO> compiled.
Entity <SPI_slave_MISO> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/SPI_slave_MOSI.vhd" in Library
mc_servo.
Entity <SPI_slave_MOSI> compiled.
Entity <SPI_slave_MOSI> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/Telops/FIR-00162-MINI-MODULE(FIRST)/compile/CLK_RST_MNG.vhd" in Library
mc_servo.
Entity <CLK_RST_MNG> compiled.
Entity <CLK_RST_MNG> (Architecture <CLK_RST_MNG>) compiled.
Compiling vhdl file "D:/Telops/FIR-00162-MINI-MODULE(FIRST)/src/Overcurrent.vhd"
in Library mc_servo.
Entity <Overcurrent> compiled.
Entity <Overcurrent> (Architecture <RTL>) compiled.
Compiling vhdl file
"D:/Telops/FIR-00162-MINI-MODULE(FIRST)/compile/MC_Servo.vhd" in Library
mc_servo.
Entity <MC_Servo> compiled.
Entity <MC_Servo> (Architecture <from_bde>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/gen_areset.vhd" in Library
mc_servo.
Entity <gen_areset> compiled.
Entity <gen_areset> (Architecture <rtl>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores\mc_servo.prj : 13
Copying file gen_areset.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file Pulse_gen.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file SRL_Reset.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file Clk_Divider.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file clk_divider_pulse.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file dcm_reset.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file double_sync.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file double_sync_vector.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file spi_master.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file CLK_RST_MNG.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file MC_Servo.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file DCM.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file MC_define.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file MC_spi_ctrl_loop.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file MC_temp_servo.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file Overcurrent.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file SPI_slave_MISO.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...
Copying file SPI_slave_MOSI.vhd to
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/mc_servo/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
D:\Telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores\mc_servo.

Summary:

  Logical library     : mc_servo
  Version             : None
  Bus interface(s)    : None

The following sub-directories will be created:

  - mc_servo\data
  - mc_servo\hdl
  - mc_servo\hdl\vhdl


The following HDL source files will be copied into the mc_servo\hdl\vhdl
directory:

  - gen_areset.vhd
  - Pulse_gen.vhd
  - SRL_Reset.vhd
  - Clk_Divider.vhd
  - clk_divider_pulse.vhd
  - dcm_reset.vhd
  - double_sync.vhd
  - double_sync_vector.vhd
  - spi_master.vhd
  - CLK_RST_MNG.vhd
  - MC_Servo.vhd
  - DCM.vhd
  - MC_define.vhd
  - MC_spi_ctrl_loop.vhd
  - MC_temp_servo.vhd
  - Overcurrent.vhd
  - SPI_slave_MISO.vhd
  - SPI_slave_MOSI.vhd

The following files will be created under the mc_servo\data directory:

  - mc_servo_v2_1_0.mpd
  - mc_servo_v2_1_0.pao


