{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732581773830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732581773832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 21:42:53 2024 " "Processing started: Mon Nov 25 21:42:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732581773832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581773832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sipo-piso-shift-registers -c sipo-piso-shift-registers " "Command: quartus_map --read_settings_files=on --write_settings_files=off sipo-piso-shift-registers -c sipo-piso-shift-registers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581773832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732581774227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732581774227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo-piso-shift-registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo-piso-shift-registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sipo-piso-shift-registers " "Found entity 1: sipo-piso-shift-registers" {  } { { "sipo-piso-shift-registers.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/sipo-piso-shift-registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siporegister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file siporegister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIPOregister " "Found entity 1: SIPOregister" {  } { { "SIPOregister.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/SIPOregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pisoregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pisoregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISOregister " "Found entity 1: PISOregister" {  } { { "PISOregister.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/PISOregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783052 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.bdf " "Entity \"MUX\" obtained from \"MUX.bdf\" instead of from Quartus Prime megafunction library" {  } { { "MUX.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/MUX.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1732581783052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso-sipo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso-sipo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO-SIPO " "Found entity 1: PISO-SIPO" {  } { { "PISO-SIPO.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/PISO-SIPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador8bits " "Found entity 1: registrador8bits" {  } { { "registrador8bits.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/registrador8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sipo-piso-shift-registers " "Elaborating entity \"sipo-piso-shift-registers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732581783081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversor.bdf 1 1 " "Using design file conversor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:con0 " "Elaborating entity \"conversor\" for hierarchy \"conversor:con0\"" {  } { { "sipo-piso-shift-registers.bdf" "con0" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/sipo-piso-shift-registers.bdf" { { -184 592 728 -24 "con0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_a.bdf 1 1 " "Using design file segmento_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_a " "Found entity 1: segmento_a" {  } { { "segmento_a.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_a conversor:con0\|segmento_a:inst " "Elaborating entity \"segmento_a\" for hierarchy \"conversor:con0\|segmento_a:inst\"" {  } { { "conversor.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 24 432 528 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_b.bdf 1 1 " "Using design file segmento_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_b " "Found entity 1: segmento_b" {  } { { "segmento_b.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_b conversor:con0\|segmento_b:inst2 " "Elaborating entity \"segmento_b\" for hierarchy \"conversor:con0\|segmento_b:inst2\"" {  } { { "conversor.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 168 432 528 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_c.bdf 1 1 " "Using design file segmento_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_c " "Found entity 1: segmento_c" {  } { { "segmento_c.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783159 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_c conversor:con0\|segmento_c:inst4 " "Elaborating entity \"segmento_c\" for hierarchy \"conversor:con0\|segmento_c:inst4\"" {  } { { "conversor.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 312 432 528 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_d.bdf 1 1 " "Using design file segmento_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_d " "Found entity 1: segmento_d" {  } { { "segmento_d.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_d conversor:con0\|segmento_d:inst5 " "Elaborating entity \"segmento_d\" for hierarchy \"conversor:con0\|segmento_d:inst5\"" {  } { { "conversor.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 456 440 536 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_e.bdf 1 1 " "Using design file segmento_e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_e " "Found entity 1: segmento_e" {  } { { "segmento_e.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_e conversor:con0\|segmento_e:inst7 " "Elaborating entity \"segmento_e\" for hierarchy \"conversor:con0\|segmento_e:inst7\"" {  } { { "conversor.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 600 432 528 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_f.bdf 1 1 " "Using design file segmento_f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_f " "Found entity 1: segmento_f" {  } { { "segmento_f.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_f conversor:con0\|segmento_f:inst8 " "Elaborating entity \"segmento_f\" for hierarchy \"conversor:con0\|segmento_f:inst8\"" {  } { { "conversor.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 744 432 528 872 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_g.bdf 1 1 " "Using design file segmento_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_g " "Found entity 1: segmento_g" {  } { { "segmento_g.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/segmento_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732581783207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732581783207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_g conversor:con0\|segmento_g:inst9 " "Elaborating entity \"segmento_g\" for hierarchy \"conversor:con0\|segmento_g:inst9\"" {  } { { "conversor.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/conversor.bdf" { { 888 432 528 1016 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOregister PISOregister:inst " "Elaborating entity \"PISOregister\" for hierarchy \"PISOregister:inst\"" {  } { { "sipo-piso-shift-registers.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/sipo-piso-shift-registers.bdf" { { 304 24 136 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX PISOregister:inst\|MUX:M6 " "Elaborating entity \"MUX\" for hierarchy \"PISOregister:inst\|MUX:M6\"" {  } { { "PISOregister.bdf" "M6" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/PISOregister.bdf" { { 152 1456 1552 248 "M6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador8bits PISOregister:inst\|registrador8bits:inst16 " "Elaborating entity \"registrador8bits\" for hierarchy \"PISOregister:inst\|registrador8bits:inst16\"" {  } { { "PISOregister.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/PISOregister.bdf" { { -56 -120 -24 136 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPOregister SIPOregister:inst13 " "Elaborating entity \"SIPOregister\" for hierarchy \"SIPOregister:inst13\"" {  } { { "sipo-piso-shift-registers.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/sipo-piso-shift-registers.bdf" { { 304 312 408 496 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732581783556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732581783892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732581783892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732581783923 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732581783923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732581783923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732581783923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732581783939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 21:43:03 2024 " "Processing ended: Mon Nov 25 21:43:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732581783939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732581783939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732581783939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732581783939 ""}
