Classic Timing Analyzer report for traffic_light_controller
Sat Dec 16 00:01:41 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.430 ns                                       ; S2                    ; present_state.state_10          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.371 ns                                       ; present_state.state_4 ; G2                              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.922 ns                                      ; S1                    ; present_state.state_5           ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_5 ; present_state.state_6~DUPLICATE ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_5           ; present_state.state_6~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_5           ; present_state.state_6           ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_7           ; present_state.state_8           ; clk        ; clk      ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_2           ; present_state.state_3           ; clk        ; clk      ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_6~DUPLICATE ; present_state.state_7           ; clk        ; clk      ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_3           ; present_state.state_4           ; clk        ; clk      ; None                        ; None                      ; 0.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_10          ; present_state.state_1           ; clk        ; clk      ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_1           ; present_state.state_2           ; clk        ; clk      ; None                        ; None                      ; 0.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_1           ; present_state.state_2~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_9           ; present_state.state_10          ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_8           ; present_state.state_9           ; clk        ; clk      ; None                        ; None                      ; 0.421 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_4           ; present_state.state_5           ; clk        ; clk      ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_9           ; present_state.state_9           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.state_4           ; present_state.state_4           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                     ; To Clock ;
+-------+--------------+------------+------+------------------------+----------+
; N/A   ; None         ; 3.430 ns   ; S2   ; present_state.state_10 ; clk      ;
; N/A   ; None         ; 3.338 ns   ; S2   ; present_state.state_9  ; clk      ;
; N/A   ; None         ; 3.202 ns   ; S1   ; present_state.state_4  ; clk      ;
; N/A   ; None         ; 3.161 ns   ; S1   ; present_state.state_5  ; clk      ;
+-------+--------------+------------+------+------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To ; From Clock ;
+-------+--------------+------------+---------------------------------+----+------------+
; N/A   ; None         ; 7.371 ns   ; present_state.state_4           ; G2 ; clk        ;
; N/A   ; None         ; 7.207 ns   ; present_state.state_4           ; R1 ; clk        ;
; N/A   ; None         ; 7.141 ns   ; present_state.state_2~DUPLICATE ; G2 ; clk        ;
; N/A   ; None         ; 7.098 ns   ; present_state.state_8           ; G1 ; clk        ;
; N/A   ; None         ; 7.090 ns   ; present_state.state_7           ; G1 ; clk        ;
; N/A   ; None         ; 7.053 ns   ; present_state.state_8           ; R2 ; clk        ;
; N/A   ; None         ; 7.045 ns   ; present_state.state_7           ; R2 ; clk        ;
; N/A   ; None         ; 7.029 ns   ; present_state.state_5           ; Y2 ; clk        ;
; N/A   ; None         ; 7.029 ns   ; present_state.state_5           ; Y1 ; clk        ;
; N/A   ; None         ; 7.000 ns   ; present_state.state_3           ; G2 ; clk        ;
; N/A   ; None         ; 6.977 ns   ; present_state.state_2~DUPLICATE ; R1 ; clk        ;
; N/A   ; None         ; 6.942 ns   ; present_state.state_1           ; G2 ; clk        ;
; N/A   ; None         ; 6.836 ns   ; present_state.state_3           ; R1 ; clk        ;
; N/A   ; None         ; 6.778 ns   ; present_state.state_1           ; R1 ; clk        ;
; N/A   ; None         ; 6.766 ns   ; present_state.state_10          ; Y2 ; clk        ;
; N/A   ; None         ; 6.766 ns   ; present_state.state_10          ; Y1 ; clk        ;
; N/A   ; None         ; 6.742 ns   ; present_state.state_9           ; G1 ; clk        ;
; N/A   ; None         ; 6.718 ns   ; present_state.state_6           ; G1 ; clk        ;
; N/A   ; None         ; 6.697 ns   ; present_state.state_9           ; R2 ; clk        ;
; N/A   ; None         ; 6.673 ns   ; present_state.state_6           ; R2 ; clk        ;
+-------+--------------+------------+---------------------------------+----+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                     ; To Clock ;
+---------------+-------------+-----------+------+------------------------+----------+
; N/A           ; None        ; -2.922 ns ; S1   ; present_state.state_5  ; clk      ;
; N/A           ; None        ; -2.963 ns ; S1   ; present_state.state_4  ; clk      ;
; N/A           ; None        ; -3.099 ns ; S2   ; present_state.state_9  ; clk      ;
; N/A           ; None        ; -3.191 ns ; S2   ; present_state.state_10 ; clk      ;
+---------------+-------------+-----------+------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 16 00:01:41 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 40243118S_hw3 -c traffic_light_controller --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "present_state.state_5" and destination register "present_state.state_6~DUPLICATE"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 3; REG Node = 'present_state.state_5'
            Info: 2: + IC(0.240 ns) + CELL(0.309 ns) = 0.549 ns; Loc. = LCFF_X23_Y13_N7; Fanout = 1; REG Node = 'present_state.state_6~DUPLICATE'
            Info: Total cell delay = 0.309 ns ( 56.28 % )
            Info: Total interconnect delay = 0.240 ns ( 43.72 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N7; Fanout = 1; REG Node = 'present_state.state_6~DUPLICATE'
                Info: Total cell delay = 1.472 ns ( 59.21 % )
                Info: Total interconnect delay = 1.014 ns ( 40.79 % )
            Info: - Longest clock path from clock "clk" to source register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 3; REG Node = 'present_state.state_5'
                Info: Total cell delay = 1.472 ns ( 59.21 % )
                Info: Total interconnect delay = 1.014 ns ( 40.79 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "present_state.state_10" (data pin = "S2", clock pin = "clk") is 3.430 ns
    Info: + Longest pin to register delay is 5.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 2; PIN Node = 'S2'
        Info: 2: + IC(4.508 ns) + CELL(0.346 ns) = 5.671 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 1; COMB Node = 'next_state.state_10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.826 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'present_state.state_10'
        Info: Total cell delay = 1.318 ns ( 22.62 % )
        Info: Total interconnect delay = 4.508 ns ( 77.38 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'present_state.state_10'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
Info: tco from clock "clk" to destination pin "G2" through register "present_state.state_4" is 7.371 ns
    Info: + Longest clock path from clock "clk" to source register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N31; Fanout = 3; REG Node = 'present_state.state_4'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N31; Fanout = 3; REG Node = 'present_state.state_4'
        Info: 2: + IC(0.358 ns) + CELL(0.346 ns) = 0.704 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 2; COMB Node = 'WideOr2'
        Info: 3: + IC(2.105 ns) + CELL(1.982 ns) = 4.791 ns; Loc. = PIN_AB17; Fanout = 0; PIN Node = 'G2'
        Info: Total cell delay = 2.328 ns ( 48.59 % )
        Info: Total interconnect delay = 2.463 ns ( 51.41 % )
Info: th for register "present_state.state_5" (data pin = "S1", clock pin = "clk") is -2.922 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 3; REG Node = 'present_state.state_5'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.557 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 2; PIN Node = 'S1'
        Info: 2: + IC(4.317 ns) + CELL(0.228 ns) = 5.402 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 1; COMB Node = 'next_state.state_5~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.557 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 3; REG Node = 'present_state.state_5'
        Info: Total cell delay = 1.240 ns ( 22.31 % )
        Info: Total interconnect delay = 4.317 ns ( 77.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Sat Dec 16 00:01:42 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


