Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Aug 24 14:15:31 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |             424 |          113 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              78 |           20 |
| Yes          | No                    | Yes                    |              90 |           23 |
| Yes          | Yes                   | No                     |             101 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                   Enable Signal                  |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  CLOCK/inst/clk_mic | input/E                                          | input/read_en_i_2_n_0                        |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys |                                                  | rst_IBUF                                     |                2 |              2 |         1.00 |
|  CLOCK/inst/clk_sys | input/p_0_in__0                                  | Series_recombination_loop/AR[0]              |                1 |              3 |         3.00 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/count_delay[3]_i_1_n_0 | Series_recombination_loop/AR[0]              |                1 |              4 |         4.00 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/count2                 | Series_recombination_loop/AR[0]              |                1 |              5 |         5.00 |
|  CLOCK/inst/clk_sys | input/count0                                     |                                              |                2 |              6 |         3.00 |
|  CLOCK/inst/clk_sys | input/FFT_ready_i_1_n_0                          | rst_IBUF                                     |                2 |              7 |         3.50 |
|  CLOCK/inst/clk_sys |                                                  |                                              |                4 |              8 |         2.00 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/count3[7]_i_1_n_0      | Series_recombination_loop/AR[0]              |                2 |              8 |         4.00 |
|  CLOCK/inst/clk_sys | input/byte_select_temp[3]_i_1_n_0                | Series_recombination_loop/AR[0]              |                3 |             12 |         4.00 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/order0                 | Series_recombination_loop/order[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/orderi[31]_i_2_n_0     | Series_recombination_loop/orderi[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/DFT_RESET_reg_n_0      | Series_recombination_loop/SCLR               |               15 |             37 |         2.47 |
|  CLOCK/inst/clk_sys | input/hold[1]_i_1_n_0                            | Series_recombination_loop/AR[0]              |               12 |             50 |         4.17 |
|  CLOCK/inst/clk_sys | Series_recombination_loop/FFT_outR0              |                                              |               18 |             72 |         4.00 |
|  CLOCK/inst/clk_sys |                                                  | Series_recombination_loop/temp20             |               20 |             74 |         3.70 |
|  CLOCK/inst/clk_sys |                                                  | Series_recombination_loop/AR[0]              |               91 |            348 |         3.82 |
+---------------------+--------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


