## Hi there ğŸ‘‹
My name is Bernardo F. Fraga, I'm a Computer Engineering student who loves to learn about technology and how it can be use in day by day.

### ğŸ’» Projects in development:

- Deserializer in Verilog / SystemVerilog

### ğŸ“– Currently Learning:
- Assembly (MIPS)
- Verilog / SystemVerilog (FPGA design)

### ğŸ“« Contact me:
- ğŸ“§[Email](mailto:bfoquesdefraga@gmail.com)  

### ğŸ—º Languages:

- ğŸ‡§ğŸ‡· Native: Portuguese

- ğŸ‡ºğŸ‡¸Â Fluent: English

