Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug 28 19:44:16 2024
| Host         : AG-Predator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: B1/x_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.997        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.997        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.704ns (20.063%)  route 2.805ns (79.937%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.143     8.659    B1/x
    SLICE_X0Y22          FDRE                                         r  B1/t_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    B1/x_reg_0
    SLICE_X0Y22          FDRE                                         r  B1/t_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    B1/t_reg[25]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.704ns (20.063%)  route 2.805ns (79.937%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.143     8.659    B1/x
    SLICE_X0Y22          FDRE                                         r  B1/t_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    B1/x_reg_0
    SLICE_X0Y22          FDRE                                         r  B1/t_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    B1/t_reg[26]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.704ns (20.887%)  route 2.667ns (79.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.521    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/t_reg[21]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.704ns (20.887%)  route 2.667ns (79.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.521    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/t_reg[22]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.704ns (20.887%)  route 2.667ns (79.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.521    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/t_reg[23]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.704ns (20.887%)  route 2.667ns (79.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.521    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/t_reg[24]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.704ns (21.848%)  route 2.518ns (78.152%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.372    B1/x
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.704ns (21.848%)  route 2.518ns (78.152%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.372    B1/x
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.704ns (21.848%)  route 2.518ns (78.152%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.372    B1/x
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.704ns (21.848%)  route 2.518ns (78.152%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.619    B1/t[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.743 r  B1/t[26]_i_2/O
                         net (fo=2, routed)           0.649     7.392    B1/t[26]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.516 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.372    B1/x
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[20]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B1/x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    B1/x_reg_0
    SLICE_X1Y19          FDRE                                         r  B1/x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  B1/x_reg/Q
                         net (fo=5, routed)           0.168     1.779    B1/CLK
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  B1/x_i_1/O
                         net (fo=1, routed)           0.000     1.824    B1/x_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  B1/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    B1/x_reg_0
    SLICE_X1Y19          FDRE                                         r  B1/x_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    B1/x_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  B1/t_reg[11]/Q
                         net (fo=2, routed)           0.133     1.745    B1/t[11]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  B1/t0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.856    B1/p_1_in[11]
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    B1/t_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  B1/t_reg[23]/Q
                         net (fo=2, routed)           0.133     1.742    B1/t[23]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  B1/t0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.853    B1/p_1_in[23]
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/t_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    B1/t_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B1/t_reg[7]/Q
                         net (fo=2, routed)           0.133     1.746    B1/t[7]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  B1/t0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.857    B1/p_1_in[7]
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    B1/t_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  B1/t_reg[19]/Q
                         net (fo=2, routed)           0.133     1.743    B1/t[19]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  B1/t0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.854    B1/p_1_in[19]
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    B1/t_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B1/t_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  B1/t_reg[15]/Q
                         net (fo=2, routed)           0.134     1.745    B1/t[15]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  B1/t0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.856    B1/p_1_in[15]
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    B1/t_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B1/t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  B1/t_reg[3]/Q
                         net (fo=2, routed)           0.134     1.748    B1/t[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  B1/t0_carry/O[2]
                         net (fo=1, routed)           0.000     1.859    B1/p_1_in[3]
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    B1/t_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.288ns (71.311%)  route 0.116ns (28.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           0.116     1.729    B1/t[0]
    SLICE_X0Y16          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.876 r  B1/t0_carry/O[0]
                         net (fo=1, routed)           0.000     1.876    B1/p_1_in[1]
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.592    B1/t_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.316ns (73.171%)  route 0.116ns (26.829%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           0.116     1.729    B1/t[0]
    SLICE_X0Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.904 r  B1/t0_carry/O[1]
                         net (fo=1, routed)           0.000     1.904    B1/p_1_in[2]
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.592    B1/t_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 B1/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  B1/t_reg[11]/Q
                         net (fo=2, routed)           0.133     1.745    B1/t[11]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.889 r  B1/t0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.889    B1/p_1_in[12]
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    B1/t_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RBasys }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  RBasys_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    B1/t_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/t_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/t_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/t_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    B1/t_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    B1/t_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    B1/t_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    B1/t_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    B1/t_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    B1/t_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    B1/t_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    B1/t_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    B1/t_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    B1/t_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    B1/t_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/t_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    B1/t_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    B1/t_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 4.121ns (63.084%)  route 2.411ns (36.916%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[1]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/count_reg[1]/Q
                         net (fo=4, routed)           2.411     2.830    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.702     6.532 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.532    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 3.961ns (64.872%)  route 2.145ns (35.128%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B2/count_reg[0]/Q
                         net (fo=5, routed)           2.145     2.601    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.105 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.105    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 4.103ns (70.577%)  route 1.711ns (29.423%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/count_reg[3]/Q
                         net (fo=4, routed)           1.711     2.130    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684     5.814 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.814    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.957ns (70.020%)  route 1.694ns (29.980%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B2/count_reg[2]/Q
                         net (fo=4, routed)           1.694     2.150    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.651 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.651    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.550ns  (logic 1.461ns (57.306%)  route 1.089ns (42.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Down_IBUF_inst/O
                         net (fo=4, routed)           1.089     2.550    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.550ns  (logic 1.461ns (57.306%)  route 1.089ns (42.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Down_IBUF_inst/O
                         net (fo=4, routed)           1.089     2.550    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.550ns  (logic 1.461ns (57.306%)  route 1.089ns (42.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Down_IBUF_inst/O
                         net (fo=4, routed)           1.089     2.550    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.550ns  (logic 1.461ns (57.306%)  route 1.089ns (42.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Down_IBUF_inst/O
                         net (fo=4, routed)           1.089     2.550    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.757ns  (logic 0.718ns (40.854%)  route 1.039ns (59.146%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  B2/count_reg[3]/Q
                         net (fo=4, routed)           1.039     1.458    B2/Q[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.299     1.757 r  B2//i__rep__0/O
                         net (fo=1, routed)           0.000     1.757    B2//i__rep__0_n_0
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.756ns  (logic 0.713ns (40.592%)  route 1.043ns (59.408%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  B2/count_reg[3]/Q
                         net (fo=4, routed)           1.043     1.462    B2/Q[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.294     1.756 r  B2//i__rep__1/O
                         net (fo=1, routed)           0.000     1.756    B2//i__rep__1_n_0
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/count_reg[2]/Q
                         net (fo=4, routed)           0.179     0.320    B2/Q[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.042     0.362 r  B2//i__rep/O
                         net (fo=1, routed)           0.000     0.362    B2//i__rep_n_0
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  B2/count_reg[2]/Q
                         net (fo=4, routed)           0.181     0.322    B2/Q[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  B2//i__rep__1/O
                         net (fo=1, routed)           0.000     0.365    B2//i__rep__1_n_0
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/count_reg[2]/Q
                         net (fo=4, routed)           0.179     0.320    B2/Q[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  B2//i__rep__0/O
                         net (fo=1, routed)           0.000     0.365    B2//i__rep__0_n_0
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.198%)  route 0.245ns (56.802%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  B2/count_reg[0]/Q
                         net (fo=5, routed)           0.245     0.386    B2/Q[0]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  B2//i__rep__2/O
                         net (fo=1, routed)           0.000     0.431    B2//i__rep__2_n_0
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.229ns (34.959%)  route 0.427ns (65.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Down_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.656    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.229ns (34.959%)  route 0.427ns (65.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Down_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.656    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.229ns (34.959%)  route 0.427ns (65.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Down_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.656    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.229ns (34.959%)  route 0.427ns (65.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Down_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.656    B2/E[0]
    SLICE_X1Y18          FDRE                                         r  B2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.343ns (78.622%)  route 0.365ns (21.378%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/count_reg[2]/Q
                         net (fo=4, routed)           0.365     0.506    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.708 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.708    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.392ns (79.521%)  route 0.359ns (20.479%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  B2/count_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/count_reg[3]/Q
                         net (fo=4, routed)           0.359     0.487    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.264     1.751 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.751    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





