{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1549543046368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1549543046369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 07 12:37:26 2019 " "Processing started: Thu Feb 07 12:37:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1549543046369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1549543046369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_flip_flop_4_bit -c D_flip_flop_4_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_flip_flop_4_bit -c D_flip_flop_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1549543046369 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1549543047202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a/documents/eg3205_work/vhdl/d_flip_flop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a/documents/eg3205_work/vhdl/d_flip_flop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop_tb-behavior " "Found design unit 1: D_flip_flop_tb-behavior" {  } { { "../D_flip_flop_tb.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/D_flip_flop_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549543047954 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop_tb " "Found entity 1: D_flip_flop_tb" {  } { { "../D_flip_flop_tb.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/D_flip_flop_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549543047954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549543047954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a/documents/eg3205_work/vhdl/week_4_d_flip_flop/d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a/documents/eg3205_work/vhdl/week_4_d_flip_flop/d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-Behavioral " "Found design unit 1: D_flip_flop-Behavioral" {  } { { "../Week_4_D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_4_D_flip_flop/D_flip_flop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549543047959 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "../Week_4_D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_4_D_flip_flop/D_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549543047959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549543047959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop_4_bit-Behavioural " "Found design unit 1: D_flip_flop_4_bit-Behavioural" {  } { { "D_flip_flop_4_bit.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_4_D_flip_flop_4_bit/D_flip_flop_4_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549543047968 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop_4_bit " "Found entity 1: D_flip_flop_4_bit" {  } { { "D_flip_flop_4_bit.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_4_D_flip_flop_4_bit/D_flip_flop_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1549543047968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1549543047968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_flip_flop_4_bit " "Elaborating entity \"D_flip_flop_4_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1549543048049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:U1 " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:U1\"" {  } { { "D_flip_flop_4_bit.vhd" "U1" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_4_D_flip_flop_4_bit/D_flip_flop_4_bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1549543048170 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN D_flip_flop.vhd(20) " "VHDL Process Statement warning at D_flip_flop.vhd(20): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Week_4_D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_4_D_flip_flop/D_flip_flop.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1549543048186 "|D_flip_flop_4_bit|D_flip_flop:U1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1549543049384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1549543049756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1549543049756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1549543049833 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1549543049833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1549543049833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1549543049833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1549543049865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 07 12:37:29 2019 " "Processing ended: Thu Feb 07 12:37:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1549543049865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1549543049865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1549543049865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1549543049865 ""}
