#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  8 15:00:29 2018
# Process ID: 6504
# Current directory: C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1
# Command line: vivado.exe -log Top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Top_wrapper.tcl -notrace
# Log file: C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper.vdi
# Journal file: C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zynq_Book/ip_repo/axi_i2s_receiver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zynq_Book/ip_repo/axi_i2s_transmitter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zynq_Book/ip_repo/eq_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top Top_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_bram_ctrl_0_0/Top_axi_bram_ctrl_0_0.dcp' for cell 'Top_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0.dcp' for cell 'Top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_i2s_receiver_0_0/Top_axi_i2s_receiver_0_0.dcp' for cell 'Top_i/axi_i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_i2s_transmitter_0_0/Top_axi_i2s_transmitter_0_0.dcp' for cell 'Top_i/axi_i2s_transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_blk_mem_gen_0_1/Top_blk_mem_gen_0_1.dcp' for cell 'Top_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/Top_eq_core_0_0.dcp' for cell 'Top_i/eq_core_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_processing_system7_0_0/Top_processing_system7_0_0.dcp' for cell 'Top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_rst_ps7_0_100M_0/Top_rst_ps7_0_100M_0.dcp' for cell 'Top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_xbar_0/Top_xbar_0.dcp' for cell 'Top_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0.dcp' for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_pc_0/Top_auto_pc_0.dcp' for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_1/Top_auto_ds_1.dcp' for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_pc_1/Top_auto_pc_1.dcp' for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_pc_2/Top_auto_pc_2.dcp' for cell 'Top_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_us_0/Top_auto_us_0.dcp' for cell 'Top_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_processing_system7_0_0/Top_processing_system7_0_0.xdc] for cell 'Top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_processing_system7_0_0/Top_processing_system7_0_0.xdc] for cell 'Top_i/processing_system7_0/inst'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0_board.xdc] for cell 'Top_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0_board.xdc] for cell 'Top_i/axi_gpio_0/U0'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0.xdc] for cell 'Top_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0.xdc] for cell 'Top_i/axi_gpio_0/U0'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_rst_ps7_0_100M_0/Top_rst_ps7_0_100M_0_board.xdc] for cell 'Top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_rst_ps7_0_100M_0/Top_rst_ps7_0_100M_0_board.xdc] for cell 'Top_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_rst_ps7_0_100M_0/Top_rst_ps7_0_100M_0.xdc] for cell 'Top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_rst_ps7_0_100M_0/Top_rst_ps7_0_100M_0.xdc] for cell 'Top_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Zynq_Book/EQ_27/eq_27_zedboard.xdc]
Finished Parsing XDC File [C:/Zynq_Book/EQ_27/eq_27_zedboard.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_1/Top_auto_ds_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0.dcp'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_1/Top_auto_ds_1_clocks.xdc] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_1/Top_auto_ds_1_clocks.xdc] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0_clocks.xdc] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0_clocks.xdc] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_us_0/Top_auto_us_0_clocks.xdc] for cell 'Top_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_auto_us_0/Top_auto_us_0_clocks.xdc] for cell 'Top_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1231.625 ; gain = 539.375
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Top_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1231.680 ; gain = 946.695
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1231.680 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd3be79f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1241.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 30 cells and removed 67 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 1b58e6eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1241.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 238 cells and removed 526 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13b9a5711

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1241.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 1193 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Top_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst to drive 107 load(s) on clock net BCLK_OBUF
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1523df2c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1241.137 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1523df2c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1241.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1241.137 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1785d0ab1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.051 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1841c97c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1454.785 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1841c97c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.785 ; gain = 213.648
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1454.785 ; gain = 223.105
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_wrapper_drc_opted.rpt -pb Top_wrapper_drc_opted.pb -rpx Top_wrapper_drc_opted.rpx
Command: report_drc -file Top_wrapper_drc_opted.rpt -pb Top_wrapper_drc_opted.pb -rpx Top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1454.785 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e3fd99a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143d2f24f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19e25d187

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19e25d187

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1454.785 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19e25d187

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f1250047

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f1250047

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a2ef783

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1152e132d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1334b92f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1484d23ef

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20fbb72b6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20fbb72b6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1454.785 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20fbb72b6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b600522f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b600522f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.595. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24cbaee98

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24cbaee98

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24cbaee98

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24cbaee98

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2baf5973b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2baf5973b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000
Ending Placer Task | Checksum: 1c9a5d84e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1454.785 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_wrapper_utilization_placed.rpt -pb Top_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1454.785 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb3093df ConstDB: 0 ShapeSum: fe75446f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10b40af95

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1454.785 ; gain = 0.000
Post Restoration Checksum: NetGraph: 83162a74 NumContArr: 882a8521 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10b40af95

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10b40af95

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10b40af95

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1454.785 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d940191e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1454.785 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=-1.400 | THS=-504.033|

Phase 2 Router Initialization | Checksum: 23a621bf5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1527.867 ; gain = 73.082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a0b8e008

Time (s): cpu = 00:03:38 ; elapsed = 00:02:02 . Memory (MB): peak = 1545.609 ; gain = 90.824

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 945
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.301 | TNS=-141.373| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a119378b

Time (s): cpu = 00:11:01 ; elapsed = 00:06:37 . Memory (MB): peak = 1640.297 ; gain = 185.512

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.244  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1321feb6e

Time (s): cpu = 00:28:52 ; elapsed = 00:17:52 . Memory (MB): peak = 1688.586 ; gain = 233.801
Phase 4 Rip-up And Reroute | Checksum: 1321feb6e

Time (s): cpu = 00:28:52 ; elapsed = 00:17:52 . Memory (MB): peak = 1688.586 ; gain = 233.801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1321feb6e

Time (s): cpu = 00:28:52 ; elapsed = 00:17:52 . Memory (MB): peak = 1688.586 ; gain = 233.801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1321feb6e

Time (s): cpu = 00:28:52 ; elapsed = 00:17:52 . Memory (MB): peak = 1688.586 ; gain = 233.801
Phase 5 Delay and Skew Optimization | Checksum: 1321feb6e

Time (s): cpu = 00:28:52 ; elapsed = 00:17:53 . Memory (MB): peak = 1688.586 ; gain = 233.801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134b34706

Time (s): cpu = 00:28:53 ; elapsed = 00:17:53 . Memory (MB): peak = 1688.586 ; gain = 233.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.359  | TNS=0.000  | WHS=-1.150 | THS=-163.415|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 10416e834

Time (s): cpu = 00:31:51 ; elapsed = 00:20:24 . Memory (MB): peak = 2061.211 ; gain = 606.426
Phase 6.1 Hold Fix Iter | Checksum: 10416e834

Time (s): cpu = 00:31:51 ; elapsed = 00:20:24 . Memory (MB): peak = 2061.211 ; gain = 606.426

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.372 | TNS=-12.610| WHS=-1.102 | THS=-127.528|

Phase 6.2 Additional Hold Fix | Checksum: 1a86beecf

Time (s): cpu = 00:34:50 ; elapsed = 00:22:25 . Memory (MB): peak = 2061.211 ; gain = 606.426
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 699 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R0_carry__3/DI[0]
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]_i_1/DI[0]
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R0_carry__3_i_4/I0
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[31]_i_3/I0
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R0_carry__2/DI[3]
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]_i_1/DI[3]
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R0_carry__2_i_1/I0
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[29]_i_2/I0
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
	.. and 689 more pins.

Phase 6 Post Hold Fix | Checksum: 1e91fc609

Time (s): cpu = 00:34:51 ; elapsed = 00:22:25 . Memory (MB): peak = 2061.211 ; gain = 606.426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.80553 %
  Global Horizontal Routing Utilization  = 3.8668 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1cea9d022

Time (s): cpu = 00:34:51 ; elapsed = 00:22:25 . Memory (MB): peak = 2061.211 ; gain = 606.426

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cea9d022

Time (s): cpu = 00:34:51 ; elapsed = 00:22:25 . Memory (MB): peak = 2061.211 ; gain = 606.426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f2e57abd

Time (s): cpu = 00:34:52 ; elapsed = 00:22:26 . Memory (MB): peak = 2061.211 ; gain = 606.426

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a2bdb5bc

Time (s): cpu = 00:34:52 ; elapsed = 00:22:26 . Memory (MB): peak = 2061.211 ; gain = 606.426
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.363 | TNS=-684.658| WHS=-0.525 | THS=-26.460|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a2bdb5bc

Time (s): cpu = 00:34:52 ; elapsed = 00:22:27 . Memory (MB): peak = 2061.211 ; gain = 606.426
WARNING: [Route 35-456] Router was unable to fix hold violation on 1 pins because of tight setup and hold constraints. Such pins are:
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__6_i_3/I1

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 3 pins because of high hold requirement. Such pins are:
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry_i_7__0/I5
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__5_i_3/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__5_i_4__0/I1

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 30 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__4_i_3__0/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__4_i_1__0/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__6_i_2/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__3_i_1/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__4_i_4__0/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry_i_3__0/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__5_i_2/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__5_i_4/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__5_i_1/I1
	Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i___0_carry__3_i_2/I1
	.. and 20 more pins.

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:52 ; elapsed = 00:22:27 . Memory (MB): peak = 2061.211 ; gain = 606.426

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:56 ; elapsed = 00:22:29 . Memory (MB): peak = 2061.211 ; gain = 606.426
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_wrapper_drc_routed.rpt -pb Top_wrapper_drc_routed.pb -rpx Top_wrapper_drc_routed.rpx
Command: report_drc -file Top_wrapper_drc_routed.rpt -pb Top_wrapper_drc_routed.pb -rpx Top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_wrapper_methodology_drc_routed.rpt -pb Top_wrapper_methodology_drc_routed.pb -rpx Top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Top_wrapper_methodology_drc_routed.rpt -pb Top_wrapper_methodology_drc_routed.pb -rpx Top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/Top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_wrapper_power_routed.rpt -pb Top_wrapper_power_summary_routed.pb -rpx Top_wrapper_power_routed.rpx
Command: report_power -file Top_wrapper_power_routed.rpt -pb Top_wrapper_power_summary_routed.pb -rpx Top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_wrapper_route_status.rpt -pb Top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_wrapper_timing_summary_routed.rpt -rpx Top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force Top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6 input Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6 output Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L3__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L4__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R3__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6 multiplier stage Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R4__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 129 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Zynq_Book/EQ_27/EQ_27.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb  8 15:25:03 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 134 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2061.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 15:25:03 2018...
