<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.04.06.14:52:09"
 outputDirectory="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP2C35F672C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK50_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK50_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK50_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK27_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK27_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK27_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="pixel_buffer_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pixel_buffer_external_interface_DQ"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="pixel_buffer_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="18" />
   <port
       name="pixel_buffer_external_interface_LB_N"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="pixel_buffer_external_interface_UB_N"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="pixel_buffer_external_interface_CE_N"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="pixel_buffer_external_interface_OE_N"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="pixel_buffer_external_interface_WE_N"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
  <interface name="av_config_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="av_config_external_interface_SDAT"
       direction="bidir"
       role="SDAT"
       width="1" />
   <port
       name="av_config_external_interface_SCLK"
       direction="output"
       role="SCLK"
       width="1" />
  </interface>
  <interface name="decoder_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="decoder_external_interface_TD_CLK27"
       direction="input"
       role="TD_CLK27"
       width="1" />
   <port
       name="decoder_external_interface_TD_DATA"
       direction="input"
       role="TD_DATA"
       width="8" />
   <port
       name="decoder_external_interface_TD_HS"
       direction="input"
       role="TD_HS"
       width="1" />
   <port
       name="decoder_external_interface_TD_VS"
       direction="input"
       role="TD_VS"
       width="1" />
   <port
       name="decoder_external_interface_TD_RESET"
       direction="output"
       role="TD_RESET"
       width="1" />
   <port
       name="decoder_external_interface_overflow_flag"
       direction="output"
       role="overflow_flag"
       width="1" />
  </interface>
  <interface name="vga_controller_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="vga_controller_external_interface_CLK"
       direction="output"
       role="CLK"
       width="1" />
   <port
       name="vga_controller_external_interface_HS"
       direction="output"
       role="HS"
       width="1" />
   <port
       name="vga_controller_external_interface_VS"
       direction="output"
       role="VS"
       width="1" />
   <port
       name="vga_controller_external_interface_BLANK"
       direction="output"
       role="BLANK"
       width="1" />
   <port
       name="vga_controller_external_interface_SYNC"
       direction="output"
       role="SYNC"
       width="1" />
   <port
       name="vga_controller_external_interface_R"
       direction="output"
       role="R"
       width="10" />
   <port
       name="vga_controller_external_interface_G"
       direction="output"
       role="G"
       width="10" />
   <port
       name="vga_controller_external_interface_B"
       direction="output"
       role="B"
       width="10" />
  </interface>
  <interface name="sdram_0_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_0_wire_addr" direction="output" role="addr" width="12" />
   <port name="sdram_0_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_0_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_0_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_0_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_0_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_0_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_0_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_0_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="character_lcd_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="character_lcd_0_external_interface_DATA"
       direction="bidir"
       role="DATA"
       width="8" />
   <port
       name="character_lcd_0_external_interface_ON"
       direction="output"
       role="ON"
       width="1" />
   <port
       name="character_lcd_0_external_interface_BLON"
       direction="output"
       role="BLON"
       width="1" />
   <port
       name="character_lcd_0_external_interface_EN"
       direction="output"
       role="EN"
       width="1" />
   <port
       name="character_lcd_0_external_interface_RS"
       direction="output"
       role="RS"
       width="1" />
   <port
       name="character_lcd_0_external_interface_RW"
       direction="output"
       role="RW"
       width="1" />
  </interface>
  <interface name="led_detector_thres_active_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="clock50_clk_in_reset" />
   <port
       name="led_detector_thres_active_conduit_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="led_detector_thres_range_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="clock50_clk_in_reset" />
   <port
       name="led_detector_thres_range_conduit_export"
       direction="input"
       role="export"
       width="10" />
  </interface>
  <interface name="audio_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_0_external_interface_BCLK"
       direction="input"
       role="BCLK"
       width="1" />
   <port
       name="audio_0_external_interface_DACDAT"
       direction="output"
       role="DACDAT"
       width="1" />
   <port
       name="audio_0_external_interface_DACLRCK"
       direction="input"
       role="DACLRCK"
       width="1" />
  </interface>
  <interface name="spi_0_external" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="spi_0_external_MISO" direction="input" role="MISO" width="1" />
   <port name="spi_0_external_MOSI" direction="output" role="MOSI" width="1" />
   <port name="spi_0_external_SCLK" direction="output" role="SCLK" width="1" />
   <port name="spi_0_external_SS_n" direction="output" role="SS_n" width="1" />
  </interface>
  <interface name="clock50_clk_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock50_clk_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock50_clk_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="clock50_clk_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="clock27_clk_in" kind="clock" start="0">
   <property name="clockRate" value="27000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock27_clk_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock27_clk_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="clock27_clk_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="audioclk_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="16875000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="audioclk_out_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdramclk_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="75000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdramclk_out_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pll50_areset_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll50_areset_conduit_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pll50_locked_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll50_locked_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="pll50_phasedone_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll50_phasedone_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="pll27_areset_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll27_areset_conduit_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pll27_locked_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll27_locked_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="pll27_phasedone_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll27_phasedone_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="tristate_conduit_bridge_0_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_read_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_read_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_data_out"
       direction="bidir"
       role="generic_tristate_controller_0_tcm_data_out"
       width="8" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_chipselect_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_chipselect_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_write_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_write_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_address_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_address_out"
       width="22" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="niosII_system:1.0:AUTO_CLOCK27_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLOCK27_CLK_IN_CLOCK_RATE=-1,AUTO_CLOCK27_CLK_IN_RESET_DOMAIN=-1,AUTO_CLOCK50_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLOCK50_CLK_IN_CLOCK_RATE=-1,AUTO_CLOCK50_CLK_IN_RESET_DOMAIN=-1,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1459975887,AUTO_UNIQUE_ID=(altera_up_avalon_audio_and_video_config:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=Line In to ADC,bit_length=16,board=DE2,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC)(altera_up_avalon_video_decoder:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,video_source=On-board Video In (NTSC or PAL))(altera_up_avalon_video_chroma_resampler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_csc:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB)(altera_up_avalon_video_clipper:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=2,drop_bottom=2,drop_left=0,drop_right=80,drop_top=2,height_in=244,width_in=720)(altera_up_avalon_video_scaler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=8,color_planes=3,height_in=240,height_out=240,height_scaling=1,width_in=640,width_out=320,width_scaling=0.5)(altera_up_avalon_video_dma_controller:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,addr_mode=X-Y,back_start_address=0,color_bits=8,color_planes=3,height=240,mode=From Stream to Memory,start_address=0,width=320)(altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=true)(altera_up_avalon_video_pixel_buffer_dma:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,addr_mode=X-Y,back_start_address=0,color_space=24-bit RGB,image_height=240,image_width=320,start_address=0)(altera_up_avalon_video_rgb_resampler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_scaler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=10,color_planes=3,height_in=240,height_out=480,height_scaling=2,width_in=320,width_out=640,width_scaling=2)(altera_up_avalon_video_dual_clock_buffer:12.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=75000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=10,color_planes=3)(altera_up_avalon_video_vga_controller:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,device=VGA Connector,underflow_flag=false)(altera_nios2_qsys:12.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=559136,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=75000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;Pixel_Buffer.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; /&gt;&lt;slave name=&apos;Onchip_Memory.s1&apos; start=&apos;0x84000&apos; end=&apos;0x88000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x88800&apos; end=&apos;0x89000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x89000&apos; end=&apos;0x89020&apos; /&gt;&lt;slave name=&apos;LED_Detector.avalon_slave_0&apos; start=&apos;0x89020&apos; end=&apos;0x89040&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x89040&apos; end=&apos;0x89060&apos; /&gt;&lt;slave name=&apos;pll50.pll_slave&apos; start=&apos;0x89060&apos; end=&apos;0x89070&apos; /&gt;&lt;slave name=&apos;pll27.pll_slave&apos; start=&apos;0x89070&apos; end=&apos;0x89080&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x89080&apos; end=&apos;0x89090&apos; /&gt;&lt;slave name=&apos;Pixel_DMA.avalon_control_slave&apos; start=&apos;0x89090&apos; end=&apos;0x890A0&apos; /&gt;&lt;slave name=&apos;Video_DMA.avalon_dma_control_slave&apos; start=&apos;0x890A0&apos; end=&apos;0x890B0&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0x890B0&apos; end=&apos;0x890C0&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x890C0&apos; end=&apos;0x890C8&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x890C8&apos; end=&apos;0x890D0&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x890D0&apos; end=&apos;0x890D2&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x1000000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1800000&apos; end=&apos;0x1C00000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=540704,exceptionOffset=32,exceptionSlave=Onchip_Memory.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;Pixel_Buffer.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; /&gt;&lt;slave name=&apos;Onchip_Memory.s1&apos; start=&apos;0x84000&apos; end=&apos;0x88000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x88800&apos; end=&apos;0x89000&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x1000000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1800000&apos; end=&apos;0x1C00000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,regfile_ramBlockType=Automatic,resetAbsoluteAddr=25165824,resetOffset=0,resetSlave=generic_tristate_controller_0.uas,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=niosII_system_Onchip_Memory,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=Onchip_Memory,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,id=0,timestamp=1459975887)(altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=75000000,timeoutPulseOutput=false,timerPreset=CUSTOM)(altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_new_sdram_controller:12.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,casLatency=3,clockRate=75000000,columnWidth=8,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608)(altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,cursor=Normal)(LED_RGB_detector:1.0:AUTO_CLOCK_CLOCK_RATE=75000000,IDW=23,ODW=23)(altera_up_avalon_audio:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=false,audio_out=true,avalon_bus_type=Memory Mapped,dw=16)(altera_avalon_spi:12.1:actualClockRate=3.75E7,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=75000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,syncRegDepth=2,targetClockRate=100000000,targetSlaveSelectToSClkDelay=0.0)(clock_source:12.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:12.1:clockFrequency=27000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altpll:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=2,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=2,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=3,CLK1_PHASE_SHIFT=-3000,CLK2_DIVIDE_BY=2,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 2 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3000 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 2 CT#CLK1_DIVIDE_BY 2 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 25.17500000 PT#OUTPUT_FREQ1 75.00000000 PT#OUTPUT_FREQ0 75.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -3.00000000 PT#DIV_FACTOR2 2 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 2 PT#DIV_FACTOR0 2 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 25.000000 PT#EFF_OUTPUT_FREQ_VALUE1 75.000000 PT#EFF_OUTPUT_FREQ_VALUE0 75.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 ns PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 3 PT#MULT_FACTOR0 3 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1459487863950595.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT=)(altpll:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=27000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=8,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=5,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 5 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 37037 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 8 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 27.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 16.93440000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 8 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 16.875000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 5 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1459492362450261.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=37037,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT=)(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=16875000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_generic_tristate_controller:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=9,AUTO_CLK_RESET_DOMAIN=9,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,MODULE_ASSIGNMENT_VALUES=1,1,1,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=40,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=40,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=75000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=40,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=12,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=40,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=12,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(conduit:12.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000))(altera_tristate_conduit_bridge:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:12.1:AUTO_CLK_CLOCK_DOMAIN=9,AUTO_CLK_CLOCK_RATE=75000000,AUTO_CLK_RESET_DOMAIN=9,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:))(avalon_streaming:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00088800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00088800)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00084000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x000890b0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x000890a0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089090)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(reset:12.1:)(reset:12.1:)(reset:12.1:)(interrupt:12.1:irqNumber=0)(interrupt:12.1:irqNumber=1)(avalon_streaming:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x000890c8)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089040)(avalon:12.1:arbitrationPriority=1,baseAddress=0x000890c0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00084000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01000000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01000000)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x000890d0)(avalon_streaming:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089020)(avalon_streaming:12.1:)(avalon_streaming:12.1:)(interrupt:12.1:irqNumber=2)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089080)(interrupt:12.1:irqNumber=3)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089000)(interrupt:12.1:irqNumber=4)(clock:12.1:)(clock:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089070)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00089060)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01800000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01800000)(tristate_conduit:12.1:)(tristate_conduit:12.1:)"
   instancePathKey="niosII_system"
   kind="niosII_system"
   version="1.0"
   name="niosII_system">
  <parameter name="AUTO_CLOCK50_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLOCK27_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK27_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK50_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_GENERATION_ID" value="1459975887" />
  <parameter name="AUTO_CLOCK27_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK50_CLK_IN_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/niosII_system.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_AV_Config.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Chroma_Resampler.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Color_Space_Converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_clipper_add.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Video_Clipper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Video_Scaler.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Video_DMA.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Pixel_Buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Pixel_DMA.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_RGB_Resampler.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Pixel_Scaler.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Dual_Clock_FIFO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_VGA_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Onchip_Memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Onchip_Memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_sdram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_character_lcd_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/LED_RGB_detector.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_clock_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_sync_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_audio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_spi_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_pll50.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_pll27.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_generic_tristate_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/niosII_system.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_35.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_70.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/LED_RGB_detector_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:niosII_system "niosII_system"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>32</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>53</b> modules, <b>264</b> connections]]></message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces CPU.instruction_master and CPU_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces CPU.data_master and CPU_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Video_DMA.avalon_dma_master and Video_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Pixel_DMA.avalon_pixel_dma_master and Pixel_DMA_avalon_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces CPU_jtag_debug_module_translator.avalon_anti_slave_0 and CPU.jtag_debug_module</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Onchip_Memory_s1_translator.avalon_anti_slave_0 and Onchip_Memory.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Pixel_Buffer_avalon_sram_slave_translator.avalon_anti_slave_0 and Pixel_Buffer.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sdram_0_s1_translator.avalon_anti_slave_0 and sdram_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces generic_tristate_controller_0_uas_translator.avalon_anti_slave_0 and generic_tristate_controller_0.uas</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0 and AV_Config.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Video_DMA_avalon_dma_control_slave_translator.avalon_anti_slave_0 and Video_DMA.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Pixel_DMA_avalon_control_slave_translator.avalon_anti_slave_0 and Pixel_DMA.avalon_control_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces character_lcd_0_avalon_lcd_slave_translator.avalon_anti_slave_0 and character_lcd_0.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces LED_Detector_avalon_slave_0_translator.avalon_anti_slave_0 and LED_Detector.avalon_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces audio_0_avalon_audio_slave_translator.avalon_anti_slave_0 and audio_0.avalon_audio_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces spi_0_spi_control_port_translator.avalon_anti_slave_0 and spi_0.spi_control_port</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces pll27_pll_slave_translator.avalon_anti_slave_0 and pll27.pll_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces pll50_pll_slave_translator.avalon_anti_slave_0 and pll50.pll_slave</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.instruction_master and CPU_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.data_master and CPU_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_DMA.avalon_dma_master and Video_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pixel_DMA.avalon_pixel_dma_master and Pixel_DMA_avalon_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU_jtag_debug_module_translator.avalon_anti_slave_0 and CPU.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_Memory_s1_translator.avalon_anti_slave_0 and Onchip_Memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pixel_Buffer_avalon_sram_slave_translator.avalon_anti_slave_0 and Pixel_Buffer.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_0_s1_translator.avalon_anti_slave_0 and sdram_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces generic_tristate_controller_0_uas_translator.avalon_anti_slave_0 and generic_tristate_controller_0.uas</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0 and AV_Config.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_DMA_avalon_dma_control_slave_translator.avalon_anti_slave_0 and Video_DMA.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pixel_DMA_avalon_control_slave_translator.avalon_anti_slave_0 and Pixel_DMA.avalon_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces character_lcd_0_avalon_lcd_slave_translator.avalon_anti_slave_0 and character_lcd_0.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LED_Detector_avalon_slave_0_translator.avalon_anti_slave_0 and LED_Detector.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces audio_0_avalon_audio_slave_translator.avalon_anti_slave_0 and audio_0.avalon_audio_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_0_spi_control_port_translator.avalon_anti_slave_0 and spi_0.spi_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pll27_pll_slave_translator.avalon_anti_slave_0 and pll27.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pll50_pll_slave_translator.avalon_anti_slave_0 and pll50.pll_slave</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>94</b> modules, <b>600</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>115</b> modules, <b>705</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>117</b> modules, <b>717</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>121</b> modules, <b>737</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>125</b> modules, <b>477</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>166</b> modules, <b>567</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>174</b> modules, <b>591</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src15 and cmd_xbar_mux_015.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src16 and cmd_xbar_mux_016.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_015.src0 and rsp_xbar_mux_001.sink15</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_016.src0 and rsp_xbar_mux_001.sink16</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Info"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>178</b> modules, <b>611</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>178</b> modules, <b>613</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>179</b> modules, <b>616</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/niosII_system_AV_Config</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/niosII_system_Decoder</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/niosII_system_Chroma_Resampler</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_csc</b> "<b>submodules/niosII_system_Color_Space_Converter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/niosII_system_Video_Clipper</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/niosII_system_Video_Scaler</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/niosII_system_Video_DMA</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/niosII_system_Pixel_Buffer</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>submodules/niosII_system_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/niosII_system_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/niosII_system_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/niosII_system_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/niosII_system_VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/niosII_system_CPU</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/niosII_system_Onchip_Memory</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/niosII_system_sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/niosII_system_timer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/niosII_system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/niosII_system_sdram_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_character_lcd</b> "<b>submodules/niosII_system_character_lcd_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>LED_RGB_detector</b> "<b>submodules/LED_detector</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/niosII_system_audio_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_spi</b> "<b>submodules/niosII_system_spi_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altpll</b> "<b>submodules/niosII_system_pll50</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altpll</b> "<b>submodules/niosII_system_pll27</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/niosII_system_generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/niosII_system_tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_004</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_011</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/niosII_system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 160 starting:altera_up_avalon_audio_and_video_config "submodules/niosII_system_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 159 starting:altera_up_avalon_video_decoder "submodules/niosII_system_Decoder"</message>
   <message level="Info" culprit="Decoder">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Decoder"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Decoder</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 158 starting:altera_up_avalon_video_chroma_resampler "submodules/niosII_system_Chroma_Resampler"</message>
   <message level="Info" culprit="Chroma_Resampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Resampler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Resampler</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 157 starting:altera_up_avalon_video_csc "submodules/niosII_system_Color_Space_Converter"</message>
   <message level="Info" culprit="Color_Space_Converter">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="Color_Space_Converter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>Color_Space_Converter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 156 starting:altera_up_avalon_video_clipper "submodules/niosII_system_Video_Clipper"</message>
   <message level="Info" culprit="Video_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_Clipper"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_Clipper</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 155 starting:altera_up_avalon_video_scaler "submodules/niosII_system_Video_Scaler"</message>
   <message level="Info" culprit="Video_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_Scaler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_Scaler</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 154 starting:altera_up_avalon_video_dma_controller "submodules/niosII_system_Video_DMA"</message>
   <message level="Info" culprit="Video_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_DMA"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_DMA</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 153 starting:altera_up_avalon_sram "submodules/niosII_system_Pixel_Buffer"</message>
   <message level="Info" culprit="Pixel_Buffer">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="Pixel_Buffer"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_sram</b> "<b>Pixel_Buffer</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 152 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/niosII_system_Pixel_DMA"</message>
   <message level="Info" culprit="Pixel_DMA">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="Pixel_DMA"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 151 starting:altera_up_avalon_video_rgb_resampler "submodules/niosII_system_RGB_Resampler"</message>
   <message level="Info" culprit="RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="RGB_Resampler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 150 starting:altera_up_avalon_video_scaler "submodules/niosII_system_Pixel_Scaler"</message>
   <message level="Info" culprit="Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Pixel_Scaler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Pixel_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 149 starting:altera_up_avalon_video_dual_clock_buffer "submodules/niosII_system_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="Dual_Clock_FIFO"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 148 starting:altera_up_avalon_video_vga_controller "submodules/niosII_system_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 147 starting:altera_nios2_qsys "submodules/niosII_system_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'niosII_system_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/tools/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_CPU --dir=/tmp/alt6897_6135990024428282169.dir/0014_CPU_gen/ --quartus_dir=/OPT/altera/12.1/tools/quartus --verilog --config=/tmp/alt6897_6135990024428282169.dir/0014_CPU_gen//niosII_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)     Testbench</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)     Instruction decoding</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)       Instruction fields</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)       Instruction decodes</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)       Instruction controls</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)     Pipeline frontend</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)     Pipeline backend</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:42 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'niosII_system_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 146 starting:altera_avalon_onchip_memory2 "submodules/niosII_system_Onchip_Memory"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0015_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0015_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Running Generator Program for niosII_system_Onchip_Memory</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:46 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="Onchip_Memory"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_Memory</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 145 starting:altera_avalon_sysid_qsys "submodules/niosII_system_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 144 starting:altera_avalon_timer "submodules/niosII_system_timer_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0017_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0017_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Running Generator Program for niosII_system_timer_0</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:50 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 143 starting:altera_avalon_jtag_uart "submodules/niosII_system_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0018_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0018_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Running Generator Program for niosII_system_jtag_uart_0</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:54 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 142 starting:altera_avalon_new_sdram_controller "submodules/niosII_system_sdram_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0019_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0019_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Running Generator Program for niosII_system_sdram_0</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Running Test Generator Program for niosII_system_sdram_0</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:58 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 141 starting:altera_up_avalon_character_lcd "submodules/niosII_system_character_lcd_0"</message>
   <message level="Info" culprit="character_lcd_0">Starting Generation of Character LCD</message>
   <message level="Info" culprit="character_lcd_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>character_lcd_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 140 starting:LED_RGB_detector "submodules/LED_detector"</message>
   <message level="Info" culprit="LED_Detector"><![CDATA["<b>niosII_system</b>" instantiated <b>LED_RGB_detector</b> "<b>LED_Detector</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 139 starting:altera_up_avalon_audio "submodules/niosII_system_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 138 starting:altera_avalon_spi "submodules/niosII_system_spi_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0023_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0023_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Running Generator Program for niosII_system_spi_0</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:52:02 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="spi_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_spi</b> "<b>spi_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 137 starting:altpll "submodules/niosII_system_pll50"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/tools/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6897_6135990024428282169.dir/0024_sopcgen/niosII_system_pll50.v --source=/tmp/alt6897_6135990024428282169.dir/0024_sopcgen/niosII_system_pll50.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6897_6135990024428282169.dir/0025_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.089s</message>
   <message level="Info" culprit="pll50"><![CDATA["<b>niosII_system</b>" instantiated <b>altpll</b> "<b>pll50</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 136 starting:altpll "submodules/niosII_system_pll27"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/tools/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6897_6135990024428282169.dir/0026_sopcgen/niosII_system_pll27.v --source=/tmp/alt6897_6135990024428282169.dir/0026_sopcgen/niosII_system_pll27.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6897_6135990024428282169.dir/0027_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.108s</message>
   <message level="Info" culprit="pll27"><![CDATA["<b>niosII_system</b>" instantiated <b>altpll</b> "<b>pll27</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 135 starting:altera_generic_tristate_controller "submodules/niosII_system_generic_tristate_controller_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="generic_tristate_controller_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 4 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 133 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="CPU_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>CPU_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 2 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 137 starting:altera_tristate_conduit_bridge "submodules/niosII_system_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 136 starting:altera_tristate_conduit_pin_sharer "submodules/niosII_system_tristate_conduit_pin_sharer_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 1 starting:altera_tristate_conduit_pin_sharer_core "submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:altera_merlin_std_arbitrator "submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 137 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_instruction_master_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 133 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="CPU_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>CPU_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 116 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="CPU_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 112 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 111 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 76 starting:altera_merlin_router "submodules/niosII_system_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 75 starting:altera_merlin_router "submodules/niosII_system_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 74 starting:altera_merlin_router "submodules/niosII_system_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 72 starting:altera_merlin_router "submodules/niosII_system_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 70 starting:altera_merlin_router "submodules/niosII_system_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 69 starting:altera_merlin_router "submodules/niosII_system_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 68 starting:altera_merlin_router "submodules/niosII_system_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 67 starting:altera_merlin_router "submodules/niosII_system_id_router_005"</message>
   <message level="Info" culprit="id_router_005"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 61 starting:altera_merlin_router "submodules/niosII_system_id_router_011"</message>
   <message level="Info" culprit="id_router_011"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_011</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 55 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 53 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 45 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 43 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 41 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 39 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux_002"</message>
   <message level="Info" culprit="cmd_xbar_mux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 36 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 34 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 19 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 18 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 17 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 9 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 5 starting:altera_irq_mapper "submodules/niosII_system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=Line In to ADC,bit_length=16,board=DE2,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC"
   instancePathKey="niosII_system:.:AV_Config"
   kind="altera_up_avalon_audio_and_video_config"
   version="12.0"
   name="niosII_system_AV_Config">
  <parameter name="exposure" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="dac_enable" value="true" />
  <parameter name="bit_length" value="16" />
  <parameter name="board" value="DE2" />
  <parameter name="eai" value="true" />
  <parameter name="sampling_rate" value="48 kHz" />
  <parameter name="audio_in" value="Line In to ADC" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="sr_register" value="0" />
  <parameter name="data_format" value="Left Justified" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_AV_Config.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_35.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_70.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="AV_Config" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 160 starting:altera_up_avalon_audio_and_video_config "submodules/niosII_system_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_decoder:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,video_source=On-board Video In (NTSC or PAL)"
   instancePathKey="niosII_system:.:Decoder"
   kind="altera_up_avalon_video_decoder"
   version="12.0"
   name="niosII_system_Decoder">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="video_source" value="On-board Video In (NTSC or PAL)" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Decoder.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Decoder" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 159 starting:altera_up_avalon_video_decoder "submodules/niosII_system_Decoder"</message>
   <message level="Info" culprit="Decoder">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Decoder"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_chroma_resampler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444"
   instancePathKey="niosII_system:.:Chroma_Resampler"
   kind="altera_up_avalon_video_chroma_resampler"
   version="12.0"
   name="niosII_system_Chroma_Resampler">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="input_planes" value="2" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="input_bits" value="8" />
  <parameter name="input_type" value="YCrCb 422" />
  <parameter name="output_planes" value="3" />
  <parameter name="output_type" value="YCrCb 444" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Chroma_Resampler.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Chroma_Resampler" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 158 starting:altera_up_avalon_video_chroma_resampler "submodules/niosII_system_Chroma_Resampler"</message>
   <message level="Info" culprit="Chroma_Resampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Resampler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_csc:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB"
   instancePathKey="niosII_system:.:Color_Space_Converter"
   kind="altera_up_avalon_video_csc"
   version="12.0"
   name="niosII_system_Color_Space_Converter">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="csc_type" value="444 YCrCb to 24-bit RGB" />
  <parameter name="input_planes" value="3" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="input_bits" value="8" />
  <parameter name="input_type" value="444 YCrCb" />
  <parameter name="output_planes" value="3" />
  <parameter name="output_type" value="24-bit RGB" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Color_Space_Converter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Color_Space_Converter" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 157 starting:altera_up_avalon_video_csc "submodules/niosII_system_Color_Space_Converter"</message>
   <message level="Info" culprit="Color_Space_Converter">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="Color_Space_Converter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>Color_Space_Converter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_clipper:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=2,drop_bottom=2,drop_left=0,drop_right=80,drop_top=2,height_in=244,width_in=720"
   instancePathKey="niosII_system:.:Video_Clipper"
   kind="altera_up_avalon_video_clipper"
   version="12.0"
   name="niosII_system_Video_Clipper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="drop_right" value="80" />
  <parameter name="add_value_plane_4" value="0" />
  <parameter name="add_value_plane_3" value="0" />
  <parameter name="add_right" value="0" />
  <parameter name="add_top" value="0" />
  <parameter name="add_value_plane_2" value="0" />
  <parameter name="color_bits" value="8" />
  <parameter name="add_value_plane_1" value="0" />
  <parameter name="width_in" value="720" />
  <parameter name="add_bottom" value="0" />
  <parameter name="drop_bottom" value="2" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="drop_top" value="2" />
  <parameter name="drop_left" value="0" />
  <parameter name="height_in" value="244" />
  <parameter name="color_planes" value="2" />
  <parameter name="add_left" value="0" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_clipper_add.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Video_Clipper.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Video_Clipper" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 156 starting:altera_up_avalon_video_clipper "submodules/niosII_system_Video_Clipper"</message>
   <message level="Info" culprit="Video_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_Clipper"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_Clipper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=8,color_planes=3,height_in=240,height_out=240,height_scaling=1,width_in=640,width_out=320,width_scaling=0.5"
   instancePathKey="niosII_system:.:Video_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="12.0"
   name="niosII_system_Video_Scaler">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="width_scaling" value="0.5" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="width_in" value="640" />
  <parameter name="height_scaling" value="1" />
  <parameter name="width_out" value="320" />
  <parameter name="height_out" value="240" />
  <parameter name="height_in" value="240" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Video_Scaler.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Video_Scaler" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 155 starting:altera_up_avalon_video_scaler "submodules/niosII_system_Video_Scaler"</message>
   <message level="Info" culprit="Video_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_Scaler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_Scaler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,addr_mode=X-Y,back_start_address=0,color_bits=8,color_planes=3,height=240,mode=From Stream to Memory,start_address=0,width=320"
   instancePathKey="niosII_system:.:Video_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="12.0"
   name="niosII_system_Video_DMA">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="height" value="240" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="start_address" value="0" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="width" value="320" />
  <parameter name="back_start_address" value="0" />
  <parameter name="color_planes" value="3" />
  <parameter name="mode" value="From Stream to Memory" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Video_DMA.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Video_DMA" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 154 starting:altera_up_avalon_video_dma_controller "submodules/niosII_system_Video_DMA"</message>
   <message level="Info" culprit="Video_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_DMA"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_DMA</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=true"
   instancePathKey="niosII_system:.:Pixel_Buffer"
   kind="altera_up_avalon_sram"
   version="12.0"
   name="niosII_system_Pixel_Buffer">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="board" value="DE2" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Pixel_Buffer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Pixel_Buffer" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 153 starting:altera_up_avalon_sram "submodules/niosII_system_Pixel_Buffer"</message>
   <message level="Info" culprit="Pixel_Buffer">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="Pixel_Buffer"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_sram</b> "<b>Pixel_Buffer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pixel_buffer_dma:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,addr_mode=X-Y,back_start_address=0,color_space=24-bit RGB,image_height=240,image_width=320,start_address=0"
   instancePathKey="niosII_system:.:Pixel_DMA"
   kind="altera_up_avalon_video_pixel_buffer_dma"
   version="12.0"
   name="niosII_system_Pixel_DMA">
  <parameter name="color_space" value="24-bit RGB" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="start_address" value="0" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="image_width" value="320" />
  <parameter name="image_height" value="240" />
  <parameter name="back_start_address" value="0" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Pixel_DMA.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Pixel_DMA" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 152 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/niosII_system_Pixel_DMA"</message>
   <message level="Info" culprit="Pixel_DMA">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="Pixel_DMA"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>Pixel_DMA</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB"
   instancePathKey="niosII_system:.:RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="12.0"
   name="niosII_system_RGB_Resampler">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="input_planes" value="3" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="input_bits" value="8" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="24-bit RGB" />
  <parameter name="output_planes" value="3" />
  <parameter name="output_type" value="30-bit RGB" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_RGB_Resampler.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 151 starting:altera_up_avalon_video_rgb_resampler "submodules/niosII_system_RGB_Resampler"</message>
   <message level="Info" culprit="RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="RGB_Resampler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=10,color_planes=3,height_in=240,height_out=480,height_scaling=2,width_in=320,width_out=640,width_scaling=2"
   instancePathKey="niosII_system:.:Pixel_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="12.0"
   name="niosII_system_Pixel_Scaler">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="width_scaling" value="2" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="width_in" value="320" />
  <parameter name="height_scaling" value="2" />
  <parameter name="width_out" value="640" />
  <parameter name="height_out" value="480" />
  <parameter name="height_in" value="240" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Pixel_Scaler.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Pixel_Scaler" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 150 starting:altera_up_avalon_video_scaler "submodules/niosII_system_Pixel_Scaler"</message>
   <message level="Info" culprit="Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Pixel_Scaler"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Pixel_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:12.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=75000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=10,color_planes=3"
   instancePathKey="niosII_system:.:Dual_Clock_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="12.0"
   name="niosII_system_Dual_Clock_FIFO">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="75000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Dual_Clock_FIFO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Dual_Clock_FIFO" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 149 starting:altera_up_avalon_video_dual_clock_buffer "submodules/niosII_system_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="Dual_Clock_FIFO"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>Dual_Clock_FIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,device=VGA Connector,underflow_flag=false"
   instancePathKey="niosII_system:.:VGA_Controller"
   kind="altera_up_avalon_video_vga_controller"
   version="12.0"
   name="niosII_system_VGA_Controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="25000000" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="board" value="DE2" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_VGA_Controller.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="VGA_Controller" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 148 starting:altera_up_avalon_video_vga_controller "submodules/niosII_system_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=559136,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=75000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;Pixel_Buffer.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; /&gt;&lt;slave name=&apos;Onchip_Memory.s1&apos; start=&apos;0x84000&apos; end=&apos;0x88000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x88800&apos; end=&apos;0x89000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x89000&apos; end=&apos;0x89020&apos; /&gt;&lt;slave name=&apos;LED_Detector.avalon_slave_0&apos; start=&apos;0x89020&apos; end=&apos;0x89040&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x89040&apos; end=&apos;0x89060&apos; /&gt;&lt;slave name=&apos;pll50.pll_slave&apos; start=&apos;0x89060&apos; end=&apos;0x89070&apos; /&gt;&lt;slave name=&apos;pll27.pll_slave&apos; start=&apos;0x89070&apos; end=&apos;0x89080&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x89080&apos; end=&apos;0x89090&apos; /&gt;&lt;slave name=&apos;Pixel_DMA.avalon_control_slave&apos; start=&apos;0x89090&apos; end=&apos;0x890A0&apos; /&gt;&lt;slave name=&apos;Video_DMA.avalon_dma_control_slave&apos; start=&apos;0x890A0&apos; end=&apos;0x890B0&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0x890B0&apos; end=&apos;0x890C0&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x890C0&apos; end=&apos;0x890C8&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x890C8&apos; end=&apos;0x890D0&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x890D0&apos; end=&apos;0x890D2&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x1000000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1800000&apos; end=&apos;0x1C00000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=540704,exceptionOffset=32,exceptionSlave=Onchip_Memory.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;Pixel_Buffer.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; /&gt;&lt;slave name=&apos;Onchip_Memory.s1&apos; start=&apos;0x84000&apos; end=&apos;0x88000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x88800&apos; end=&apos;0x89000&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x1000000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1800000&apos; end=&apos;0x1C00000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,regfile_ramBlockType=Automatic,resetAbsoluteAddr=25165824,resetOffset=0,resetSlave=generic_tristate_controller_0.uas,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="niosII_system:.:CPU"
   kind="altera_nios2_qsys"
   version="12.1"
   name="niosII_system_CPU">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="breakSlave" value="CPU.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="generic_tristate_controller_0.uas" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="exceptionSlave" value="Onchip_Memory.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;Pixel_Buffer.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; /&gt;&lt;slave name=&apos;Onchip_Memory.s1&apos; start=&apos;0x84000&apos; end=&apos;0x88000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x88800&apos; end=&apos;0x89000&apos; /&gt;&lt;slave name=&apos;spi_0.spi_control_port&apos; start=&apos;0x89000&apos; end=&apos;0x89020&apos; /&gt;&lt;slave name=&apos;LED_Detector.avalon_slave_0&apos; start=&apos;0x89020&apos; end=&apos;0x89040&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x89040&apos; end=&apos;0x89060&apos; /&gt;&lt;slave name=&apos;pll50.pll_slave&apos; start=&apos;0x89060&apos; end=&apos;0x89070&apos; /&gt;&lt;slave name=&apos;pll27.pll_slave&apos; start=&apos;0x89070&apos; end=&apos;0x89080&apos; /&gt;&lt;slave name=&apos;audio_0.avalon_audio_slave&apos; start=&apos;0x89080&apos; end=&apos;0x89090&apos; /&gt;&lt;slave name=&apos;Pixel_DMA.avalon_control_slave&apos; start=&apos;0x89090&apos; end=&apos;0x890A0&apos; /&gt;&lt;slave name=&apos;Video_DMA.avalon_dma_control_slave&apos; start=&apos;0x890A0&apos; end=&apos;0x890B0&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0x890B0&apos; end=&apos;0x890C0&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x890C0&apos; end=&apos;0x890C8&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x890C8&apos; end=&apos;0x890D0&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x890D0&apos; end=&apos;0x890D2&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x1000000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1800000&apos; end=&apos;0x1C00000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="540704" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;Pixel_Buffer.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; /&gt;&lt;slave name=&apos;Onchip_Memory.s1&apos; start=&apos;0x84000&apos; end=&apos;0x88000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x88800&apos; end=&apos;0x89000&apos; /&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x1000000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1800000&apos; end=&apos;0x1C00000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="25165824" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="559136" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_CPU.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="CPU" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 147 starting:altera_nios2_qsys "submodules/niosII_system_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'niosII_system_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/tools/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_CPU --dir=/tmp/alt6897_6135990024428282169.dir/0014_CPU_gen/ --quartus_dir=/OPT/altera/12.1/tools/quartus --verilog --config=/tmp/alt6897_6135990024428282169.dir/0014_CPU_gen//niosII_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)     Testbench</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)     Instruction decoding</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)       Instruction fields</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:36 (*)       Instruction decodes</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)       Instruction controls</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)     Pipeline frontend</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:37 (*)     Pipeline backend</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:42 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="CPU"># 2016.04.06 14:51:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'niosII_system_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=niosII_system_Onchip_Memory,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=Onchip_Memory,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="niosII_system:.:Onchip_Memory"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="niosII_system_Onchip_Memory">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="16384" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone II" />
  <parameter name="initializationFileName" value="Onchip_Memory" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="niosII_system_Onchip_Memory" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Onchip_Memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_Onchip_Memory.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="Onchip_Memory" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 146 starting:altera_avalon_onchip_memory2 "submodules/niosII_system_Onchip_Memory"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0015_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0015_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Running Generator Program for niosII_system_Onchip_Memory</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:46 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0015_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:46 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="Onchip_Memory"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_Memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,id=0,timestamp=1459975887"
   instancePathKey="niosII_system:.:sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="12.1"
   name="niosII_system_sysid_qsys_0">
  <parameter name="timestamp" value="1459975887" />
  <parameter name="id" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="sysid_qsys_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 145 starting:altera_avalon_sysid_qsys "submodules/niosII_system_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=75000000,timeoutPulseOutput=false,timerPreset=CUSTOM"
   instancePathKey="niosII_system:.:timer_0"
   kind="altera_avalon_timer"
   version="12.1"
   name="niosII_system_timer_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="counterSize" value="32" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="75000000" />
  <parameter name="period" value="1" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="timer_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 144 starting:altera_avalon_timer "submodules/niosII_system_timer_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0017_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0017_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:49 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Running Generator Program for niosII_system_timer_0</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:50 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0017_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:50 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="niosII_system:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="12.1"
   name="niosII_system_jtag_uart_0">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 143 starting:altera_avalon_jtag_uart "submodules/niosII_system_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0018_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0018_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Running Generator Program for niosII_system_jtag_uart_0</message>
   <message level="Progress"># 2016.04.06 14:51:53 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:54 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0018_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:54 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:12.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,casLatency=3,clockRate=75000000,columnWidth=8,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608"
   instancePathKey="niosII_system:.:sdram_0"
   kind="altera_avalon_new_sdram_controller"
   version="12.1"
   name="niosII_system_sdram_0">
  <parameter name="TRFC" value="70.0" />
  <parameter name="dataWidth" value="16" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model" value="custom" />
  <parameter name="clockRate" value="75000000" />
  <parameter name="masteredTristateBridgeSlave" value="" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="rowWidth" value="12" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TMRD" value="3" />
  <parameter name="size" value="8388608" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="TAC" value="5.5" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="8" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_sdram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="sdram_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 142 starting:altera_avalon_new_sdram_controller "submodules/niosII_system_sdram_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0019_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0019_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Running Generator Program for niosII_system_sdram_0</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:51:57 (*) Running Test Generator Program for niosII_system_sdram_0</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:51:58 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0019_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:51:58 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,cursor=Normal"
   instancePathKey="niosII_system:.:character_lcd_0"
   kind="altera_up_avalon_character_lcd"
   version="12.0"
   name="niosII_system_character_lcd_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="cursor" value="Normal" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_character_lcd_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="character_lcd_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 141 starting:altera_up_avalon_character_lcd "submodules/niosII_system_character_lcd_0"</message>
   <message level="Info" culprit="character_lcd_0">Starting Generation of Character LCD</message>
   <message level="Info" culprit="character_lcd_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>character_lcd_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LED_RGB_detector:1.0:AUTO_CLOCK_CLOCK_RATE=75000000,IDW=23,ODW=23"
   instancePathKey="niosII_system:.:LED_Detector"
   kind="LED_RGB_detector"
   version="1.0"
   name="LED_detector">
  <parameter name="ODW" value="23" />
  <parameter name="IDW" value="23" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="75000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/LED_RGB_detector.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/LED_RGB_detector_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="LED_Detector" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 140 starting:LED_RGB_detector "submodules/LED_detector"</message>
   <message level="Info" culprit="LED_Detector"><![CDATA["<b>niosII_system</b>" instantiated <b>LED_RGB_detector</b> "<b>LED_Detector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_in=false,audio_out=true,avalon_bus_type=Memory Mapped,dw=16"
   instancePathKey="niosII_system:.:audio_0"
   kind="altera_up_avalon_audio"
   version="12.0"
   name="niosII_system_audio_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="audio_in" value="false" />
  <parameter name="dw" value="16" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="75000000" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_clock_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_up_sync_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_audio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="audio_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 139 starting:altera_up_avalon_audio "submodules/niosII_system_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_spi:12.1:actualClockRate=3.75E7,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=75000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,syncRegDepth=2,targetClockRate=100000000,targetSlaveSelectToSClkDelay=0.0"
   instancePathKey="niosII_system:.:spi_0"
   kind="altera_avalon_spi"
   version="12.1"
   name="niosII_system_spi_0">
  <parameter name="dataWidth" value="8" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="targetClockRate" value="100000000" />
  <parameter name="clockPhase" value="0" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="masterSPI" value="true" />
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="actualClockRate" value="3.75E7" />
  <parameter name="inputClockRate" value="75000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_spi_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="spi_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 138 starting:altera_avalon_spi "submodules/niosII_system_spi_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0023_sopclgen  --no_splash --refresh /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6897_6135990024428282169.dir/0023_sopclgen  --generate /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Reading project /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Finding software components</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.04.06 14:52:01 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Running Generator Program for niosII_system_spi_0</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Generating Symbol /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Creating command-line system-generation script: /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.04.06 14:52:02 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6897_6135990024428282169.dir/0023_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.04.06 14:52:02 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="spi_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_spi</b> "<b>spi_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=2,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=2,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=3,CLK1_PHASE_SHIFT=-3000,CLK2_DIVIDE_BY=2,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 2 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3000 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 2 CT#CLK1_DIVIDE_BY 2 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 25.17500000 PT#OUTPUT_FREQ1 75.00000000 PT#OUTPUT_FREQ0 75.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -3.00000000 PT#DIV_FACTOR2 2 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 2 PT#DIV_FACTOR0 2 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 25.000000 PT#EFF_OUTPUT_FREQ_VALUE1 75.000000 PT#EFF_OUTPUT_FREQ_VALUE0 75.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 ns PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 3 PT#MULT_FACTOR0 3 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1459487863950595.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="niosII_system:.:pll50"
   kind="altpll"
   version="12.1"
   name="niosII_system_pll50">
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="-3000" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 25.17500000 PT#OUTPUT_FREQ1 75.00000000 PT#OUTPUT_FREQ0 75.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -3.00000000 PT#DIV_FACTOR2 2 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 2 PT#DIV_FACTOR0 2 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 25.000000 PT#EFF_OUTPUT_FREQ_VALUE1 75.000000 PT#EFF_OUTPUT_FREQ_VALUE0 75.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 ns PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 3 PT#MULT_FACTOR0 3 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1459487863950595.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="PLL_TYPE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 2 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3000 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 2 CT#CLK1_DIVIDE_BY 2 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="3" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="3" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="WIDTH_CLOCK" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="2" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="GATE_LOCK_SIGNAL" value="NO" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="5" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DIVIDE_BY" value="2" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="1" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DIVIDE_BY" value="2" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_pll50.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="pll50" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 137 starting:altpll "submodules/niosII_system_pll50"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/tools/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6897_6135990024428282169.dir/0024_sopcgen/niosII_system_pll50.v --source=/tmp/alt6897_6135990024428282169.dir/0024_sopcgen/niosII_system_pll50.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6897_6135990024428282169.dir/0025_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.089s</message>
   <message level="Info" culprit="pll50"><![CDATA["<b>niosII_system</b>" instantiated <b>altpll</b> "<b>pll50</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=27000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=8,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=5,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 5 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 37037 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 8 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 27.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 16.93440000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 8 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 16.875000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 5 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1459492362450261.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=37037,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="niosII_system:.:pll27"
   kind="altpll"
   version="12.1"
   name="niosII_system_pll27">
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 27.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 16.93440000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 8 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 16.875000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 5 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1459492362450261.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="37037" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="PLL_TYPE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 5 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 37037 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 8 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="5" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="WIDTH_CLOCK" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="8" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="27000000" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="GATE_LOCK_SIGNAL" value="NO" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="5" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="1" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_pll27.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="pll27" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 136 starting:altpll "submodules/niosII_system_pll27"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/tools/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6897_6135990024428282169.dir/0026_sopcgen/niosII_system_pll27.v --source=/tmp/alt6897_6135990024428282169.dir/0026_sopcgen/niosII_system_pll27.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6897_6135990024428282169.dir/0027_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.108s</message>
   <message level="Info" culprit="pll27"><![CDATA["<b>niosII_system</b>" instantiated <b>altpll</b> "<b>pll27</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=9,AUTO_CLK_RESET_DOMAIN=9,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,MODULE_ASSIGNMENT_VALUES=1,1,1,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=40,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=40,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=75000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=40,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=12,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=40,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=12,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(conduit:12.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)"
   instancePathKey="niosII_system:.:generic_tristate_controller_0"
   kind="altera_generic_tristate_controller"
   version="12.1"
   name="niosII_system_generic_tristate_controller_0">
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="TCM_BYTEENABLE_W" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="TCM_DATA_HOLD" value="40" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="MODULE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="9" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="TCM_DATA_W" value="8" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="9" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_SETUP_WAIT" value="40" />
  <parameter name="CLOCK_RATE" value="75000000" />
  <parameter name="USE_READ" value="1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_generic_tristate_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="niosII_system" as="generic_tristate_controller_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 135 starting:altera_generic_tristate_controller "submodules/niosII_system_generic_tristate_controller_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="generic_tristate_controller_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 4 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 133 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="CPU_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>CPU_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 2 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="niosII_system:.:tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="12.1"
   name="niosII_system_tristate_conduit_bridge_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="tristate_conduit_bridge_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 137 starting:altera_tristate_conduit_bridge "submodules/niosII_system_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:12.1:AUTO_CLK_CLOCK_DOMAIN=9,AUTO_CLK_CLOCK_RATE=75000000,AUTO_CLK_RESET_DOMAIN=9,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:)"
   instancePathKey="niosII_system:.:tristate_conduit_pin_sharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="12.1"
   name="niosII_system_tristate_conduit_pin_sharer_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="9" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,tcm_data_outen" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value="" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="9" />
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="AUTO_TRISTATECONDUIT_MASTERS"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="niosII_system" as="tristate_conduit_pin_sharer_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 136 starting:altera_tristate_conduit_pin_sharer "submodules/niosII_system_tristate_conduit_pin_sharer_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 1 starting:altera_tristate_conduit_pin_sharer_core "submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:altera_merlin_std_arbitrator "submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="niosII_system:.:CPU_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="12.1"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="CPU_instruction_master_translator,CPU_data_master_translator,Video_DMA_avalon_dma_master_translator,Pixel_DMA_avalon_pixel_dma_master_translator" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 137 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_instruction_master_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="niosII_system:.:CPU_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="12.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="CPU_jtag_debug_module_translator,Onchip_Memory_s1_translator,Pixel_Buffer_avalon_sram_slave_translator,sdram_0_s1_translator,generic_tristate_controller_0_uas_translator,AV_Config_avalon_av_config_slave_translator,Video_DMA_avalon_dma_control_slave_translator,Pixel_DMA_avalon_control_slave_translator,jtag_uart_0_avalon_jtag_slave_translator,timer_0_s1_translator,sysid_qsys_0_control_slave_translator,character_lcd_0_avalon_lcd_slave_translator,LED_Detector_avalon_slave_0_translator,audio_0_avalon_audio_slave_translator,spi_0_spi_control_port_translator,pll27_pll_slave_translator,pll50_pll_slave_translator" />
  <instantiator
     instantiator="niosII_system_generic_tristate_controller_0"
     as="slave_translator" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 133 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="CPU_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>CPU_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:12.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000088800&quot;
   end=&quot;0x00000000000089000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Onchip_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000084000&quot;
   end=&quot;0x00000000000088000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Pixel_Buffer_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;sdram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001800000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;generic_tristate_controller_0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001800000&quot;
   end=&quot;0x00000000001c00000&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=17,ST_DATA_W=109,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="niosII_system:.:CPU_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="12.1"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="CPU_instruction_master_translator_avalon_universal_master_0_agent,CPU_data_master_translator_avalon_universal_master_0_agent,Video_DMA_avalon_dma_master_translator_avalon_universal_master_0_agent,Pixel_DMA_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 116 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="CPU_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=109,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="niosII_system:.:CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="12.1"
   name="altera_merlin_slave_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,Onchip_Memory_s1_translator_avalon_universal_slave_0_agent,Pixel_Buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent,sdram_0_s1_translator_avalon_universal_slave_0_agent,generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent,AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent,Video_DMA_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent,Pixel_DMA_avalon_control_slave_translator_avalon_universal_slave_0_agent,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,timer_0_s1_translator_avalon_universal_slave_0_agent,sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent,character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent,LED_Detector_avalon_slave_0_translator_avalon_universal_slave_0_agent,audio_0_avalon_audio_slave_translator_avalon_universal_slave_0_agent,spi_0_spi_control_port_translator_avalon_universal_slave_0_agent,pll27_pll_slave_translator_avalon_universal_slave_0_agent,pll50_pll_slave_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 112 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:12.1:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=110,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="niosII_system:.:CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="12.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,Onchip_Memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,Pixel_Buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo,AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Video_DMA_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Pixel_DMA_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,LED_Detector_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,audio_0_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,pll27_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,pll27_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,pll50_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,pll50_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 111 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00100,00010,00001,01000,10000,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=3,DESTINATION_ID=2,1,0,3,4,END_ADDRESS=0x80000,0x88000,0x89000,0x1800000,0x1c00000,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=2:00100:0x0:0x80000:both,1:00010:0x84000:0x88000:both,0:00001:0x88800:0x89000:both,3:01000:0x1000000:0x1800000:both,4:10000:0x1800000:0x1c00000:both,START_ADDRESS=0x0,0x84000,0x88800,0x1000000,0x1800000,ST_CHANNEL_W=17,ST_DATA_W=109,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="niosII_system:.:addr_router"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="addr_router" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 76 starting:altera_merlin_router "submodules/niosII_system_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00000000000000100,00000000000000010,00000000000000001,00100000000000000,00001000000000000,00000001000000000,10000000000000000,01000000000000000,00010000000000000,00000000010000000,00000000001000000,00000000000100000,00000010000000000,00000000100000000,00000100000000000,00000000000001000,00000000000010000,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=3,DESTINATION_ID=2,1,0,14,12,9,16,15,13,7,6,5,10,8,11,3,4,END_ADDRESS=0x80000,0x88000,0x89000,0x89020,0x89040,0x89060,0x89070,0x89080,0x89090,0x890a0,0x890b0,0x890c0,0x890c8,0x890d0,0x890d2,0x1800000,0x1c00000,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=2:00000000000000100:0x0:0x80000:both,1:00000000000000010:0x84000:0x88000:both,0:00000000000000001:0x88800:0x89000:both,14:00100000000000000:0x89000:0x89020:both,12:00001000000000000:0x89020:0x89040:both,9:00000001000000000:0x89040:0x89060:both,16:10000000000000000:0x89060:0x89070:both,15:01000000000000000:0x89070:0x89080:both,13:00010000000000000:0x89080:0x89090:both,7:00000000010000000:0x89090:0x890a0:both,6:00000000001000000:0x890a0:0x890b0:both,5:00000000000100000:0x890b0:0x890c0:both,10:00000010000000000:0x890c0:0x890c8:both,8:00000000100000000:0x890c8:0x890d0:both,11:00000100000000000:0x890d0:0x890d2:both,3:00000000000001000:0x1000000:0x1800000:both,4:00000000000010000:0x1800000:0x1c00000:both,START_ADDRESS=0x0,0x84000,0x88800,0x89000,0x89020,0x89040,0x89060,0x89070,0x89080,0x89090,0x890a0,0x890b0,0x890c0,0x890c8,0x890d0,0x1000000,0x1800000,ST_CHANNEL_W=17,ST_DATA_W=109,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="niosII_system:.:addr_router_001"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 75 starting:altera_merlin_router "submodules/niosII_system_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DESTINATION_ID=2,END_ADDRESS=0x80000,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=2:1:0x0:0x80000:both,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=109,TYPE_OF_TRANSACTION=both"
   instancePathKey="niosII_system:.:addr_router_002"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_addr_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="addr_router_002,addr_router_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 74 starting:altera_merlin_router "submodules/niosII_system_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=109,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router,id_router_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 72 starting:altera_merlin_router "submodules/niosII_system_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,2,3,END_ADDRESS=0x0,0x0,0x0,0x0,MERLIN_PACKET_FORMAT=response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SLAVES_INFO=0:0001:0x0:0x0:both,1:0010:0x0:0x0:both,2:0100:0x0:0x0:both,3:1000:0x0:0x0:both,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="niosII_system:.:id_router_002"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_002" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 70 starting:altera_merlin_router "submodules/niosII_system_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router_003"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 69 starting:altera_merlin_router "submodules/niosII_system_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71:67) src_id(66:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=71,PKT_DEST_ID_L=67,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=82,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router_004"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_004">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_004" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 68 starting:altera_merlin_router "submodules/niosII_system_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=109,TYPE_OF_TRANSACTION=both"
   instancePathKey="niosII_system:.:id_router_005"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_005">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="id_router_005,id_router_006,id_router_007,id_router_008,id_router_009,id_router_010,id_router_012,id_router_013,id_router_014,id_router_015,id_router_016" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 67 starting:altera_merlin_router "submodules/niosII_system_id_router_005"</message>
   <message level="Info" culprit="id_router_005"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71:67) src_id(66:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=71,PKT_DEST_ID_L=67,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=82,TYPE_OF_TRANSACTION=both"
   instancePathKey="niosII_system:.:id_router_011"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_011">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_id_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_011" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 61 starting:altera_merlin_router "submodules/niosII_system_id_router_011"</message>
   <message level="Info" culprit="id_router_011"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,ST_CHANNEL_W=17,ST_DATA_W=109,VALID_WIDTH=17"
   instancePathKey="niosII_system:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="12.1"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="limiter,limiter_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 55 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:12.1:AUTO_CR0_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=0,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=17,ST_DATA_W=91"
   instancePathKey="niosII_system:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="12.1"
   name="altera_merlin_burst_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="burst_adapter,burst_adapter_001,burst_adapter_002,burst_adapter_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 53 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,NUM_RESET_INPUTS=3,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="niosII_system:.:rst_controller"
   kind="altera_reset_controller"
   version="12.1"
   name="altera_reset_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=17,ST_DATA_W=109,VALID_WIDTH=17"
   instancePathKey="niosII_system:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="VALID_WIDTH" value="17" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 45 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=17,ST_CHANNEL_W=17,ST_DATA_W=109,VALID_WIDTH=17"
   instancePathKey="niosII_system:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="17" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="VALID_WIDTH" value="17" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=109,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:cmd_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="cmd_xbar_demux_002,cmd_xbar_demux_003,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010,rsp_xbar_demux_011,rsp_xbar_demux_012,rsp_xbar_demux_013,rsp_xbar_demux_014,rsp_xbar_demux_015,rsp_xbar_demux_016" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 43 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=17,ST_DATA_W=109,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_003,cmd_xbar_mux_004" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 41 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=17,ST_DATA_W=109,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:cmd_xbar_mux_002"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_mux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_mux_002" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 39 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux_002"</message>
   <message level="Info" culprit="cmd_xbar_mux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=17,ST_DATA_W=109,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_003,rsp_xbar_demux_004" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 36 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=17,ST_DATA_W=109,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:rsp_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_demux_002" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 34 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=17,ST_DATA_W=109,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 19 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=17,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=17,ST_DATA_W=109,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 18 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_ST_DATA_W=109,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=91,ST_CHANNEL_W=17"
   instancePathKey="niosII_system:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="12.1"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="width_adapter,width_adapter_001,width_adapter_002,width_adapter_003,width_adapter_004,width_adapter_005,width_adapter_006,width_adapter_007" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 17 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_IN_CLK_CLOCK_RATE=-1,AUTO_OUT_CLK_CLOCK_RATE=-1,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=17,DATA_WIDTH=109,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="niosII_system:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="12.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 9 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.1:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,1:1,2:2,3:3,4:4,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="niosII_system:.:irq_mapper"
   kind="altera_irq_mapper"
   version="12.1"
   name="niosII_system_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3,4:4" />
  <parameter name="NUM_RCVRS" value="5" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 5 starting:altera_irq_mapper "submodules/niosII_system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=75000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="niosII_system:.:generic_tristate_controller_0:.:tdt"
   kind="altera_tristate_controller_translator"
   version="12.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system_generic_tristate_controller_0" as="tdt" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 4 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="niosII_system:.:generic_tristate_controller_0:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="12.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system_generic_tristate_controller_0" as="tda" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 2 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="niosII_system:.:tristate_conduit_pin_sharer_0:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="12.1"
   name="niosII_system_tristate_conduit_pin_sharer_0_pin_sharer">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,tcm_data_outen" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value="" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system_tristate_conduit_pin_sharer_0"
     as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 1 starting:altera_tristate_conduit_pin_sharer_core "submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="niosII_system:.:tristate_conduit_pin_sharer_0:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="12.1"
   name="niosII_system_tristate_conduit_pin_sharer_0_arbiter">
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="USE_DATA" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/p/k/pkuczera/Documents/ECE492_Projects/capstone/ece492_w16/niosII_gesture_detection/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/tools/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system_tristate_conduit_pin_sharer_0"
     as="arbiter" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:altera_merlin_std_arbitrator "submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
</deploy>
