<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/lscc/diamond/Project/FPGA P&S/FPGA_code/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/Main_fpga.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/Main_fpga.vhd(8,8-8,21) (VHDL-1012) analyzing entity data_out_fpga
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/Main_fpga.vhd(57,14-57,32) (VHDL-1010) analyzing architecture arch_data_out_fpga
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/EncoderCounter.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/EncoderCounter.vhd(13,8-13,15) (VHDL-1012) analyzing entity enc_ctr
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/EncoderCounter.vhd(35,14-35,26) (VHDL-1010) analyzing architecture enc_ctr_arch
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/image_clock_manager.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/image_clock_manager.vhd(6,8-6,27) (VHDL-1012) analyzing entity image_clock_manager
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/image_clock_manager.vhd(22,14-22,22) (VHDL-1010) analyzing architecture arch_icm
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/MCU_Interface.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/MCU_Interface.vhd(32,8-32,14) (VHDL-1012) analyzing entity mcu_if
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/MCU_Interface.vhd(63,14-63,25) (VHDL-1010) analyzing architecture mcu_if_arch
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/LOUT_interface.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/LOUT_interface.vhd(6,8-6,15) (VHDL-1012) analyzing entity lout_if
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/LOUT_interface.vhd(29,14-29,26) (VHDL-1010) analyzing architecture arch_lout_if
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/DPRAM4Wide.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/DPRAM4Wide.vhd(6,8-6,18) (VHDL-1012) analyzing entity dpram4wide
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/DPRAM4Wide.vhd(18,14-18,29) (VHDL-1010) analyzing architecture arch_dpram4wide
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/ParamReg.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/ParamReg.vhd(5,8-5,16) (VHDL-1012) analyzing entity paramreg
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/ParamReg.vhd(52,14-52,27) (VHDL-1010) analyzing architecture arch_paramreg
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/GapReg.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/GapReg.vhd(9,8-9,14) (VHDL-1012) analyzing entity gapreg
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/GapReg.vhd(24,14-24,25) (VHDL-1010) analyzing architecture arch_gapreg
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1012) analyzing entity databuffer
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/galvo_dac_manager.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/galvo_dac_manager.vhd(6,8-6,25) (VHDL-1012) analyzing entity galvo_dac_manager
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/galvo_dac_manager.vhd(30,14-30,24) (VHDL-1010) analyzing architecture arch_gdacm
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/write_laser.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/write_laser.vhd(5,8-5,19) (VHDL-1012) analyzing entity write_laser
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/write_laser.vhd(25,14-25,30) (VHDL-1010) analyzing architecture arch_write_laser
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/division.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/division.vhd(6,8-6,16) (VHDL-1012) analyzing entity division
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/division.vhd(25,14-25,22) (VHDL-1010) analyzing architecture arch_div
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/gap_manager.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/gap_manager.vhd(6,8-6,19) (VHDL-1012) analyzing entity gap_manager
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/gap_manager.vhd(42,14-42,30) (VHDL-1010) analyzing architecture gap_manager_arch
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/repeat_manager.vhd
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/repeat_manager.vhd(6,8-6,22) (VHDL-1012) analyzing entity repeat_manager
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/repeat_manager.vhd(26,14-26,33) (VHDL-1010) analyzing architecture repeat_manager_arch
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/Main_fpga.vhd(8,8-8,21) (VHDL-1067) elaborating data_out_fpga(arch_data_out_fpga)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/LOUT_interface.vhd(6,8-6,15) (VHDL-1067) elaborating lout_if_uniq_0(arch_lout_if)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/image_clock_manager.vhd(6,8-6,27) (VHDL-1067) elaborating image_clock_manager_uniq_0(arch_icm)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/EncoderCounter.vhd(13,8-13,15) (VHDL-1067) elaborating enc_ctr_uniq_0(enc_ctr_arch)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/division.vhd(6,8-6,16) (VHDL-1067) elaborating division_uniq_0(arch_div)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/gap_manager.vhd(6,8-6,19) (VHDL-1067) elaborating gap_manager_uniq_0(gap_manager_arch)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/division.vhd(6,8-6,16) (VHDL-1067) elaborating division_uniq_1(arch_div)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/division.vhd(6,8-6,16) (VHDL-1067) elaborating division_uniq_2(arch_div)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/repeat_manager.vhd(6,8-6,22) (VHDL-1067) elaborating repeat_manager_uniq_0(repeat_manager_arch)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/write_laser.vhd(5,8-5,19) (VHDL-1067) elaborating write_laser_uniq_0(arch_write_laser)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/MCU_Interface.vhd(32,8-32,14) (VHDL-1067) elaborating mcu_if_uniq_0(mcu_if_arch)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/GapReg.vhd(9,8-9,14) (VHDL-1067) elaborating gapreg_uniq_0(arch_gapreg)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/galvo_dac_manager.vhd(6,8-6,25) (VHDL-1067) elaborating galvo_dac_manager_uniq_0(arch_gdacm)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/ParamReg.vhd(5,8-5,16) (VHDL-1067) elaborating paramreg_uniq_0(arch_paramreg)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/DPRAM4Wide.vhd(6,8-6,18) (VHDL-1067) elaborating dpram4wide_uniq_0(arch_dpram4wide)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_0(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_1
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_1(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_2
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_2(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_3
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_3(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_4
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/source/DPRAM4Wide.vhd(6,8-6,18) (VHDL-1067) elaborating dpram4wide_uniq_1(arch_dpram4wide)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_4(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_5
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_5(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_6
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_6'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_6(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_7
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_7'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(14,8-14,18) (VHDL-1067) elaborating DataBuffer_uniq_7(Structure)
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_8'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_8'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_8
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_8'
INFO - C:/lscc/diamond/Project/FPGA P&S/FPGA_code/DataBuffer/DataBuffer.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_6'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_7'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_8'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_8'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>