#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Mar 19 14:28:25 2022
# Process ID: 15585
# Current directory: /home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.runs/synth_1
# Command line: vivado -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: /home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: /home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.runs/synth_1/vivado.jou
# Running On: edoardo-fedora, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 4, Host memory: 16713 MB
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15669
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.547 ; gain = 0.000 ; free physical = 2988 ; free virtual = 17415
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:19]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:31' bound to instance 'DP' of component 'datapath' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:68]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:51]
INFO: [Synth 8-3491] module 'state_machine' declared at '/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:34' bound to instance 'SM' of component 'state_machine' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:87]
INFO: [Synth 8-638] synthesizing module 'state_machine' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (1#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:42]
INFO: [Synth 8-3491] module 'shift_register_8b' declared at '/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:5' bound to instance 'SR' of component 'shift_register_8b' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:94]
INFO: [Synth 8-638] synthesizing module 'shift_register_8b' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:13]
WARNING: [Synth 8-614] signal 'i_ena' is read in the process but is not in the sensitivity list [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'shift_register_8b' (2#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:13]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:102]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:106]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:116]
WARNING: [Synth 8-614] signal 'out_pos' is read in the process but is not in the sensitivity list [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:130]
WARNING: [Synth 8-614] signal 'outbuff_load' is read in the process but is not in the sensitivity list [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_pos_reg' and it is trimmed from '11' to '3' bits. [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'datapath' (3#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-3848] Net o_done in module/entity project_reti_logiche does not have driver. [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (4#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:19]
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-3917] design project_reti_logiche has port o_we driven by constant 0
WARNING: [Synth 8-7129] Port i_ena in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rst in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_in in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port cbyte_load in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_done in module project_reti_logiche is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2810.547 ; gain = 0.000 ; free physical = 2572 ; free virtual = 17000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2810.547 ; gain = 0.000 ; free physical = 2570 ; free virtual = 16998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 2568 ; free virtual = 16996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'outbuff_reg' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/datapath.vhd:141]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3376 ; free virtual = 17808
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[15] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[14] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[13] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[12] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[11] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[10] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[9] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[8] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-3917] design project_reti_logiche has port o_we driven by constant 0
WARNING: [Synth 8-7129] Port o_done in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[7] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[6] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[5] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[4] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[3] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[2] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[1] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_data[0] in module project_reti_logiche is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3218 ; free virtual = 17659
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3214 ; free virtual = 17656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (DP/outbuff_reg[7]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (DP/outbuff_reg[5]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (DP/outbuff_reg[3]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (DP/outbuff_reg[1]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3218 ; free virtual = 17656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     2|
|4     |LUT3  |     7|
|5     |LUT4  |     4|
|6     |LUT5  |     8|
|7     |LUT6  |    12|
|8     |FDCE  |     3|
|9     |FDRE  |    11|
|10    |LD    |     7|
|11    |IBUF  |     3|
|12    |OBUF  |    26|
|13    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    86|
|2     |  DP     |datapath |    48|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3239 ; free virtual = 17666
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.438 ; gain = 7.891 ; free physical = 3242 ; free virtual = 17670
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.445 ; gain = 7.891 ; free physical = 3242 ; free virtual = 17670
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.445 ; gain = 0.000 ; free physical = 3330 ; free virtual = 17761
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.465 ; gain = 0.000 ; free physical = 3258 ; free virtual = 17689
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

Synth Design complete, checksum: 4901a9b
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.465 ; gain = 64.031 ; free physical = 3458 ; free virtual = 17889
INFO: [Common 17-1381] The checkpoint '/home/edoardo/Code/polimi_project_reti_logiche_2022/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 19 14:28:47 2022...
