<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.a15.smp.Cache</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2015, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Cache.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.arm.a15.smp;
    37    
    38    import xdc.rov.ViewInfo;
    39    
    40    import xdc.runtime.Assert;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Cache ========
</span>    44    <span class="xdoc"> *  ARM Cache Module
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This module manages the data and instruction caches on Cortex A15
</span>    47    <span class="xdoc"> *  processors.
</span>    48    <span class="xdoc"> *  It provides a list of functions that perform cache operations.  The
</span>    49    <span class="xdoc"> *  functions operate on a per cache line except for the 'All' functions
</span>    50    <span class="xdoc"> *  which operate on the entire cache specified.  Any Address that is not
</span>    51    <span class="xdoc"> *  aligned to a cache line gets rounded down to the address of
</span>    52    <span class="xdoc"> *  the nearest cache line.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  The L1 data and program caches as well as the L2 cache are enabled
</span>    55    <span class="xdoc"> *  by default early during the startup sequence (prior to any
</span>    56    <span class="xdoc"> *  Module_startup()s).
</span>    57    <span class="xdoc"> *  Data caching requires the MMU to be enabled and the cacheable
</span>    58    <span class="xdoc"> *  attribute of the section/page descriptor for a corresponding
</span>    59    <span class="xdoc"> *  memory region to be enabled.
</span>    60    <span class="xdoc"> *  Program caching does not require the MMU to be enabled and therefore
</span>    61    <span class="xdoc"> *  occurs when the L1 program cache is enabled.
</span>    62    <span class="xdoc"> *
</span>    63    <span class="xdoc"> *  (See the {<b>@link</b> ti.sysbios.family.arm.a15.Mmu} module for information
</span>    64    <span class="xdoc"> *   about the MMU.)
</span>    65    <span class="xdoc"> *
</span>    66    <span class="xdoc"> *  Note: The invalidate instruction is implemented as a clean/invalidate
</span>    67    <span class="xdoc"> *  instruction on A15. Therefore, calls to Cache_inv()/Cache_invAll()
</span>    68    <span class="xdoc"> *  will behave like Cache_wbInv()/Cache_wbInvAll() on A15.
</span>    69    <span class="xdoc"> *
</span>    70    <span class="xdoc"> *  Unconstrained Functions
</span>    71    <span class="xdoc"> *  All functions
</span>    72    <span class="xdoc"> *
</span>    73    <span class="xdoc"> *  <b>@p(html)</b>
</span>    74    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>    75    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>    76    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;
</span>    77    <span class="xdoc"> *    &lt;/colgroup&gt;
</span>    78    <span class="xdoc"> *
</span>    79    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;
</span>    80    <span class="xdoc"> *    &lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>    81    <span class="xdoc"> *    &lt;!--                               --&gt;
</span>    82    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disable}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    83    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    84    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enable}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    85    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    86    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #inv}         &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    87    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    88    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1pAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    89    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    90    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wait}        &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    91    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    92    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wb}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    93    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    94    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInv}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    95    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    96    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvAll} &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    97    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    98    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbAll}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    99    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   100    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvAllLoUIS} &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>   101    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   102    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbAllLoUIS}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>   103    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   104    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #preLoad}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y     &lt;/td&gt;
</span>   105    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   106    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>   107    <span class="xdoc"> *       &lt;ul&gt;
</span>   108    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>   109    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>   110    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>   111    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>   112    <span class="xdoc"> *           &lt;ul&gt;
</span>   113    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started
</span>   114    <span class="xdoc"> *   (e.g. Cache_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>   115    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>   116    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>   117    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>   118    <span class="xdoc"> *           &lt;/ul&gt;
</span>   119    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>   120    <span class="xdoc"> *           &lt;ul&gt;
</span>   121    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>   122    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started
</span>   123    <span class="xdoc"> *   (e.g. Cache_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>   124    <span class="xdoc"> *           &lt;/ul&gt;
</span>   125    <span class="xdoc"> *       &lt;/ul&gt;
</span>   126    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>   127    <span class="xdoc"> *
</span>   128    <span class="xdoc"> *  &lt;/table&gt;
</span>   129    <span class="xdoc"> *  <b>@p</b>
</span>   130    <span class="xdoc"> */</span>
   131    
   132    <span class=key>module</span> Cache <span class=key>inherits</span> ti.sysbios.interfaces.ICache
   133    {
   134        <span class="xdoc">/*!
</span>   135    <span class="xdoc">     *  Size of L1 data cache Line in bytes
</span>   136    <span class="xdoc">     */</span>
   137        <span class=key>const</span> UInt sizeL1dCacheLine = 64;
   138    
   139        <span class="xdoc">/*!
</span>   140    <span class="xdoc">     *  Size of L1 program cache Line in bytes
</span>   141    <span class="xdoc">     */</span>
   142        <span class=key>const</span> UInt sizeL1pCacheLine = 64;
   143    
   144        <span class="xdoc">/*!
</span>   145    <span class="xdoc">     *  Size of L2 cache Line in bytes
</span>   146    <span class="xdoc">     */</span>
   147        <span class=key>const</span> UInt sizeL2CacheLine = 64;
   148    
   149        <span class="xdoc">/*!
</span>   150    <span class="xdoc">     *  ======== ModView ========
</span>   151    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   152    <span class="xdoc">     */</span>
   153        <span class=key>metaonly</span> <span class=key>struct</span> CacheInfoView {
   154            String      cache;
   155            SizeT       cacheSize;
   156            SizeT       lineSize;
   157            UInt        ways;
   158            SizeT       waySize;
   159        };
   160    
   161        <span class="xdoc">/*!
</span>   162    <span class="xdoc">     *  ======== rovViewInfo ========
</span>   163    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   164    <span class="xdoc">     */</span>
   165        @Facet
   166        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   167            ViewInfo.create({
   168                viewMap: [
   169                    [<span class="string">'Cache Info'</span>,  { type: ViewInfo.MODULE_DATA,
   170                                      viewInitFxn: <span class="string">'viewInitCacheInfo'</span>,
   171                                      structName: <span class="string">'CacheInfoView'</span>}]
   172                ]
   173            });
   174    
   175        <span class="xdoc">/*! Asserted in Cache_lock */</span>
   176        <span class=key>config</span> Assert.Id A_badBlockLength = {
   177            msg: <span class="string">"A_badBlockLength: Block length too large. Must be &lt;= L2 way size."</span>
   178        };
   179    
   180        <span class="xdoc">/*! Asserted in Cache_lock */</span>
   181        <span class=key>config</span> Assert.Id A_blockCrossesPage = {
   182            msg: <span class="string">"A_blockCrossesPage: Memory block crosses L2 way page boundary."</span>
   183        };
   184    
   185        <span class="xdoc">/*!
</span>   186    <span class="xdoc">     *  ======== A_cacheDisableUnsupported ========
</span>   187    <span class="xdoc">     *  Assert raised when attempting to disable L1 data or L2 unified cache
</span>   188    <span class="xdoc">     *
</span>   189    <span class="xdoc">     *  When running in SMP mode, the inter-core lock is implemented using
</span>   190    <span class="xdoc">     *  ldrex/strex instructions and requires the hardware to implement a
</span>   191    <span class="xdoc">     *  global monitor to work. Some devices like Keystone 2, do not implement
</span>   192    <span class="xdoc">     *  a global monitor (only a local monitor). On such devices, the
</span>   193    <span class="xdoc">     *  cache coherency logic (snoop control unit) along with the local monitors
</span>   194    <span class="xdoc">     *  can effectively work like a global monitor. Therefore, it is important
</span>   195    <span class="xdoc">     *  that the caches are not disabled as that would disable cache coherency
</span>   196    <span class="xdoc">     *  on the particular core and cause the inter-core lock to not work.
</span>   197    <span class="xdoc">     */</span>
   198        <span class=key>config</span> xdc.runtime.Assert.Id A_cacheDisableUnsupported  = {
   199            msg: <span class="string">"A_cacheDisableUnsupported: Disabling the L1 data or L2 unified cache from user code is not supported. Cache disable/enable is internally managed by the kernel."</span>
   200        };
   201    
   202        <span class="xdoc">/*!
</span>   203    <span class="xdoc">     *  ======== A_cacheEnableUnsupported ========
</span>   204    <span class="xdoc">     *  Assert raised when attempting to enable L1 data or L2 unified cache
</span>   205    <span class="xdoc">     *
</span>   206    <span class="xdoc">     *  It is not recommended for the user code to anable/disable the caches
</span>   207    <span class="xdoc">     *  when running in SMP mode. Please see the documentation
</span>   208    <span class="xdoc">     *  {<b>@link</b> #A_cacheDisableUnsupported here} for more details.
</span>   209    <span class="xdoc">     */</span>
   210        <span class=key>config</span> xdc.runtime.Assert.Id A_cacheEnableUnsupported  = {
   211            msg: <span class="string">"A_cacheEnableUnsupported: Enabling the L1 data or L2 unified cache from user code is not supported. Cache disable/enable is internally managed by the kernel."</span>
   212        };
   213    
   214        <span class="xdoc">/*!
</span>   215    <span class="xdoc">     *  ======== enable ========
</span>   216    <span class="xdoc">     *  Enables all cache(s)
</span>   217    <span class="xdoc">     *
</span>   218    <span class="xdoc">     *  This function is not fully supported when running in SMP mode. Only
</span>   219    <span class="xdoc">     *  L1 program cache enable is supported. Attempting to enable the L1
</span>   220    <span class="xdoc">     *  data and/or L2 cache will cause an assertion failure. The caches are
</span>   221    <span class="xdoc">     *  enabled during the startup sequence if {<b>@link</b> #enableCache enableCache}
</span>   222    <span class="xdoc">     *  config param is set to true. Since disabling the caches at runtime
</span>   223    <span class="xdoc">     *  is not fully supported, the cache enable function is not fully
</span>   224    <span class="xdoc">     *  supported.
</span>   225    <span class="xdoc">     *
</span>   226    <span class="xdoc">     *  Please see {<b>@link</b> #disable Cache_disable()} cdoc for more a detailed
</span>   227    <span class="xdoc">     *  explanation of why disabling the caches is harmful and not supported.
</span>   228    <span class="xdoc">     */</span>
   229        <span class=key>override</span> Void enable(Bits16 type);
   230    
   231        <span class="xdoc">/*!
</span>   232    <span class="xdoc">     *  ======== disable ========
</span>   233    <span class="xdoc">     *  Disables the 'type' cache(s)
</span>   234    <span class="xdoc">     *
</span>   235    <span class="xdoc">     *  This function is not fully supported when running in SMP mode. Only
</span>   236    <span class="xdoc">     *  L1 program cache disable is supported. Attempting to disable the L1
</span>   237    <span class="xdoc">     *  data and/or L2 cache will cause an assertion failure.
</span>   238    <span class="xdoc">     *
</span>   239    <span class="xdoc">     *  Here's a brief explanation of why caches should not be disabled.
</span>   240    <span class="xdoc">     *  When running in SMP mode, the inter-core lock is implemented using
</span>   241    <span class="xdoc">     *  ldrex/strex instructions and requires the hardware to implement a
</span>   242    <span class="xdoc">     *  global monitor to work properly. Some devices like Keystone 2,
</span>   243    <span class="xdoc">     *  do not implement a global monitor (only a local monitor). On such
</span>   244    <span class="xdoc">     *  devices, the cache coherency logic (snoop control unit) along with
</span>   245    <span class="xdoc">     *  the local monitors can effectively work like a global monitor.
</span>   246    <span class="xdoc">     *  Therefore, it is important that the caches are not disabled as that
</span>   247    <span class="xdoc">     *  would disable cache coherency on the particular core and cause the
</span>   248    <span class="xdoc">     *  inter-core lock to not work.
</span>   249    <span class="xdoc">     */</span>
   250        <span class=key>override</span> Void disable(Bits16 type);
   251    
   252        <span class="xdoc">/*!
</span>   253    <span class="xdoc">     *  ======== enableCache ========
</span>   254    <span class="xdoc">     *  Enable L1 and L2 data and program caches.
</span>   255    <span class="xdoc">     *
</span>   256    <span class="xdoc">     *  To enable a subset of the caches, set this parameter
</span>   257    <span class="xdoc">     *  to 'false' and call Cache_enable() within main, passing it only
</span>   258    <span class="xdoc">     *  the {<b>@link</b> Cache#Type Cache_Type(s)} to be enabled.
</span>   259    <span class="xdoc">     *
</span>   260    <span class="xdoc">     *  Data caching requires the MMU and the memory section/page
</span>   261    <span class="xdoc">     *  descriptor cacheable attribute to be enabled.
</span>   262    <span class="xdoc">     */</span>
   263        <span class=key>config</span> Bool enableCache = <span class=key>true</span>;
   264    
   265        <span class="xdoc">/*!
</span>   266    <span class="xdoc">     *  ======== branchPredictionEnabled ========
</span>   267    <span class="xdoc">     *  Enable Branch Prediction at startup, default is true.
</span>   268    <span class="xdoc">     *
</span>   269    <span class="xdoc">     *  This flag controls whether Branch Prediction should be automatically
</span>   270    <span class="xdoc">     *  enabled or disabled during system startup.
</span>   271    <span class="xdoc">     *
</span>   272    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   273    <span class="xdoc">     *  Upon reset, the A15's Program Flow Prediction (Branch Prediction)
</span>   274    <span class="xdoc">     *  feature is disabled.
</span>   275    <span class="xdoc">     */</span>
   276        <span class=key>config</span> Bool branchPredictionEnabled = <span class=key>true</span>;
   277    
   278        <span class="xdoc">/*!
</span>   279    <span class="xdoc">     *  ======== errata798870 ========
</span>   280    <span class="xdoc">     *  Enable workaround for ARM errata 798870.
</span>   281    <span class="xdoc">     *
</span>   282    <span class="xdoc">     *  Errata 798870 brief description:
</span>   283    <span class="xdoc">     *  A memory read can stall indefinitely in the L2 cache
</span>   284    <span class="xdoc">     */</span>
   285        <span class=key>config</span> Bool errata798870 = <span class=key>false</span>;
   286    
   287        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   288    <span class="xdoc">     *  ======== getEnabled ========
</span>   289    <span class="xdoc">     *  Get the 'type' bitmask of cache(s) enabled.
</span>   290    <span class="xdoc">     */</span>
   291        Bits16 getEnabled();
   292    
   293        <span class="xdoc">/*!
</span>   294    <span class="xdoc">     *  ======== invL1pAll ========
</span>   295    <span class="xdoc">     *  Invalidate all of L1 program cache.
</span>   296    <span class="xdoc">     */</span>
   297        Void invL1pAll();
   298    
   299        <span class="xdoc">/*!
</span>   300    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   301    <span class="xdoc">     *  ======== invBPAll ========
</span>   302    <span class="xdoc">     *  Invalidate all branch predictors.
</span>   303    <span class="xdoc">     */</span>
   304        Void invBPAll();
   305    
   306        <span class="xdoc">/*!
</span>   307    <span class="xdoc">     *  ======== preLoad ========
</span>   308    <span class="xdoc">     *  Loads a memory block into the L2 cache.
</span>   309    <span class="xdoc">     *
</span>   310    <span class="xdoc">     *  A block of memory is loaded into the L2 cache.
</span>   311    <span class="xdoc">     *
</span>   312    <span class="xdoc">     *  The memory block is loaded into cache one L2 cache line at time.
</span>   313    <span class="xdoc">     *
</span>   314    <span class="xdoc">     *  The byteCnt argument must be less than or equal to an L2 cache
</span>   315    <span class="xdoc">     *  size. An assert is generated if this rule is violated.
</span>   316    <span class="xdoc">     *
</span>   317    <span class="xdoc">     *  Except for the normal L1 instruction cache behavior
</span>   318    <span class="xdoc">     *  during code execution, the L1 instruction cache is
</span>   319    <span class="xdoc">     *  unaffected by this API.
</span>   320    <span class="xdoc">     *  The L1 data cache will be temporarily polluted by the contents
</span>   321    <span class="xdoc">     *  of the referenced memory block.
</span>   322    <span class="xdoc">     *
</span>   323    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   324    <span class="xdoc">     *  Interrupts are disabled for the entire time the memory block
</span>   325    <span class="xdoc">     *  is being loaded into cache. For this reason, use of this API
</span>   326    <span class="xdoc">     *  is probably best at system intialization time
</span>   327    <span class="xdoc">     *  (ie: within 'main()').
</span>   328    <span class="xdoc">     *
</span>   329    <span class="xdoc">     *  <b>@param(blockPtr)</b> start address of range to be loaded
</span>   330    <span class="xdoc">     *  <b>@param(byteCnt)</b>  number of bytes to be loaded
</span>   331    <span class="xdoc">     */</span>
   332        Void preLoad(Ptr blockPtr, SizeT byteCnt);
   333    
   334        <span class="xdoc">/*!
</span>   335    <span class="xdoc">     *  ======== enableBP ========
</span>   336    <span class="xdoc">     *  Enable Branch Prediction
</span>   337    <span class="xdoc">     *
</span>   338    <span class="xdoc">     *  Calling this API will enable branch prediction.
</span>   339    <span class="xdoc">     *
</span>   340    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   341    <span class="xdoc">     *  Upon reset, the A15's Program Flow Prediction (Branch Prediction)
</span>   342    <span class="xdoc">     *  feature is disabled.
</span>   343    <span class="xdoc">     */</span>
   344        Void enableBP();
   345    
   346        <span class="xdoc">/*!
</span>   347    <span class="xdoc">     *  ======== disableBP ========
</span>   348    <span class="xdoc">     *  Disable Branch Prediction
</span>   349    <span class="xdoc">     *
</span>   350    <span class="xdoc">     *  Calling this API will disable branch prediction.
</span>   351    <span class="xdoc">     *
</span>   352    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   353    <span class="xdoc">     *  Upon reset, the A15's Program Flow Prediction (Branch Prediction)
</span>   354    <span class="xdoc">     *  feature is disabled.
</span>   355    <span class="xdoc">     */</span>
   356        Void disableBP();
   357    
   358        <span class="xdoc">/*!
</span>   359    <span class="xdoc">     *
</span>   360    <span class="xdoc">     *  ======== wbAll ========
</span>   361    <span class="xdoc">     *  Write back all caches
</span>   362    <span class="xdoc">     *
</span>   363    <span class="xdoc">     *  This function writes back the data cache to the point of coherency.
</span>   364    <span class="xdoc">     *  On a Cortex-A15, point of coherency is the main memory implying that
</span>   365    <span class="xdoc">     *  this function will write back the L1 data cache (on this core) followed
</span>   366    <span class="xdoc">     *  by the L2 unified cache that is shared by all cores in the MPCore
</span>   367    <span class="xdoc">     *  sub-system.
</span>   368    <span class="xdoc">     *
</span>   369    <span class="xdoc">     *  When running in SMP mode, it is not recommended to call this function
</span>   370    <span class="xdoc">     *  as it does not guarantee that the L1 data caches on all other cores
</span>   371    <span class="xdoc">     *  will be written back before writing back the unified L2 cache. This
</span>   372    <span class="xdoc">     *  function should only be called if all other cores are in a power down
</span>   373    <span class="xdoc">     *  state or if their local L1 caches are disabled i.e. they do not have
</span>   374    <span class="xdoc">     *  any dirty L1 cache lines.
</span>   375    <span class="xdoc">     */</span>
   376        <span class=key>override</span> Void wbAll();
   377    
   378        <span class="xdoc">/*!
</span>   379    <span class="xdoc">     *  ======== wbInvAll ========
</span>   380    <span class="xdoc">     *  Write back invalidate all caches
</span>   381    <span class="xdoc">     *
</span>   382    <span class="xdoc">     *  This function writes back and invalidates the data cache to the point
</span>   383    <span class="xdoc">     *  of coherency. On a Cortex-A15, point of coherency is the main memory
</span>   384    <span class="xdoc">     *  implying that this function will write back and invalidate the L1 data
</span>   385    <span class="xdoc">     *  cache (on this core) followed by the L2 unified cache that is shared
</span>   386    <span class="xdoc">     *  by all cores in the MPCore sub-system.
</span>   387    <span class="xdoc">     *
</span>   388    <span class="xdoc">     *  When running in SMP mode, it is not recommended to call this function
</span>   389    <span class="xdoc">     *  as it does not guarantee that the L1 data caches on all other cores
</span>   390    <span class="xdoc">     *  will be flushed before flushing the unified L2 cache. This function
</span>   391    <span class="xdoc">     *  should only be called if all other cores are in a power down state or
</span>   392    <span class="xdoc">     *  if their local L1 caches are disabled i.e. they do not have any dirty
</span>   393    <span class="xdoc">     *  L1 cache lines.
</span>   394    <span class="xdoc">     */</span>
   395        <span class=key>override</span> Void wbInvAll();
   396    
   397        <span class="xdoc">/*!
</span>   398    <span class="xdoc">     *  ======== wbAllLoUIS ========
</span>   399    <span class="xdoc">     *  Write back data cache to PoU for an Inner Shareable domain
</span>   400    <span class="xdoc">     *
</span>   401    <span class="xdoc">     *  This function writes back the L1 data cache. There is no effect
</span>   402    <span class="xdoc">     *  on program cache. All data cache lines are left valid.
</span>   403    <span class="xdoc">     *
</span>   404    <span class="xdoc">     *  On Cortex-A15, this function will write back the local CPU's
</span>   405    <span class="xdoc">     *  L1 data cache to the L2 cache but not beyond. Calling this function
</span>   406    <span class="xdoc">     *  has no affect on the local L1 caches of all other cores in the MPCore
</span>   407    <span class="xdoc">     *  sub-system. This API should be called with Hwis and/or Tasking disabled
</span>   408    <span class="xdoc">     *  to guarantee the write back operation is complete.
</span>   409    <span class="xdoc">     */</span>
   410        Void wbAllLoUIS();
   411    
   412        <span class="xdoc">/*!
</span>   413    <span class="xdoc">     *  ======== wbInvAllLoUIS ========
</span>   414    <span class="xdoc">     *  Write back invalidate data cache to PoU for an Inner Shareable domain
</span>   415    <span class="xdoc">     *
</span>   416    <span class="xdoc">     *  On Cortex-A15, this function will write back and invalidate the local
</span>   417    <span class="xdoc">     *  CPU's L1 data cache to the L2 cache but not beyond. Calling this
</span>   418    <span class="xdoc">     *  function has no affect on the local L1 caches of all other cores in the
</span>   419    <span class="xdoc">     *  MPCore sub-system. This API should be called with Hwis and/or Tasking
</span>   420    <span class="xdoc">     *  disabled to guarantee the write back invalidate operation is complete.
</span>   421    <span class="xdoc">     */</span>
   422        Void wbInvAllLoUIS();
   423    
   424        <span class="xdoc">/*!
</span>   425    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   426    <span class="xdoc">     *  ======== startup ========
</span>   427    <span class="xdoc">     *  startup function to enable cache early during climb-up
</span>   428    <span class="xdoc">     */</span>
   429        Void startup();
   430    
   431    <span class=key>internal</span>:
   432    
   433        <span class="comment">/*
</span>   434    <span class="comment">     *  ======== initModuleState ========
</span>   435    <span class="comment">     *  Initializes the module state.
</span>   436    <span class="comment">     *
</span>   437    <span class="comment">     *  This function initializes module state fields like
</span>   438    <span class="comment">     *  L1/L2 cache size and number of cache lines/sets. It
</span>   439    <span class="comment">     *  is registered as a first function.
</span>   440    <span class="comment">     */</span>
   441        Void initModuleState();
   442    
   443        <span class="xdoc">/*!
</span>   444    <span class="xdoc">     *  ======== disableL1D ========
</span>   445    <span class="xdoc">     *  Disable L1 data cache on this core
</span>   446    <span class="xdoc">     *
</span>   447    <span class="xdoc">     *  This function disables the L1 data cache before performing
</span>   448    <span class="xdoc">     *  a "write back invalidate all" of the cache.
</span>   449    <span class="xdoc">     */</span>
   450        Void disableL1D();
   451    
   452        <span class="xdoc">/*!
</span>   453    <span class="xdoc">     *  ======== disableL1P ========
</span>   454    <span class="xdoc">     *  Disable instruction cache on this core
</span>   455    <span class="xdoc">     *
</span>   456    <span class="xdoc">     *  This function disables the L1 instruction cache before
</span>   457    <span class="xdoc">     *  performing an "invalidate all" of the whole instruction
</span>   458    <span class="xdoc">     *  cache.
</span>   459    <span class="xdoc">     */</span>
   460        Void disableL1P();
   461    
   462        <span class="xdoc">/*!
</span>   463    <span class="xdoc">     *  ======== enableL1D ========
</span>   464    <span class="xdoc">     *  Enable data cache on this core
</span>   465    <span class="xdoc">     *
</span>   466    <span class="xdoc">     *  This function enables the L1 data cache.
</span>   467    <span class="xdoc">     *
</span>   468    <span class="xdoc">     *  Enabling the L1 data cache effectively enables the L2 unified
</span>   469    <span class="xdoc">     *  cache for all data caching purposes (on the current core in a
</span>   470    <span class="xdoc">     *  Cortex-A15 multi-core system).
</span>   471    <span class="xdoc">     */</span>
   472        Void enableL1D();
   473    
   474        <span class="xdoc">/*!
</span>   475    <span class="xdoc">     *  ======== enableL1P ========
</span>   476    <span class="xdoc">     *  Enable instruction cache on this core
</span>   477    <span class="xdoc">     *
</span>   478    <span class="xdoc">     *  This function enables the L1 instruction cache.
</span>   479    <span class="xdoc">     *
</span>   480    <span class="xdoc">     *  Enabling the L1 instruction cache effectively enables the
</span>   481    <span class="xdoc">     *  L2 unified cache for all instruction caching purposes (on
</span>   482    <span class="xdoc">     *  the current core in a Cortex-A15 multi-core system).
</span>   483    <span class="xdoc">     *
</span>   484    <span class="xdoc">     *  The L1 instruction cache can be enabled even if the MMU is
</span>   485    <span class="xdoc">     *  disabled and will cache instructions. However, if the MMU
</span>   486    <span class="xdoc">     *  is disabled and the L1 instruction cache is enabled, no new
</span>   487    <span class="xdoc">     *  instructions will be cached in the L2 unified cache. However,
</span>   488    <span class="xdoc">     *  code already cached in the L2 cache will be fetched.
</span>   489    <span class="xdoc">     */</span>
   490        Void enableL1P();
   491    
   492        <span class="xdoc">/*!
</span>   493    <span class="xdoc">     *  ======== invL1d ========
</span>   494    <span class="xdoc">     *  Invalidates range in L1 data cache.
</span>   495    <span class="xdoc">     *
</span>   496    <span class="xdoc">     *  The range of addresses operated on gets quantized to whole
</span>   497    <span class="xdoc">     *  cache lines.
</span>   498    <span class="xdoc">     */</span>
   499        Void invL1d(Ptr blockPtr, SizeT byteCnt, Bool wait);
   500    
   501        <span class="xdoc">/*!
</span>   502    <span class="xdoc">     *  ======== invL1p ========
</span>   503    <span class="xdoc">     *  Invalidates range in L1 program cache.
</span>   504    <span class="xdoc">     *
</span>   505    <span class="xdoc">     *  The range of addresses operated on gets quantized to whole
</span>   506    <span class="xdoc">     *  cache lines.
</span>   507    <span class="xdoc">     */</span>
   508        Void invL1p(Ptr blockPtr, SizeT byteCnt, Bool wait);
   509    
   510        <span class="xdoc">/*!
</span>   511    <span class="xdoc">     *  ======== preFetch ========
</span>   512    <span class="xdoc">     *  load a block of memory into the L2 cache.
</span>   513    <span class="xdoc">     */</span>
   514        Void preFetch(Ptr blockPtr, SizeT byteCnt);
   515    
   516        <span class="xdoc">/*!
</span>   517    <span class="xdoc">     *  ======== getCacheLevelInfo ========
</span>   518    <span class="xdoc">     *  returns Cache Size Id Register of corresponding Cache level
</span>   519    <span class="xdoc">     *
</span>   520    <span class="xdoc">     *  level values
</span>   521    <span class="xdoc">     *      0 = L1D
</span>   522    <span class="xdoc">     *      1 = L1P
</span>   523    <span class="xdoc">     *      2 = L2
</span>   524    <span class="xdoc">     */</span>
   525        Bits32 getCacheLevelInfo(UInt level);
   526    
   527        <span class="xdoc">/*!
</span>   528    <span class="xdoc">     *  ======== getL2AuxControlReg ========
</span>   529    <span class="xdoc">     *  Get current L2 Aux Control register contents
</span>   530    <span class="xdoc">     */</span>
   531        Bits32 getL2AuxControlReg();
   532    
   533        <span class="comment">/*
</span>   534    <span class="comment">     *  ======== setL2AuxControlReg ========
</span>   535    <span class="comment">     *  Write to L2ACTLR using ROM API
</span>   536    <span class="comment">     *
</span>   537    <span class="comment">     *  Note: This API is only for OMAP5 and J6 devices as Keystone 2
</span>   538    <span class="comment">     *  devices do not support the same ROM API interface.
</span>   539    <span class="comment">     */</span>
   540        Void setL2AuxControlReg(Bits32 arg);
   541    
   542        <span class=key>struct</span> Module_State {
   543            Bits32  l1dInfo;
   544            Bits32  l1pInfo;
   545            Bits32  l2Info;
   546            SizeT   l2WaySize;
   547        }
   548    }
</pre>
</body></html>
