{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649585177972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649585177972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 15:36:17 2022 " "Processing started: Sun Apr 10 15:36:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649585177972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585177972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_risc -c pipelined_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_risc -c pipelined_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585177972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649585179490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649585179490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_processor " "Found entity 1: pipelined_processor" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage56_mm2wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage56_mm2wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM2WB_Pipline_Reg " "Found entity 1: MEM2WB_Pipline_Reg" {  } { { "../iitb-risc/Stage56_MM2WB.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage56_MM2WB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage45_ex2mm.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage45_ex2mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX2MEM_Pipline_Reg " "Found entity 1: EX2MEM_Pipline_Reg" {  } { { "../iitb-risc/Stage45_EX2MM.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage45_EX2MM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage34_rr2ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage34_rr2ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 RR2EX_Pipline_Reg " "Found entity 1: RR2EX_Pipline_Reg" {  } { { "../iitb-risc/Stage34_RR2EX.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage34_RR2EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage23_id2rr.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage23_id2rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID2RR_Pipline_Reg " "Found entity 1: ID2RR_Pipline_Reg" {  } { { "../iitb-risc/Stage23_ID2RR.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage23_ID2RR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage12_if2id.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage12_if2id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF2ID_Pipline_Reg " "Found entity 1: IF2ID_Pipline_Reg" {  } { { "../iitb-risc/Stage12_IF2ID.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage12_IF2ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerBank.v(49) " "Verilog HDL information at registerBank.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../iitb-risc/registerBank.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649585204545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/registerbank.v 2 2 " "Found 2 design units, including 2 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_n " "Found entity 1: register_n" {  } { { "../iitb-risc/registerBank.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204545 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_bank " "Found entity 2: register_bank" {  } { { "../iitb-risc/registerBank.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/mux.v 2 2 " "Found 2 design units, including 2 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "../iitb-risc/mux.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204552 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_41 " "Found entity 2: mux_41" {  } { { "../iitb-risc/mux.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/mux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/loadstoremultiple.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/loadstoremultiple.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_store_multi_block " "Found entity 1: load_store_multi_block" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "../iitb-risc/InstrMem.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/frwdingcntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/frwdingcntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_control_unit " "Found entity 1: forwarding_control_unit" {  } { { "../iitb-risc/frwdingCntrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/frwdingCntrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../iitb-risc/dataMem.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_decoder " "Found entity 1: control_decoder" {  } { { "../iitb-risc/ctrlUnit.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ctrlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/branchjumpctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/branchjumpctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_jump_controller " "Found entity 1: branch_jump_controller" {  } { { "../iitb-risc/branchJumpCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/branchJumpCtrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/branchhist.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/branchhist.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_history_table " "Found entity 1: branch_history_table" {  } { { "../iitb-risc/branchHist.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/branchHist.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649585204606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_wr_en topModule.v(425) " "Verilog HDL Implicit Net warning at topModule.v(425): created implicit net for \"dm_wr_en\"" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_wr_en_from_mem topModule.v(426) " "Verilog HDL Implicit Net warning at topModule.v(426): created implicit net for \"reg_wr_en_from_mem\"" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 426 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_processor " "Elaborating entity \"pipelined_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649585204780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 topModule.v(134) " "Verilog HDL assignment warning at topModule.v(134): truncated value with size 32 to match size of target (16)" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585204792 "|pipelined_processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_flag topModule.v(249) " "Verilog HDL Always Construct warning at topModule.v(249): inferring latch(es) for variable \"zero_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204792 "|pipelined_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 topModule.v(492) " "Verilog HDL assignment warning at topModule.v(492): truncated value with size 32 to match size of target (2)" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585204792 "|pipelined_processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag topModule.v(249) " "Inferred latch for \"zero_flag\" at topModule.v(249)" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204792 "|pipelined_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n register_n:program_counter " "Elaborating entity \"register_n\" for hierarchy \"register_n:program_counter\"" {  } { { "../iitb-risc/topModule.v" "program_counter" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instr_mem1 " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instr_mem1\"" {  } { { "../iitb-risc/topModule.v" "instr_mem1" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204806 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rom InstrMem.v(23) " "Verilog HDL warning at InstrMem.v(23): initial value for variable rom should be constant" {  } { { "../iitb-risc/InstrMem.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v" 23 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1649585204812 "|pipelined_processor|instr_mem:instr_mem1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "InstrMem.v(42) " "Verilog HDL or VHDL warning at the InstrMem.v(42): index expression is not wide enough to address all of the elements in the array" {  } { { "../iitb-risc/InstrMem.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v" 42 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1649585204812 "|pipelined_processor|instr_mem:instr_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 mux_21:ir_select " "Elaborating entity \"mux_21\" for hierarchy \"mux_21:ir_select\"" {  } { { "../iitb-risc/topModule.v" "ir_select" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_jump_controller branch_jump_controller:branch_jump_decider " "Elaborating entity \"branch_jump_controller\" for hierarchy \"branch_jump_controller:branch_jump_decider\"" {  } { { "../iitb-risc/topModule.v" "branch_jump_decider" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41 mux_41:pc_elect_mux " "Elaborating entity \"mux_41\" for hierarchy \"mux_41:pc_elect_mux\"" {  } { { "../iitb-risc/topModule.v" "pc_elect_mux" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_history_table branch_history_table:bht_lut " "Elaborating entity \"branch_history_table\" for hierarchy \"branch_history_table:bht_lut\"" {  } { { "../iitb-risc/topModule.v" "bht_lut" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF2ID_Pipline_Reg IF2ID_Pipline_Reg:if_id_pipe_reg " "Elaborating entity \"IF2ID_Pipline_Reg\" for hierarchy \"IF2ID_Pipline_Reg:if_id_pipe_reg\"" {  } { { "../iitb-risc/topModule.v" "if_id_pipe_reg" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_decoder control_decoder:id_controller " "Elaborating entity \"control_decoder\" for hierarchy \"control_decoder:id_controller\"" {  } { { "../iitb-risc/topModule.v" "id_controller" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 mux_21:mux_a1 " "Elaborating entity \"mux_21\" for hierarchy \"mux_21:mux_a1\"" {  } { { "../iitb-risc/topModule.v" "mux_a1" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:register_file " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:register_file\"" {  } { { "../iitb-risc/topModule.v" "register_file" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 registerBank.v(52) " "Verilog HDL assignment warning at registerBank.v(52): truncated value with size 32 to match size of target (16)" {  } { { "../iitb-risc/registerBank.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585204877 "|pipelined_processor|register_bank:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 mux_21:nop_rr_wr_en_mux " "Elaborating entity \"mux_21\" for hierarchy \"mux_21:nop_rr_wr_en_mux\"" {  } { { "../iitb-risc/topModule.v" "nop_rr_wr_en_mux" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RR2EX_Pipline_Reg RR2EX_Pipline_Reg:rr_ex_pipe_reg " "Elaborating entity \"RR2EX_Pipline_Reg\" for hierarchy \"RR2EX_Pipline_Reg:rr_ex_pipe_reg\"" {  } { { "../iitb-risc/topModule.v" "rr_ex_pipe_reg" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl alu_ctrl:alu_control " "Elaborating entity \"alu_ctrl\" for hierarchy \"alu_ctrl:alu_control\"" {  } { { "../iitb-risc/topModule.v" "alu_control" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204892 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(30) " "Verilog HDL Always Construct warning at aluCtrl.v(30): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "carry_in aluCtrl.v(38) " "Verilog HDL Always Construct warning at aluCtrl.v(38): variable \"carry_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(38) " "Verilog HDL Always Construct warning at aluCtrl.v(38): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(52) " "Verilog HDL Always Construct warning at aluCtrl.v(52): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero_in aluCtrl.v(53) " "Verilog HDL Always Construct warning at aluCtrl.v(53): variable \"zero_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(68) " "Verilog HDL Always Construct warning at aluCtrl.v(68): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(76) " "Verilog HDL Always Construct warning at aluCtrl.v(76): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "carry_in aluCtrl.v(77) " "Verilog HDL Always Construct warning at aluCtrl.v(77): variable \"carry_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(91) " "Verilog HDL Always Construct warning at aluCtrl.v(91): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero_in aluCtrl.v(92) " "Verilog HDL Always Construct warning at aluCtrl.v(92): variable \"zero_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_write_enable_in aluCtrl.v(109) " "Verilog HDL Always Construct warning at aluCtrl.v(109): variable \"reg_write_enable_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluCtrlOp aluCtrl.v(110) " "Verilog HDL Always Construct warning at aluCtrl.v(110): variable \"aluCtrlOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649585204893 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_write_en aluCtrl.v(27) " "Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable \"carry_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204899 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_write_en aluCtrl.v(27) " "Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable \"zero_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204899 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write_enable_out aluCtrl.v(27) " "Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable \"reg_write_enable_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204899 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_operation_out aluCtrl.v(27) " "Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable \"alu_operation_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation_out\[0\] aluCtrl.v(27) " "Inferred latch for \"alu_operation_out\[0\]\" at aluCtrl.v(27)" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation_out\[1\] aluCtrl.v(27) " "Inferred latch for \"alu_operation_out\[1\]\" at aluCtrl.v(27)" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_enable_out aluCtrl.v(27) " "Inferred latch for \"reg_write_enable_out\" at aluCtrl.v(27)" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_write_en aluCtrl.v(27) " "Inferred latch for \"zero_write_en\" at aluCtrl.v(27)" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_write_en aluCtrl.v(27) " "Inferred latch for \"carry_write_en\" at aluCtrl.v(27)" {  } { { "../iitb-risc/aluCtrl.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 "|pipelined_processor|alu_ctrl:alu_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n register_n:carry_register " "Elaborating entity \"register_n\" for hierarchy \"register_n:carry_register\"" {  } { { "../iitb-risc/topModule.v" "carry_register" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_control_unit forwarding_control_unit:forwardlogic " "Elaborating entity \"forwarding_control_unit\" for hierarchy \"forwarding_control_unit:forwardlogic\"" {  } { { "../iitb-risc/topModule.v" "forwardlogic" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_execute " "Elaborating entity \"alu\" for hierarchy \"alu:alu_execute\"" {  } { { "../iitb-risc/topModule.v" "alu_execute" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204912 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_sum ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"total_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204920 "|pipelined_processor|alu:alu_execute"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585204920 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(21) " "Inferred latch for \"result\[0\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204925 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(21) " "Inferred latch for \"result\[1\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204925 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(21) " "Inferred latch for \"result\[2\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204925 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(21) " "Inferred latch for \"result\[3\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204925 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(21) " "Inferred latch for \"result\[4\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204925 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(21) " "Inferred latch for \"result\[5\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204925 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(21) " "Inferred latch for \"result\[6\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204929 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(21) " "Inferred latch for \"result\[7\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204929 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(21) " "Inferred latch for \"result\[8\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204929 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(21) " "Inferred latch for \"result\[9\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204929 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(21) " "Inferred latch for \"result\[10\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204930 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(21) " "Inferred latch for \"result\[11\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204930 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(21) " "Inferred latch for \"result\[12\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204930 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(21) " "Inferred latch for \"result\[13\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204930 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(21) " "Inferred latch for \"result\[14\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204930 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(21) " "Inferred latch for \"result\[15\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[0\] ALU.v(21) " "Inferred latch for \"total_sum\[0\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[1\] ALU.v(21) " "Inferred latch for \"total_sum\[1\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[2\] ALU.v(21) " "Inferred latch for \"total_sum\[2\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[3\] ALU.v(21) " "Inferred latch for \"total_sum\[3\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[4\] ALU.v(21) " "Inferred latch for \"total_sum\[4\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[5\] ALU.v(21) " "Inferred latch for \"total_sum\[5\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[6\] ALU.v(21) " "Inferred latch for \"total_sum\[6\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[7\] ALU.v(21) " "Inferred latch for \"total_sum\[7\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[8\] ALU.v(21) " "Inferred latch for \"total_sum\[8\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[9\] ALU.v(21) " "Inferred latch for \"total_sum\[9\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[10\] ALU.v(21) " "Inferred latch for \"total_sum\[10\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[11\] ALU.v(21) " "Inferred latch for \"total_sum\[11\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[12\] ALU.v(21) " "Inferred latch for \"total_sum\[12\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[13\] ALU.v(21) " "Inferred latch for \"total_sum\[13\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[14\] ALU.v(21) " "Inferred latch for \"total_sum\[14\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[15\] ALU.v(21) " "Inferred latch for \"total_sum\[15\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_sum\[16\] ALU.v(21) " "Inferred latch for \"total_sum\[16\]\" at ALU.v(21)" {  } { { "../iitb-risc/ALU.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585204932 "|pipelined_processor|alu:alu_execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41 mux_41:rf_d3_addr_select " "Elaborating entity \"mux_41\" for hierarchy \"mux_41:rf_d3_addr_select\"" {  } { { "../iitb-risc/topModule.v" "rf_d3_addr_select" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585204973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX2MEM_Pipline_Reg EX2MEM_Pipline_Reg:ex_mem_pipe_reg " "Elaborating entity \"EX2MEM_Pipline_Reg\" for hierarchy \"EX2MEM_Pipline_Reg:ex_mem_pipe_reg\"" {  } { { "../iitb-risc/topModule.v" "ex_mem_pipe_reg" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585205260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_multi_block load_store_multi_block:la_sa_lm_sm_block " "Elaborating entity \"load_store_multi_block\" for hierarchy \"load_store_multi_block:la_sa_lm_sm_block\"" {  } { { "../iitb-risc/topModule.v" "la_sa_lm_sm_block" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585205312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 loadStoreMultiple.v(29) " "Verilog HDL assignment warning at loadStoreMultiple.v(29): truncated value with size 8 to match size of target (7)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585205312 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_for_sa_sm loadStoreMultiple.v(29) " "Verilog HDL Always Construct warning at loadStoreMultiple.v(29): inferring latch(es) for variable \"mem_data_for_sa_sm\", which holds its previous value in one or more paths through the always construct" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649585205319 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 loadStoreMultiple.v(75) " "Verilog HDL assignment warning at loadStoreMultiple.v(75): truncated value with size 32 to match size of target (3)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585205321 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 loadStoreMultiple.v(79) " "Verilog HDL assignment warning at loadStoreMultiple.v(79): truncated value with size 32 to match size of target (3)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585205321 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 loadStoreMultiple.v(81) " "Verilog HDL assignment warning at loadStoreMultiple.v(81): truncated value with size 32 to match size of target (3)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649585205321 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[0\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[0\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205329 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[1\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[1\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205330 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[2\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[2\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205330 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[3\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[3\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205330 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[4\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[4\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205330 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[5\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[5\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[6\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[6\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[7\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[7\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[8\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[8\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[9\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[9\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[10\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[10\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[11\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[11\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[12\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[12\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[13\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[13\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[14\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[14\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_for_sa_sm\[15\] loadStoreMultiple.v(57) " "Inferred latch for \"mem_data_for_sa_sm\[15\]\" at loadStoreMultiple.v(57)" {  } { { "../iitb-risc/loadStoreMultiple.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585205332 "|pipelined_processor|load_store_multi_block:la_sa_lm_sm_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "../iitb-risc/topModule.v" "dmem" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585205370 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram dataMem.v(17) " "Verilog HDL warning at dataMem.v(17): initial value for variable ram should be constant" {  } { { "../iitb-risc/dataMem.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v" 17 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1649585215114 "|pipelined_processor|data_memory:dmem"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "dataMem.v(35) " "Verilog HDL or VHDL warning at the dataMem.v(35): index expression is not wide enough to address all of the elements in the array" {  } { { "../iitb-risc/dataMem.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1649585228590 "|pipelined_processor|data_memory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM2WB_Pipline_Reg MEM2WB_Pipline_Reg:mem_wb_pipeline_reg " "Elaborating entity \"MEM2WB_Pipline_Reg\" for hierarchy \"MEM2WB_Pipline_Reg:mem_wb_pipeline_reg\"" {  } { { "../iitb-risc/topModule.v" "mem_wb_pipeline_reg" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585248870 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649585264174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/QuartusRuns/output_files/pipelined_processor.map.smsg " "Generated suppressed messages file E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/QuartusRuns/output_files/pipelined_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585264731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649585265500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649585265500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649585266932 "|pipelined_processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../iitb-risc/topModule.v" "" { Text "E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649585266932 "|pipelined_processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649585266932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649585266940 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649585266940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649585266940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5259 " "Peak virtual memory: 5259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649585267092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 15:37:47 2022 " "Processing ended: Sun Apr 10 15:37:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649585267092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649585267092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649585267092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649585267092 ""}
