
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : no_msg_reporting_rules
#     Report Created by: sanjeev
#     Report Created on:  Fri Jan 17 18:08:08 2025
#     Working Directory: /home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim
#     SpyGlass Version : SpyGlass_vW-2024.09
#     Policy Name      : SpyGlass(SpyGlass_vW-2024.09)
#                        erc(SpyGlass_vW-2024.09)
#                        latch(SpyGlass_vW-2024.09)
#                        lint(SpyGlass_vW-2024.09)
#                        morelint(SpyGlass_vW-2024.09)
#                        openmore(SpyGlass_vW-2024.09)
#                        simulation(SpyGlass_vW-2024.09)
#                        starc(SpyGlass_vW-2024.09)
#                        starc2005(SpyGlass_vW-2024.09)
#
#     Total Number of Generated Messages :         42
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         42
#     Number of Overlimit Messages       :          0
#
#
################################################################################

NO VIOLATION RULE REPORT :
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Following rules did not produce any violation or waived off during spyglass run

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


================================================================================
	INDEX                                   RULE-NAME
================================================================================
	1                                  AutomaticFuncTask-ML
	2                                  BlockHeader
	3                                  BufClock
	4                                  CheckDelayTimescale-ML
	5                                  CombLoop
	6                                  DisallowCaseX-ML
	7                                  DuplicateCaseLabel-ML
	8                                  FlopClockConstant
	9                                  FlopSRConst
	10                                 HdlLibDuCheck_03
	11                                 ImproperRangeIndex-ML
	12                                 InferLatch
	13                                 InstPortConnType-ML
	14                                 LatchFeedback
	15                                 NoAssignX-ML
	16                                 NoFeedThrus-ML
	17                                 NoGenLabel-ML
	18                                 NoXInCase-ML
	19                                 ParamWidthMismatch-ML
	20                                 PragmaComments-ML
	21                                 ReserveName
	22                                 ReserveNameSystemVerilog-ML
	23                                 STARC-2.3.4.3
	24                                 STARC05-1.2.1.2
	25                                 STARC05-1.3.1.3
	26                                 STARC05-1.4.3.2
	27                                 STARC05-1.4.3.4
	28                                 STARC05-2.1.1.2
	29                                 STARC05-2.1.3.1
	30                                 STARC05-2.1.6.5
	31                                 STARC05-2.10.1.4a
	32                                 STARC05-2.10.1.4b
	33                                 STARC05-2.10.2.3
	34                                 STARC05-2.2.3.1
	35                                 STARC05-2.2.3.3
	36                                 STARC05-2.3.1.2c
	37                                 STARC05-2.3.1.5b
	38                                 STARC05-2.3.1.6
	39                                 STARC05-2.3.4.1
	40                                 STARC05-2.3.4.1v
	41                                 STARC05-2.4.1.5
	42                                 STARC05-2.5.1.2
	43                                 STARC05-2.5.1.7
	44                                 STARC05-2.5.1.9
	45                                 STARC05-2.8.1.3
	46                                 STARC05-2.8.1.5
	47                                 STARC05-2.8.5.1
	48                                 STARC05-2.9.1.2a
	49                                 STARC05-2.9.1.2b
	50                                 SameControlNDataNet-ML
	51                                 SetBeforeRead-ML
	52                                 SigAssignZ-ML
	53                                 TristatePort-ML
	54                                 TristateSig-ML
	55                                 UndrivenInTerm-ML
	56                                 UndrivenNet-ML
	57                                 UndrivenOutPort-ML
	58                                 UnrecSynthDir-ML
	59                                 W110
	60                                 W110a
	61                                 W116
	62                                 W122
	63                                 W123
	64                                 W127
	65                                 W156
	66                                 W163
	67                                 W164a
	68                                 W164b
	69                                 W167
	70                                 W188
	71                                 W19
	72                                 W210
	73                                 W215
	74                                 W216
	75                                 W218
	76                                 W238
	77                                 W239
	78                                 W241
	79                                 W245
	80                                 W263
	81                                 W287a
	82                                 W287c
	83                                 W289
	84                                 W292
	85                                 W293
	86                                 W314
	87                                 W316
	88                                 W317
	89                                 W336
	90                                 W337
	91                                 W339a
	92                                 W342
	93                                 W343
	94                                 W352
	95                                 W362
	96                                 W391
	97                                 W392
	98                                 W398
	99                                 W401
	100                                W402b
	101                                W414
	102                                W415
	103                                W416
	104                                W421
	105                                W422
	106                                W423
	107                                W424
	108                                W426
	109                                W438
	110                                W442a
	111                                W442b
	112                                W442c
	113                                W442f
	114                                W443
	115                                W450L
	116                                W464
	117                                W467
	118                                W479
	119                                W480
	120                                W481a
	121                                W481b
	122                                W486
	123                                W494
	124                                W496a
	125                                W496b
	126                                W499
	127                                W505
	128                                W527
	129                                W552
	130                                W553
	131                                W561
	132                                W575
	133                                W66
	134                                W71
	135                                badimplicitSM1
	136                                badimplicitSM2
	137                                badimplicitSM4
	138                                bothedges
	139                                checkPinConnectedToSupply
	140                                infiniteloop
	141                                sim_race07
================================================================================
