<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/GitHub/VHDL_Modules/Design_concepts/FIFO_V2_tbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="fifo_v2_tbench" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="10" />
   <wvobject fp_name="/fifo_v2_tbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd</obj_property>
      <obj_property name="ObjectShortName">rd</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/w_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">w_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">w_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/r_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">r_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_v2_tbench/uut/array_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">array_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">array_reg[3:0]</obj_property>
   </wvobject>
</wave_config>
