{"vcs1":{"timestamp_begin":1679948746.660488146, "rt":0.33, "ut":0.14, "st":0.09}}
{"vcselab":{"timestamp_begin":1679948747.024574617, "rt":0.25, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1679948747.296425913, "rt":0.24, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679948746.428743247}
{"VCS_COMP_START_TIME": 1679948746.428743247}
{"VCS_COMP_END_TIME": 1679948747.576233451}
{"VCS_USER_OPTIONS": "-sverilog -nc hw7prob4.sv library.sv hw7prob4_tests.sve"}
{"vcs1": {"peak_mem": 337504}}
{"stitch_vcselab": {"peak_mem": 222552}}
