// Seed: 1903459055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge -1) if (-1) $display(-1, id_12);
  wire id_15;
  id_16(
      id_5
  );
  always_ff id_11 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    input tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri1 id_9,
    output uwire id_10
);
  always begin : LABEL_0
    begin : LABEL_0
      id_1 <= ~-1;
      id_10 = id_9;
    end
    id_1 <= 1;
  end
  genvar id_12;
  id_13(
      .id_0(1), .id_1(id_12), .id_2(id_10 * id_9)
  );
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_10 = -1;
  wire id_14;
endmodule
