#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 20:33:35 2025
# Process ID: 3755659
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3755728
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.262 ; gain = 239.832 ; free physical = 126891 ; free virtual = 230060
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.443; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.316; parent = 3040.234; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.199 ; gain = 326.770 ; free physical = 126876 ; free virtual = 230046
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.443; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.285; parent = 3124.203; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.012 ; gain = 344.582 ; free physical = 126877 ; free virtual = 230047
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.443; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.098; parent = 3142.016; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.012 ; gain = 344.582 ; free physical = 126877 ; free virtual = 230047
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.443; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.098; parent = 3142.016; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3142.012 ; gain = 0.000 ; free physical = 126879 ; free virtual = 230049
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.730 ; gain = 0.000 ; free physical = 126902 ; free virtual = 230072
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3308.730 ; gain = 0.000 ; free physical = 126910 ; free virtual = 230080
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.730 ; gain = 511.301 ; free physical = 126933 ; free virtual = 230103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.495; parent = 2390.373; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.801; parent = 3276.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.730 ; gain = 511.301 ; free physical = 126933 ; free virtual = 230103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.495; parent = 2390.373; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.801; parent = 3276.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.730 ; gain = 511.301 ; free physical = 126934 ; free virtual = 230104
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.495; parent = 2390.373; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.801; parent = 3276.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3308.730 ; gain = 511.301 ; free physical = 126952 ; free virtual = 230123
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.495; parent = 2390.373; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.801; parent = 3276.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 149   
+---Registers : 
	               26 Bit    Registers := 153   
	               18 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 3308.730 ; gain = 511.301 ; free physical = 127093 ; free virtual = 230278
Synthesis current peak Physical Memory [PSS] (MB): peak = 2711.979; parent = 2457.889; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.801; parent = 3276.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 3729.996 ; gain = 932.566 ; free physical = 126574 ; free virtual = 229759
Synthesis current peak Physical Memory [PSS] (MB): peak = 3267.886; parent = 3013.795; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.082; parent = 3730.000; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 3774.566 ; gain = 977.137 ; free physical = 126531 ; free virtual = 229716
Synthesis current peak Physical Memory [PSS] (MB): peak = 3304.706; parent = 3050.615; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4747.652; parent = 3774.570; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126155 ; free virtual = 229340
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:11 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126188 ; free virtual = 229373
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:11 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126188 ; free virtual = 229373
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126207 ; free virtual = 229392
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126207 ; free virtual = 229392
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126208 ; free virtual = 229394
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126209 ; free virtual = 229394
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1799|
|3     |LUT2   |  6573|
|4     |LUT4   |  3600|
|5     |LUT5   |  2700|
|6     |LUT6   |  8700|
|7     |FDRE   |  5771|
|8     |IBUF   |  5103|
|9     |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4530.496 ; gain = 1733.066 ; free physical = 126209 ; free virtual = 229394
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.308; parent = 3084.217; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5503.582; parent = 4530.500; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4530.496 ; gain = 1566.348 ; free physical = 126247 ; free virtual = 229432
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 4530.504 ; gain = 1733.066 ; free physical = 126247 ; free virtual = 229432
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4530.504 ; gain = 0.000 ; free physical = 126341 ; free virtual = 229526
INFO: [Netlist 29-17] Analyzing 6903 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4530.504 ; gain = 0.000 ; free physical = 126257 ; free virtual = 229442
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5104 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5103 instances

Synth Design complete, checksum: c895c559
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 4530.504 ; gain = 2825.895 ; free physical = 126443 ; free virtual = 229628
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4569.539 ; gain = 39.035 ; free physical = 125900 ; free virtual = 229085
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:35:25 2025...
