strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2b60d96bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'data', 'amount', 'out_reg', 'out']"];
	"11:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b60d8ee90>",
		fillcolor=firebrick,
		label="11:NS
out <= (load == 1)? out_reg(data) : (out_reg(out) << amount) | (out_reg(out) >> 7 - amount);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b60d8ee90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"10:AL" -> "11:NS"	[cond="[]",
		lineno=None];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"11:NS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"Leaf_10:AL" -> "10:AL";
}
