

================================================================
== Vitis HLS Report for 'expand_seed_Pipeline_PROCESS_CHUNKS'
================================================================
* Date:           Mon Nov 17 18:41:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.552 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      183|      183|  0.915 us|  0.915 us|  159|  159|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROCESS_CHUNKS  |      181|      181|        25|          1|          1|   158|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [vole.cpp:24]   --->   Operation 28 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i128 %iv_val, i1 1, void @p_str"   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_0, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_1, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_2, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_3, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sd_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %sd_load_3"   --->   Operation 34 'read' 'sd_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sd_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %sd_load_2"   --->   Operation 35 'read' 'sd_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sd_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %sd_load_1"   --->   Operation 36 'read' 'sd_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sd_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %sd_load"   --->   Operation 37 'read' 'sd_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%iv_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %iv_val"   --->   Operation 38 'read' 'iv_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln24 = store i8 0, i8 %s" [vole.cpp:24]   --->   Operation 39 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_2"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%s_2 = load i8 %s" [vole.cpp:24]   --->   Operation 41 'load' 's_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%icmp_ln24 = icmp_eq  i8 %s_2, i8 158" [vole.cpp:24]   --->   Operation 42 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.70ns)   --->   "%s_3 = add i8 %s_2, i8 1" [vole.cpp:24]   --->   Operation 43 'add' 's_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %VITIS_LOOP_26_2.split, void %for.inc27.exitStub" [vole.cpp:24]   --->   Operation 44 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %s_2, i1 0" [vole.cpp:24]   --->   Operation 45 'bitconcatenate' 'mul' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv3_i12_i_i1 = zext i9 %mul" [vole.cpp:24]   --->   Operation 46 'zext' 'conv3_i12_i_i1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.49ns)   --->   "%cur_iv = add i128 %conv3_i12_i_i1, i128 %iv_val_read" [vole.cpp:24]   --->   Operation 47 'add' 'cur_iv' <Predicate = (!icmp_ln24)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [25/25] (2.66ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 48 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 49 [25/25] (2.66ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 49 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 50 [25/25] (2.66ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 50 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 51 [25/25] (2.66ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 51 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 2.66> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln24 = store i8 %s_3, i8 %s" [vole.cpp:24]   --->   Operation 52 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 53 [24/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 53 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 54 [24/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 54 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 55 [24/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 55 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 56 [24/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 56 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 57 [23/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 57 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 58 [23/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 58 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 59 [23/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 59 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 60 [23/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 60 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 61 [22/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 61 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 62 [22/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 62 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 63 [22/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 63 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 64 [22/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 64 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 65 [21/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 65 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 66 [21/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 66 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 67 [21/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 67 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 68 [21/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 68 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 69 [20/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 69 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 70 [20/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 70 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 71 [20/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 71 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 72 [20/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 72 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 73 [19/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 73 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 74 [19/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 74 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 75 [19/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 75 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 76 [19/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 76 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.29>
ST_8 : Operation 77 [18/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 77 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 78 [18/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 78 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 79 [18/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 79 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 80 [18/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 80 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 81 [17/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 81 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 82 [17/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 82 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 83 [17/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 83 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 84 [17/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 84 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 85 [16/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 85 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 86 [16/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 86 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 87 [16/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 87 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 88 [16/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 88 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.29>
ST_11 : Operation 89 [15/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 89 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 90 [15/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 90 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 91 [15/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 91 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 92 [15/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 92 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 93 [14/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 93 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 94 [14/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 94 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 95 [14/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 95 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 96 [14/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 96 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 97 [13/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 97 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 98 [13/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 98 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 99 [13/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 99 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 100 [13/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 100 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 101 [12/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 101 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 102 [12/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 102 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 103 [12/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 103 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 104 [12/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 104 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 105 [11/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 105 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 106 [11/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 106 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 107 [11/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 107 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 108 [11/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 108 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 109 [10/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 109 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 110 [10/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 110 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 111 [10/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 111 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 112 [10/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 112 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 113 [9/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 113 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 114 [9/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 114 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 115 [9/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 115 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 116 [9/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 116 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 117 [8/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 117 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 118 [8/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 118 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 119 [8/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 119 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 120 [8/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 120 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 3.29>
ST_19 : Operation 121 [7/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 121 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 122 [7/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 122 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 123 [7/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 123 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 124 [7/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 124 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 3.29>
ST_20 : Operation 125 [6/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 125 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 126 [6/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 126 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 127 [6/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 127 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 128 [6/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 128 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 3.29>
ST_21 : Operation 129 [5/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 129 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 130 [5/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 130 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 131 [5/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 131 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 132 [5/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 132 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 3.29>
ST_22 : Operation 133 [4/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 133 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 134 [4/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 134 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 135 [4/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 135 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 136 [4/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 136 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 3.29>
ST_23 : Operation 137 [3/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 137 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 138 [3/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 138 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 139 [3/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 139 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 140 [3/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 140 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 3.29>
ST_24 : Operation 141 [2/25] (3.29ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 141 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 142 [2/25] (3.29ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 142 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 143 [2/25] (3.29ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 143 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 144 [2/25] (3.29ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 144 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 169 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 169 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.38>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [vole.cpp:25]   --->   Operation 145 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 158, i64 158, i64 158" [vole.cpp:24]   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [vole.cpp:24]   --->   Operation 147 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/25] (1.47ns)   --->   "%PRG_1_ret1 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 148 'call' 'PRG_1_ret1' <Predicate = (!icmp_ln24)> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%r0 = extractvalue i256 %PRG_1_ret1" [vole.cpp:29]   --->   Operation 149 'extractvalue' 'r0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%r1 = extractvalue i256 %PRG_1_ret1" [vole.cpp:29]   --->   Operation 150 'extractvalue' 'r1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%r = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %r1, i128 %r0" [vole.cpp:32]   --->   Operation 151 'bitconcatenate' 'r' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %r_strm_0, i256 %r" [vole.cpp:33]   --->   Operation 152 'write' 'write_ln33' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 153 [1/25] (1.47ns)   --->   "%PRG_1_ret2 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_1_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 153 'call' 'PRG_1_ret2' <Predicate = (!icmp_ln24)> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%r0_1 = extractvalue i256 %PRG_1_ret2" [vole.cpp:29]   --->   Operation 154 'extractvalue' 'r0_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%r1_1 = extractvalue i256 %PRG_1_ret2" [vole.cpp:29]   --->   Operation 155 'extractvalue' 'r1_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%r_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %r1_1, i128 %r0_1" [vole.cpp:32]   --->   Operation 156 'bitconcatenate' 'r_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %r_strm_1, i256 %r_1" [vole.cpp:33]   --->   Operation 157 'write' 'write_ln33' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 158 [1/25] (1.47ns)   --->   "%PRG_1_ret3 = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_2_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 158 'call' 'PRG_1_ret3' <Predicate = (!icmp_ln24)> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%r0_2 = extractvalue i256 %PRG_1_ret3" [vole.cpp:29]   --->   Operation 159 'extractvalue' 'r0_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%r1_2 = extractvalue i256 %PRG_1_ret3" [vole.cpp:29]   --->   Operation 160 'extractvalue' 'r1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%r_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %r1_2, i128 %r0_2" [vole.cpp:32]   --->   Operation 161 'bitconcatenate' 'r_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %r_strm_2, i256 %r_2" [vole.cpp:33]   --->   Operation 162 'write' 'write_ln33' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 163 [1/25] (1.47ns)   --->   "%PRG_1_ret = call i256 @PRG.1, i128 %cur_iv, i128 %sd_load_3_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [vole.cpp:29]   --->   Operation 163 'call' 'PRG_1_ret' <Predicate = (!icmp_ln24)> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%r0_3 = extractvalue i256 %PRG_1_ret" [vole.cpp:29]   --->   Operation 164 'extractvalue' 'r0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%r1_3 = extractvalue i256 %PRG_1_ret" [vole.cpp:29]   --->   Operation 165 'extractvalue' 'r1_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%r_3 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %r1_3, i128 %r0_3" [vole.cpp:32]   --->   Operation 166 'bitconcatenate' 'r_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %r_strm_3, i256 %r_3" [vole.cpp:33]   --->   Operation 167 'write' 'write_ln33' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln24 = br void %VITIS_LOOP_26_2" [vole.cpp:24]   --->   Operation 168 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 4.552ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln24', vole.cpp:24) of constant 0 on local variable 's', vole.cpp:24 [23]  (0.387 ns)
	'load' operation 8 bit ('s', vole.cpp:24) on local variable 's', vole.cpp:24 [26]  (0.000 ns)
	'add' operation 128 bit ('cur_iv', vole.cpp:24) [36]  (1.497 ns)
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (2.668 ns)

 <State 2>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 3>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 4>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 5>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 6>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 7>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 8>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 9>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 10>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 11>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 12>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 13>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 14>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 15>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 16>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 17>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 18>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 19>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 20>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 21>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 22>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 23>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 24>: 3.290ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (3.290 ns)

 <State 25>: 2.899ns
The critical path consists of the following:
	'call' operation 256 bit ('PRG_1_ret1', vole.cpp:29) to 'PRG.1' [37]  (1.471 ns)
	fifo write operation ('write_ln33', vole.cpp:33) on port 'r_strm_0' (vole.cpp:33) [41]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
