\hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type}{}\section{P\+O\+R\+T\+\_\+\+W\+R\+C\+O\+N\+F\+I\+G\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type}\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}


{\ttfamily \#include $<$port.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_acf876a6b0a4ceb32b439841a8bd8ff29}{PINMASK}}:16\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8c649b1ea9b173be8b6fe9e51734daa4}{PMUXEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3516b2f8e268452b7fddc9107add8557}{INEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a59fe7ef5d3f01c8e1e3962995fbfb079}{PULLEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8664896730daa312c026941e254520ab}{DRVSTR}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ab7769f135b4211c9d60d712906de29ef}{PMUX}}:4\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_add0323fb7417989d39b1c4b3663432e3}{WRPMUX}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a144bb2f9270e88855d1b2ea3eba00aa2}{WRPINCFG}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_af3b0d2b6ba6cb9b0f48b6d83bfa6e98c}{HWSEL}}:1\\
\} \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9212d360693ea3849e08c2b8590c2237}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 19..21 Reserved \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 23 Reserved \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 29 Reserved \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9212d360693ea3849e08c2b8590c2237}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9212d360693ea3849e08c2b8590c2237}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8664896730daa312c026941e254520ab}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8664896730daa312c026941e254520ab}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!DRVSTR@{DRVSTR}}
\index{DRVSTR@{DRVSTR}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{DRVSTR}{DRVSTR}}
{\footnotesize\ttfamily uint32\+\_\+t D\+R\+V\+S\+TR}

bit\+: 22 Output Driver Strength Selection \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_af3b0d2b6ba6cb9b0f48b6d83bfa6e98c}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_af3b0d2b6ba6cb9b0f48b6d83bfa6e98c}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!HWSEL@{HWSEL}}
\index{HWSEL@{HWSEL}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{HWSEL}{HWSEL}}
{\footnotesize\ttfamily uint32\+\_\+t H\+W\+S\+EL}

bit\+: 31 Half-\/\+Word Select \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3516b2f8e268452b7fddc9107add8557}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3516b2f8e268452b7fddc9107add8557}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!INEN@{INEN}}
\index{INEN@{INEN}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{INEN}{INEN}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+EN}

bit\+: 17 Input Enable \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_acf876a6b0a4ceb32b439841a8bd8ff29}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_acf876a6b0a4ceb32b439841a8bd8ff29}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PINMASK@{PINMASK}}
\index{PINMASK@{PINMASK}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{PINMASK}{PINMASK}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+N\+M\+A\+SK}

bit\+: 0..15 Pin Mask for Multiple Pin Configuration \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ab7769f135b4211c9d60d712906de29ef}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ab7769f135b4211c9d60d712906de29ef}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PMUX@{PMUX}}
\index{PMUX@{PMUX}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{PMUX}{PMUX}}
{\footnotesize\ttfamily uint32\+\_\+t P\+M\+UX}

bit\+: 24..27 Peripheral Multiplexing \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8c649b1ea9b173be8b6fe9e51734daa4}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8c649b1ea9b173be8b6fe9e51734daa4}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PMUXEN@{PMUXEN}}
\index{PMUXEN@{PMUXEN}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{PMUXEN}{PMUXEN}}
{\footnotesize\ttfamily uint32\+\_\+t P\+M\+U\+X\+EN}

bit\+: 16 Peripheral Multiplexer Enable \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a59fe7ef5d3f01c8e1e3962995fbfb079}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a59fe7ef5d3f01c8e1e3962995fbfb079}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PULLEN@{PULLEN}}
\index{PULLEN@{PULLEN}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{PULLEN}{PULLEN}}
{\footnotesize\ttfamily uint32\+\_\+t P\+U\+L\+L\+EN}

bit\+: 18 Pull Enable \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a6b91636401516a477989a336376d7b40}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a6b91636401516a477989a336376d7b40}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a144bb2f9270e88855d1b2ea3eba00aa2}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a144bb2f9270e88855d1b2ea3eba00aa2}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!WRPINCFG@{WRPINCFG}}
\index{WRPINCFG@{WRPINCFG}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{WRPINCFG}{WRPINCFG}}
{\footnotesize\ttfamily uint32\+\_\+t W\+R\+P\+I\+N\+C\+FG}

bit\+: 30 Write P\+I\+N\+C\+FG \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_add0323fb7417989d39b1c4b3663432e3}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_add0323fb7417989d39b1c4b3663432e3}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!WRPMUX@{WRPMUX}}
\index{WRPMUX@{WRPMUX}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\subsubsection{\texorpdfstring{WRPMUX}{WRPMUX}}
{\footnotesize\ttfamily uint32\+\_\+t W\+R\+P\+M\+UX}

bit\+: 28 Write P\+M\+UX 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
