
*** Running vivado
    with args -log BRAM_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BRAM_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BRAM_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 312.234 ; gain = 99.871
INFO: [Synth 8-638] synthesizing module 'BRAM_1' [d:/Vivado_Labs/User_Demo/src/ip/BRAM_1/synth/BRAM_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'BRAM_1' (11#1) [d:/Vivado_Labs/User_Demo/src/ip/BRAM_1/synth/BRAM_1.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 513.277 ; gain = 300.914
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 513.277 ; gain = 300.914
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 681.148 ; gain = 0.027
Finished Constraint Validation : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:41 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |     3|
|3     |LUT5       |    32|
|4     |LUT6       |    81|
|5     |MUXF7      |    36|
|6     |RAMB36E1   |    32|
|7     |RAMB36E1_1 |     6|
|8     |RAMB36E1_2 |     6|
|9     |FDRE       |     5|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 681.148 ; gain = 468.785
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 681.148 ; gain = 450.066
