<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="YOLO2_FPGA" language="c" vlnv="xilinx.com:hls:YOLO2_FPGA:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_DATA_BUS1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_BUS2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_BUS3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_BUS4" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_BUS5" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="Input_r" addressQualifier="1" id="0" port="M_AXI_DATA_BUS1" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Input1" addressQualifier="1" id="1" port="M_AXI_DATA_BUS2" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Input2" addressQualifier="1" id="2" port="M_AXI_DATA_BUS3" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Input3" addressQualifier="1" id="3" port="M_AXI_DATA_BUS4" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Output_r" addressQualifier="1" id="4" port="M_AXI_DATA_BUS1" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Output1" addressQualifier="1" id="5" port="M_AXI_DATA_BUS2" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Weight" addressQualifier="1" id="6" port="M_AXI_DATA_BUS5" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="Beta" addressQualifier="1" id="7" port="M_AXI_DATA_BUS5" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="InFM_num" addressQualifier="0" id="8" port="S_AXI_CTRL_BUS" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="OutFM_num" addressQualifier="0" id="9" port="S_AXI_CTRL_BUS" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="Kernel_size" addressQualifier="0" id="10" port="S_AXI_CTRL_BUS" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="Kernel_stride" addressQualifier="0" id="11" port="S_AXI_CTRL_BUS" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="Input_w" addressQualifier="0" id="12" port="S_AXI_CTRL_BUS" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="Input_h" addressQualifier="0" id="13" port="S_AXI_CTRL_BUS" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="output_w" addressQualifier="0" id="14" port="S_AXI_CTRL_BUS" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="output_h" addressQualifier="0" id="15" port="S_AXI_CTRL_BUS" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="Padding" addressQualifier="0" id="16" port="S_AXI_CTRL_BUS" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="IsNL" addressQualifier="0" id="17" port="S_AXI_CTRL_BUS" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="IsBN" addressQualifier="0" id="18" port="S_AXI_CTRL_BUS" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="TM" addressQualifier="0" id="19" port="S_AXI_CTRL_BUS" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="TN" addressQualifier="0" id="20" port="S_AXI_CTRL_BUS" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="TR" addressQualifier="0" id="21" port="S_AXI_CTRL_BUS" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="TC" addressQualifier="0" id="22" port="S_AXI_CTRL_BUS" size="0x4" offset="0xC0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="mLoops" addressQualifier="0" id="23" port="S_AXI_CTRL_BUS" size="0x4" offset="0xC8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="nLoops" addressQualifier="0" id="24" port="S_AXI_CTRL_BUS" size="0x4" offset="0xD0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="rLoops" addressQualifier="0" id="25" port="S_AXI_CTRL_BUS" size="0x4" offset="0xD8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="cLoops" addressQualifier="0" id="26" port="S_AXI_CTRL_BUS" size="0x4" offset="0xE0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="LayerType" addressQualifier="0" id="27" port="S_AXI_CTRL_BUS" size="0x4" offset="0xE8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="InputQ" addressQualifier="0" id="28" port="S_AXI_CTRL_BUS" size="0x4" offset="0xF0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="OutputQ" addressQualifier="0" id="29" port="S_AXI_CTRL_BUS" size="0x4" offset="0xF8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="WeightQ" addressQualifier="0" id="30" port="S_AXI_CTRL_BUS" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="BetaQ" addressQualifier="0" id="31" port="S_AXI_CTRL_BUS" size="0x4" offset="0x108" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="trow_loops" addressQualifier="0" id="32" port="S_AXI_CTRL_BUS" size="0x4" offset="0x110" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
