Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Mar 26 22:27:26 2016
| Host         : Tianhe_Yu running 64-bit major release  (build 9200)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 705

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#2 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#3 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#4 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#5 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#6 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#7 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#8 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#9 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#10 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#11 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#12 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#13 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#14 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#15 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#16 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#17 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#18 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#19 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#20 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#21 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#22 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#23 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#24 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#25 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#26 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#27 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#28 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#29 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#30 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#31 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#32 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#33 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#34 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#35 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#36 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#37 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#38 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#39 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#40 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#41 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#42 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#43 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#44 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#45 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#46 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#47 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#48 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#49 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#50 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#51 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#52 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#53 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#54 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#55 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#56 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#57 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#58 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#59 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#60 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#61 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#62 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#63 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#64 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#65 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#66 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#67 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#68 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#69 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#70 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#71 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#72 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#73 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#74 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#75 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#76 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#77 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#78 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#79 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#80 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#81 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#82 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#83 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#84 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#85 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#86 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#87 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#88 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#89 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#90 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#91 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#92 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#93 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#94 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#95 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#96 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#97 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#98 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#99 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#100 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#101 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#102 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#103 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#104 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#105 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#106 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#107 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#108 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#109 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#110 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#111 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#112 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#113 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#114 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#115 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#116 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#117 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#118 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#119 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#120 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#121 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#122 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#123 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#124 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#125 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#126 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#127 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#128 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#129 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#130 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#131 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#132 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#133 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#134 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#135 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#136 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#137 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#138 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#139 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#140 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#141 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#142 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#143 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#144 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#145 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#146 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#147 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#148 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#149 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#150 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#151 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#152 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#153 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#154 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#155 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#156 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#157 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#158 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#159 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#160 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#161 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#162 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#163 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#164 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#165 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#166 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#167 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#168 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#169 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#170 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#171 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#172 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#173 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#174 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#175 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#176 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#177 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#178 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#179 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#180 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#181 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#182 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#183 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#184 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#185 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#186 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#187 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#188 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#189 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#190 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#191 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#192 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#193 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#194 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#195 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#196 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#197 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#198 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#199 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#200 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#201 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#202 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#203 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#204 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#205 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#206 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#207 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#208 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#209 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#210 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#211 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#212 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#213 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#214 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#215 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#216 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#217 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#218 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#219 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#220 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#221 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#222 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#223 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#224 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#225 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#226 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#227 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#228 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#229 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#230 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#231 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#232 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#233 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#234 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#235 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#236 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#237 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#238 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#239 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#240 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#241 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#242 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#243 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#244 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#245 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#246 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#247 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#248 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#249 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#250 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#251 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#252 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#253 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#254 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#255 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#256 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#257 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#258 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#259 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#260 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#261 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#262 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#263 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#264 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#265 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#266 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#267 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#268 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#269 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#270 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#271 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#272 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#273 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#274 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#275 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#276 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#277 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#278 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#279 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#280 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#281 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#282 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#283 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#284 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#285 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#286 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#287 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#288 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#289 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#290 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#291 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#292 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#293 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#294 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#295 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#296 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#297 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#298 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#299 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#300 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#301 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#302 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#303 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#304 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#305 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#306 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#307 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#308 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#309 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#310 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#311 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#312 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#313 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#314 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#315 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#316 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#317 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#318 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#319 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#320 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#321 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#322 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#323 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#324 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#325 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#326 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#327 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#328 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#329 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#330 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#331 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#332 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#333 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#334 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#335 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#336 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#337 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#338 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#339 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#340 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#341 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#342 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#343 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#344 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#345 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#346 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#347 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#348 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#349 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#350 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#351 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#352 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#353 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#354 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#355 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#356 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#357 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#358 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#359 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#360 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#361 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#362 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#363 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#364 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#365 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#366 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#367 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#368 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#369 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#370 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#371 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#372 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#373 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#374 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#375 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#376 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#377 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#378 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#379 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#380 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#381 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#382 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#383 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#384 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#385 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#386 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#387 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#388 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#389 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#390 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#391 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#392 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#393 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#394 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#395 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#396 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#397 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#398 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#399 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#400 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#401 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#402 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#403 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#404 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#405 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#406 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#407 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#408 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#409 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#410 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#411 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#412 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#413 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#414 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#415 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#416 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#417 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#418 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#419 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#420 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#421 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#422 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#423 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#424 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#425 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#426 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#427 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#428 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#429 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#430 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#431 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#432 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#433 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#434 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#435 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#436 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#437 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#438 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#439 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#440 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#441 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#442 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#443 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#444 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#445 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#446 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#447 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#448 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#449 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#450 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#451 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#452 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#453 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#454 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#455 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#456 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#457 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#458 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#459 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#460 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#461 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#462 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#463 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#464 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#465 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#466 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#467 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#468 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#469 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#470 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#471 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#472 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#473 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#474 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#475 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#476 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#477 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#478 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#479 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#480 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#481 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#482 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#483 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#484 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#485 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#486 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#487 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#488 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#489 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#490 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#491 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#492 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#493 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#494 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#495 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#496 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#497 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#498 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#499 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#500 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#501 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#502 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#503 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#504 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#505 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#506 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#507 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#508 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#509 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#510 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#511 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#512 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#513 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#514 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#515 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#516 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#517 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#518 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#519 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#520 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#521 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#522 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#523 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#524 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#525 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#526 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#527 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#528 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#529 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#530 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#531 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#532 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#533 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#534 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#535 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#536 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#537 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#538 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#539 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#540 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#541 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#542 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#543 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#544 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#545 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#546 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#547 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#548 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#549 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#550 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#551 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#552 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#553 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#554 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#555 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#556 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#557 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#558 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#559 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#560 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#561 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#562 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#563 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#564 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#565 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#566 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#567 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#568 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#569 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#570 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#571 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#572 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#573 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#574 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#575 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#576 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#577 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#578 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#579 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#580 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#581 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#582 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#583 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#584 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#585 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#586 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#587 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#588 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#589 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#590 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#591 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#592 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#593 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#594 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#595 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#596 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#597 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#598 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#599 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#600 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#601 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#602 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#603 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#604 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#605 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#606 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#607 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#608 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#609 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#610 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#611 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#612 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#613 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#614 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#615 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#616 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#617 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#618 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#619 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#620 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#621 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#622 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#623 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#624 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#625 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#626 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#627 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#628 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#629 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#630 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#631 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#632 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#633 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#634 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#635 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#636 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#637 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#638 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#639 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#640 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#641 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#642 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#643 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#644 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#645 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#646 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#647 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#648 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#649 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#650 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#651 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#652 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#653 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#654 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#655 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#656 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#657 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#658 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#659 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#660 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#661 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#662 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#663 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#664 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#665 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#666 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#667 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#668 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#669 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#670 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#671 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#672 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#673 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#674 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#675 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#676 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/invert_lut.
Related violations: <none>

LUTLP-1#677 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro/invert_lut.
Related violations: <none>

LUTLP-1#678 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro/invert_lut.
Related violations: <none>

LUTLP-1#679 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro/invert_lut.
Related violations: <none>

LUTLP-1#680 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro/invert_lut.
Related violations: <none>

LUTLP-1#681 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro/invert_lut.
Related violations: <none>

LUTLP-1#682 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro/invert_lut.
Related violations: <none>

LUTLP-1#683 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro/invert_lut.
Related violations: <none>

LUTLP-1#684 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro/invert_lut.
Related violations: <none>

LUTLP-1#685 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro/invert_lut.
Related violations: <none>

LUTLP-1#686 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro/invert_lut.
Related violations: <none>

LUTLP-1#687 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro/invert_lut.
Related violations: <none>

LUTLP-1#688 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro/invert_lut.
Related violations: <none>

LUTLP-1#689 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro/invert_lut.
Related violations: <none>

LUTLP-1#690 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro/invert_lut.
Related violations: <none>

LUTLP-1#691 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro/invert_lut.
Related violations: <none>

LUTLP-1#692 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro/invert_lut.
Related violations: <none>

LUTLP-1#693 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro/invert_lut.
Related violations: <none>

LUTLP-1#694 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro/invert_lut.
Related violations: <none>

LUTLP-1#695 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro/invert_lut.
Related violations: <none>

LUTLP-1#696 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro/invert_lut.
Related violations: <none>

LUTLP-1#697 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro/invert_lut.
Related violations: <none>

LUTLP-1#698 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro/invert_lut.
Related violations: <none>

LUTLP-1#699 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro/invert_lut.
Related violations: <none>

LUTLP-1#700 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro/invert_lut.
Related violations: <none>

LUTLP-1#701 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro/invert_lut.
Related violations: <none>

LUTLP-1#702 Critical Warning
Combinatorial Loop  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro/invert_lut.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/circuit_output is a gated clock net sourced by a combinational pin design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/circuit_output_INST_0/O, cell design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/circuit_output_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/circuit_output_INST_0 is driving clock pin of 32 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[0] {FDCE}
    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[10] {FDCE}
    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[11] {FDCE}
    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[12] {FDCE}
    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[13] {FDCE}

Related violations: <none>


