
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2021.2/data/ip'.
WARNING: [filemgmt 56-12] File '/home/fae/mbzuart_v21p2/export/sw_custom.elf' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Project 1-1697] Successfully associated ELF file /home/fae/mbzuart_v21p2/export/sw_custom.elf to BD top and cell microblaze_0.
Command: synth_design -top top_wrapper -part xcvu19p-fsva3824-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-86] Your Synthesis license expires in 0 day(s)
INFO: [Device 21-403] Loading part xcvu19p-fsva3824-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 332064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3392.031 ; gain = 297.797 ; free physical = 496828 ; free virtual = 510718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/sources_1/imports/top_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/sources_1/imports/top_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:657]
INFO: [Synth 8-6157] synthesizing module 'top_axi_uartlite_0_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_uartlite_0_0' (1#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'top_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:768]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'top_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:768]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_1_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_1_0' (2#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_mdm_1_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_mdm_1_0' (3#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt' of module 'top_mdm_1_0' is unconnected for instance 'mdm_1' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:796]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'top_mdm_1_0' has 30 connections declared, but only 29 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:796]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_0' (4#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:828]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'top_microblaze_0_0' has 52 connections declared, but only 51 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:828]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_axi_periph_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:976]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_FAIRLI' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_FAIRLI' (5#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1T2T38Z' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1T2T38Z' (6#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17UPS7G' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:510]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17UPS7G' (7#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:510]
INFO: [Synth 8-6157] synthesizing module 'top_xbar_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_xbar_0' (8#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_xbar_0' is unconnected for instance 'xbar' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:1397]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_xbar_0' is unconnected for instance 'xbar' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:1397]
WARNING: [Synth 8-7023] instance 'xbar' of module 'top_xbar_0' has 40 connections declared, but only 38 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:1397]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_axi_periph_0' (9#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:976]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1PW29UC' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:276]
INFO: [Synth 8-6157] synthesizing module 'top_dlmb_bram_if_cntlr_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dlmb_bram_if_cntlr_0' (10#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_dlmb_v10_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dlmb_v10_0' (11#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'top_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:422]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'top_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:422]
INFO: [Synth 8-6157] synthesizing module 'top_ilmb_bram_if_cntlr_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ilmb_bram_if_cntlr_0' (12#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_ilmb_v10_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ilmb_v10_0' (13#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'top_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:468]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'top_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:468]
INFO: [Synth 8-6157] synthesizing module 'top_lmb_bram_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_lmb_bram_0' (14#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:493]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:493]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'top_lmb_bram_0' has 16 connections declared, but only 14 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:493]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1PW29UC' (15#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:276]
INFO: [Synth 8-6157] synthesizing module 'top_rst_clk_wiz_1_100M_0' [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_rst_clk_wiz_1_100M_0' (16#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/.Xil/Vivado-332057-eda/realtime/top_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:964]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'top_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:964]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/synth/top.v:657]
WARNING: [Synth 8-7071] port 'uart_rtl_0_rxd' of module 'top' is unconnected for instance 'top_i' [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/sources_1/imports/top_wrapper.v:24]
WARNING: [Synth 8-7071] port 'uart_rtl_0_txd' of module 'top' is unconnected for instance 'top_i' [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/sources_1/imports/top_wrapper.v:24]
WARNING: [Synth 8-7023] instance 'top_i' of module 'top' has 5 connections declared, but only 3 given [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/sources_1/imports/top_wrapper.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (18#1) [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/sources_1/imports/top_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_17UPS7G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_17UPS7G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_17UPS7G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_17UPS7G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1T2T38Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1T2T38Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1T2T38Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1T2T38Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_FAIRLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_FAIRLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_FAIRLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_FAIRLI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3442.969 ; gain = 348.734 ; free physical = 496773 ; free virtual = 510664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3460.781 ; gain = 366.547 ; free physical = 496770 ; free virtual = 510660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3460.781 ; gain = 366.547 ; free physical = 496770 ; free virtual = 510660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3460.781 ; gain = 0.000 ; free physical = 497026 ; free virtual = 510916
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0/top_lmb_bram_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0/top_lmb_bram_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc] for cell 'top_i/clk_wiz_1'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc] for cell 'top_i/clk_wiz_1'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0/top_mdm_1_0_in_context.xdc] for cell 'top_i/mdm_1'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0/top_mdm_1_0_in_context.xdc] for cell 'top_i/mdm_1'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_microblaze_0_0/top_microblaze_0_0/top_microblaze_0_0_in_context.xdc] for cell 'top_i/microblaze_0'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_microblaze_0_0/top_microblaze_0_0/top_microblaze_0_0_in_context.xdc] for cell 'top_i/microblaze_0'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0/top_xbar_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0/top_xbar_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0/top_axi_uartlite_0_0_in_context.xdc] for cell 'top_i/axi_uartlite_0'
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0/top_axi_uartlite_0_0_in_context.xdc] for cell 'top_i/axi_uartlite_0'
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fae/mbzuart_v21p2/vivado/hw/hw.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3632.438 ; gain = 0.000 ; free physical = 497537 ; free virtual = 511428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3632.438 ; gain = 0.000 ; free physical = 497537 ; free virtual = 511428
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3632.438 ; gain = 538.203 ; free physical = 497678 ; free virtual = 511569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu19p-fsva3824-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3632.438 ; gain = 538.203 ; free physical = 497678 ; free virtual = 511569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_clk_n. (constraint file  /home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_clk_n. (constraint file  /home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_clk_p. (constraint file  /home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_clk_p. (constraint file  /home/fae/mbzuart_v21p2/vivado/hw/hw.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3632.438 ; gain = 538.203 ; free physical = 497678 ; free virtual = 511569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3632.438 ; gain = 538.203 ; free physical = 497681 ; free virtual = 511572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3840 (col length:120)
BRAMs: 4320 (col length: RAMB18 480 RAMB36 240)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module top_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module top_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module top_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module top_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module top_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module top_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3632.438 ; gain = 538.203 ; free physical = 497671 ; free virtual = 511566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3820.891 ; gain = 726.656 ; free physical = 497243 ; free virtual = 511138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3820.891 ; gain = 726.656 ; free physical = 497243 ; free virtual = 511138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3840.930 ; gain = 746.695 ; free physical = 497238 ; free virtual = 511133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin top_i:uart_rtl_0_rxd to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |top_xbar_0               |         1|
|2     |top_axi_uartlite_0_0     |         1|
|3     |top_clk_wiz_1_0          |         1|
|4     |top_mdm_1_0              |         1|
|5     |top_microblaze_0_0       |         1|
|6     |top_rst_clk_wiz_1_100M_0 |         1|
|7     |top_dlmb_bram_if_cntlr_0 |         1|
|8     |top_dlmb_v10_0           |         1|
|9     |top_ilmb_bram_if_cntlr_0 |         1|
|10    |top_ilmb_v10_0           |         1|
|11    |top_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |top_axi_uartlite_0     |     1|
|2     |top_clk_wiz_1          |     1|
|3     |top_dlmb_bram_if_cntlr |     1|
|4     |top_dlmb_v10           |     1|
|5     |top_ilmb_bram_if_cntlr |     1|
|6     |top_ilmb_v10           |     1|
|7     |top_lmb_bram           |     1|
|8     |top_mdm_1              |     1|
|9     |top_microblaze_0       |     1|
|10    |top_rst_clk_wiz_1_100M |     1|
|11    |top_xbar               |     1|
|12    |IBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.867 ; gain = 752.633 ; free physical = 497239 ; free virtual = 511134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3846.867 ; gain = 580.977 ; free physical = 497255 ; free virtual = 511150
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.875 ; gain = 752.633 ; free physical = 497255 ; free virtual = 511150
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3855.773 ; gain = 0.000 ; free physical = 497346 ; free virtual = 511241
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.641 ; gain = 0.000 ; free physical = 497208 ; free virtual = 511103
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: ad6f7bab
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4006.641 ; gain = 1247.910 ; free physical = 497394 ; free virtual = 511289
INFO: [Common 17-1381] The checkpoint '/home/fae/mbzuart_v21p2/vivado/hw/hw.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 17:44:40 2023...
