verilog generic_baseblocks_v2_1_0 --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/ec67/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/8713/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/70cf/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0" \
"../../../../resizer.srcs/sources_1/bd/resizer/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/ec67/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/8713/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/70cf/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0" \
"../../../../resizer.srcs/sources_1/bd/resizer/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_18 --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/ec67/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/8713/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/70cf/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0" \
"../../../../resizer.srcs/sources_1/bd/resizer/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog axi_data_fifo_v2_1_17 --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/ec67/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/8713/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/70cf/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0" \
"../../../../resizer.srcs/sources_1/bd/resizer/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/ec67/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/8713/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ipshared/70cf/hdl" --include "../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0" \
"../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_xbar_0/sim/resizer_xbar_0.v" \
"../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_xbar_1/sim/resizer_xbar_1.v" \
"../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_axis_dwidth_converter_0_0/sim/resizer_axis_dwidth_converter_0_0.v" \
"../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_axis_dwidth_converter_1_0/sim/resizer_axis_dwidth_converter_1_0.v" \
"../../../../resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0/sim/resizer_processing_system7_0_0.v" \
"c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/resizer_resize_accel_0_0_sim_netlist.v" \
"c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_pc_0/resizer_auto_pc_0_sim_netlist.v" \
"c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_0/resizer_auto_us_0_sim_netlist.v" \
"c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_1/resizer_auto_us_1_sim_netlist.v" \
"c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_pc_1/resizer_auto_pc_1_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
