// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "08/12/2016 14:11:34"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	rs232_tx,
	BusA,
	BusB,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	rs232_tx;
output 	[57:56] BusA;
output 	[98:96] BusB;
output 	led;

// Design Ports Information
// rs232_tx	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[56]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[57]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[96]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[97]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[98]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusB[96]~0 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~6 ;
wire \Equal2~5 ;
wire \Equal2~0 ;
wire \Equal2~2 ;
wire \Equal2~3 ;
wire \Equal2~1 ;
wire \Equal2~4_combout ;
wire \led~reg0_regout ;
wire \Equal2~7 ;
wire \enable_enc~regout ;
wire \enc|count_reg[0]~11 ;
wire \enc|count_reg[1]~13 ;
wire \enc|count_reg[1]~13COUT1_90 ;
wire \enc|count_reg[2]~15 ;
wire \enc|count_reg[2]~15COUT1_92 ;
wire \enc|count_reg[3]~17 ;
wire \enc|count_reg[3]~17COUT1_94 ;
wire \enc|count_reg[4]~19 ;
wire \enc|count_reg[4]~19COUT1_96 ;
wire \enc|count_reg[5]~21 ;
wire \enc|count_reg[6]~29 ;
wire \enc|count_reg[6]~29COUT1_98 ;
wire \enc|count_reg[7]~1 ;
wire \enc|count_reg[7]~1COUT1_100 ;
wire \enc|count_reg[8]~3 ;
wire \enc|count_reg[8]~3COUT1_102 ;
wire \enc|count_reg[9]~7 ;
wire \enc|count_reg[9]~7COUT1_104 ;
wire \enc|count_reg[10]~9 ;
wire \enc|count_reg[11]~27 ;
wire \enc|count_reg[11]~27COUT1_106 ;
wire \enc|count_reg[12]~5 ;
wire \enc|count_reg[12]~5COUT1_108 ;
wire \enc|count_reg[13]~23 ;
wire \enc|count_reg[13]~23COUT1_110 ;
wire \enc|count_reg[14]~25 ;
wire \enc|count_reg[14]~25COUT1_112 ;
wire \enc|count_reg[15]~31 ;
wire \enc|count_reg[16]~33 ;
wire \enc|count_reg[16]~33COUT1_114 ;
wire \enc|count_reg[17]~35 ;
wire \enc|count_reg[17]~35COUT1_116 ;
wire \enc|count_reg[18]~37 ;
wire \enc|count_reg[18]~37COUT1_118 ;
wire \enc|count_reg[19]~39 ;
wire \enc|count_reg[19]~39COUT1_120 ;
wire \enc|count_reg[20]~41 ;
wire \enc|count_reg[21]~43 ;
wire \enc|count_reg[21]~43COUT1_122 ;
wire \enc|count_reg[22]~45 ;
wire \enc|count_reg[22]~45COUT1_124 ;
wire \enc|count_reg[23]~47 ;
wire \enc|count_reg[23]~47COUT1_126 ;
wire \enc|LessThan0~9_combout ;
wire \enc|LessThan0~8_combout ;
wire \enc|count_reg[24]~49 ;
wire \enc|count_reg[24]~49COUT1_128 ;
wire \enc|count_reg[25]~51 ;
wire \enc|count_reg[26]~53 ;
wire \enc|count_reg[26]~53COUT1_130 ;
wire \enc|count_reg[27]~55 ;
wire \enc|count_reg[27]~55COUT1_132 ;
wire \enc|count_reg[28]~57 ;
wire \enc|count_reg[28]~57COUT1_134 ;
wire \enc|count_reg[29]~59 ;
wire \enc|count_reg[29]~59COUT1_136 ;
wire \enc|count_reg[30]~61 ;
wire \enc|LessThan0~10_combout ;
wire \enc|LessThan0~11_combout ;
wire \enc|LessThan0~13_combout ;
wire \enc|LessThan0~4_combout ;
wire \enc|LessThan0~5_combout ;
wire \enc|LessThan0~6_combout ;
wire \enc|LessThan0~2_combout ;
wire \enc|LessThan0~0_combout ;
wire \enc|LessThan0~1_combout ;
wire \enc|LessThan0~3_combout ;
wire \enc|LessThan0~7_combout ;
wire \enc|LessThan0~12_combout ;
wire \enc|out_200hz~regout ;
wire \enc|phb_reg~regout ;
wire \linkENC~regout ;
wire \enc|pha_reg~regout ;
wire \enc|pha_count[0]~1 ;
wire \enc|pha_count[0]~1COUT1_24 ;
wire \enc|pha_count[1]~3 ;
wire \enc|pha_count[1]~3COUT1_26 ;
wire \enc|pha_count[2]~5 ;
wire \enc|pha_count[2]~5COUT1_28 ;
wire \enc|pha_count[3]~7 ;
wire \enc|pha_count[3]~7COUT1_30 ;
wire \enc|pha_count[4]~9 ;
wire \enc|pha_count[5]~11 ;
wire \enc|pha_count[5]~11COUT1_32 ;
wire \enc|pha_count[6]~13 ;
wire \enc|pha_count[6]~13COUT1_34 ;
wire \enc|Equal1~1_combout ;
wire \enc|LessThan1~0_combout ;
wire \enc|Equal1~0_combout ;
wire \enc|index_reg~regout ;
wire [12:0] \speed_select|cnt_rx ;
wire [31:0] Buff_temp;
wire [23:0] Rx_cmd;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [3:0] \my_uart_rx|rx_count ;
wire [1:0] \enc|Phase90_Count ;
wire [31:0] \enc|count_reg ;
wire [7:0] \enc|pha_count ;


// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[96]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[96]~0 ),
	.padio(BusB[96]));
// synopsys translate_off
defparam \BusB[96]~I .open_drain_output = "true";
defparam \BusB[96]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ ((((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "a5aa";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [1])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "d2f0";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2]) # (\my_uart_rx|rx_count [1]))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [1])))) # 
// (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_count [3])), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ecc4";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "9995";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_complete_reg~regout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "aaba";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [12] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(\speed_select|cnt_rx [11]),
	.datac(\speed_select|cnt_rx [12]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [3] & (\speed_select|always2~2_combout  & \speed_select|cnt_rx [4]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [4]) # ((\speed_select|cnt_rx [3] & 
// \speed_select|always2~2_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|always2~2_combout ),
	.datad(\speed_select|cnt_rx [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "d540";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [6] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [6] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [7]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "5f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~4_combout  & \speed_select|always2~1_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~4_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (((\my_uart_rx|rx_count [1] & \rs232_rx~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "f000";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "90f0";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_reg[7]~0_combout  & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_temp[1]~4_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff20";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_enable_reg~regout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0400";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// ((\my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "e680";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [3] & \my_uart_rx|Mux6~2_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "0c00";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [4]))))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// ((\my_uart_rx|rx_data_temp [4]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e680";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "030c";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1400";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp [1]))))) # 
// (!\my_uart_rx|rx_data_reg[7]~0_combout  & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_data_temp [1]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "accc";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout  & !\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "00c0";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [2] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [2]),
	.datab(\my_uart_rx|Mux7~2_combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "cc80";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (\my_uart_rx|rx_count [3] & (!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0008";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = (((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp [7])), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp [7]),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "e4ec";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [3] $ (\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux5~0_combout ),
	.datab(\my_uart_rx|rx_data_temp [6]),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "e4ec";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!C1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (C1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [3] & (C1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [3])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|Mux2~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "cc80";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [0] & (C1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Current.IDLE~regout ),
	.datac(\Current.SAVE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "0f0c";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (\Selector1~0  & (!\Equal1~0 ))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((\Selector1~0  & !\Equal1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Selector1~0 ),
	.datac(\Equal1~0 ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "5d0c";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "4000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "4004";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\my_uart_rx|rx_data_reg [0] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[0])))) # (!\my_uart_rx|rx_data_reg [0] & (\Current.WAIT~regout  & (Buff_temp[0]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[0]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "eac0";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// Rx_cmd[0] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "0000";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_only";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "datac";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [3] & \Current.S1~regout )))) # (!Buff_temp[3] & (((\my_uart_rx|rx_data_reg [3] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [3]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "f888";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// Rx_cmd[3] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[3]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "0000";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_only";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "datac";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [1])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[1]),
	.datad(\my_uart_rx|rx_data_reg [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((Buff_temp[2] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))) # (!Buff_temp[2] & (((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [2]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "f888";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// Rx_cmd[2] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_only";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "datac";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal2~6  = (Rx_cmd[0] & (!Rx_cmd[3] & (Rx_cmd[1] & !Rx_cmd[2])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "0020";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "comb_only";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[4]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// Rx_cmd[4] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_only";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "datac";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[7]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[7]),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eca0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6]) # ((Buff_temp[6] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[6] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[6]),
	.datac(\my_uart_rx|rx_data_reg [6]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eca0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[5]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (\my_uart_rx|rx_data_reg [5]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\my_uart_rx|rx_data_reg [5]),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eac0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// Rx_cmd[5] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[5]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0000";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "datac";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~5  = (!Rx_cmd[4] & (!Rx_cmd[7] & (Rx_cmd[6] & !Rx_cmd[5])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[7]),
	.datac(Buff_temp[6]),
	.datad(Rx_cmd[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "0010";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[12]) # ((Buff_temp[4] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[4] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[12]),
	.datac(Buff_temp[4]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "f888";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[12])))) # (!Buff_temp[20] & (\Current.S1~regout  & (Buff_temp[12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[12]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eac0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// Rx_cmd[20] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_only";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "datac";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[15]) # ((Buff_temp[7] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[7] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[15]),
	.datac(Buff_temp[7]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "f888";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[23]) # ((Buff_temp[15] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[15] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[15]),
	.datac(Buff_temp[23]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((\Current.S1~regout  & ((Buff_temp[6]) # ((Buff_temp[14] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[14] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[6]),
	.datac(Buff_temp[14]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "f888";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[22] & ((\Current.WAIT~regout ) # ((Buff_temp[14] & \Current.S1~regout )))) # (!Buff_temp[22] & (Buff_temp[14] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[22]),
	.datab(Buff_temp[14]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[13]) # ((Buff_temp[5] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[5] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[5]),
	.datac(Buff_temp[13]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eca0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[13] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[21])))) # (!Buff_temp[13] & (\Current.WAIT~regout  & (Buff_temp[21]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[21]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eac0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS((((Buff_temp[21]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "ff00";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[20] & (!Rx_cmd[23] & (Rx_cmd[22] & !Rx_cmd[21])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[23]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[13]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "0000";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// Rx_cmd[12] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[12]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0000";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_only";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "datac";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[13] & (!Rx_cmd[12] & (Rx_cmd[14] & !Rx_cmd[15])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[13]),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[1] & ((\Current.S1~regout ) # ((Buff_temp[9] & \Current.WAIT~regout )))) # (!Buff_temp[1] & (Buff_temp[9] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(Buff_temp[9]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eac0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// Rx_cmd[9] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[9]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "0000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_only";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "datac";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.S1~regout  & ((Buff_temp[0]) # ((Buff_temp[8] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[8] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[0]),
	.datac(Buff_temp[8]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// Rx_cmd[8] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[8]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0000";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_only";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "datac";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[3] & ((\Current.S1~regout ) # ((Buff_temp[11] & \Current.WAIT~regout )))) # (!Buff_temp[3] & (Buff_temp[11] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(Buff_temp[11]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eac0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[2] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[10])))) # (!Buff_temp[2] & (\Current.WAIT~regout  & (Buff_temp[10]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[10]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eac0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// Rx_cmd[10] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[10]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "0000";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_only";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "datac";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal2~3  = (Rx_cmd[9] & (!Rx_cmd[8] & (Rx_cmd[11] & Rx_cmd[10])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[8]),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "2000";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "comb_only";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[19]) # ((Buff_temp[11] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[11] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[19]),
	.datac(Buff_temp[11]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "f888";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// Rx_cmd[19] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[19]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_only";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "datac";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((Buff_temp[17] & \Current.WAIT~regout )))) # (!Buff_temp[9] & (Buff_temp[17] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(Buff_temp[17]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eca0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// Rx_cmd[17] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[17]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "0000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_only";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "datac";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((\Current.S1~regout  & ((Buff_temp[10]) # ((Buff_temp[18] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[18] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[18]),
	.datac(Buff_temp[10]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eca0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.S1~regout  & ((Buff_temp[8]) # ((Buff_temp[16] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[16] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[16]),
	.datac(Buff_temp[8]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "eca0";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// Rx_cmd[16] = DFFEAS((((Buff_temp[16]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "ff00";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_only";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "datac";
defparam \Rx_cmd[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[19] & (!Rx_cmd[17] & (Rx_cmd[18] & Rx_cmd[16])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "1000";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "comb_only";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~0  & (\Equal2~2  & (\Equal2~3  & \Equal2~1 )))

	.clk(gnd),
	.dataa(\Equal2~0 ),
	.datab(\Equal2~2 ),
	.datac(\Equal2~3 ),
	.datad(\Equal2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \led~reg0 (
// Equation(s):
// \Equal2~7  = ((\Equal2~6  & (\Equal2~5  & \Equal2~4_combout )))
// \led~reg0_regout  = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal2~6 ),
	.datac(\Equal2~5 ),
	.datad(\Equal2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "c000";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_and_comb";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell enable_enc(
// Equation(s):
// \enable_enc~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \rst_n~combout , \Equal2~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enable_enc~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_enc.lut_mask = "0000";
defparam enable_enc.operation_mode = "normal";
defparam enable_enc.output_mode = "reg_only";
defparam enable_enc.register_cascade_mode = "off";
defparam enable_enc.sum_lutc_input = "datac";
defparam enable_enc.synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \enc|count_reg[0] (
// Equation(s):
// \enc|count_reg [0] = DFFEAS((!\enc|count_reg [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[0]~11  = CARRY((\enc|count_reg [0]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [0]),
	.cout(\enc|count_reg[0]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[0] .lut_mask = "55aa";
defparam \enc|count_reg[0] .operation_mode = "arithmetic";
defparam \enc|count_reg[0] .output_mode = "reg_only";
defparam \enc|count_reg[0] .register_cascade_mode = "off";
defparam \enc|count_reg[0] .sum_lutc_input = "datac";
defparam \enc|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \enc|count_reg[1] (
// Equation(s):
// \enc|count_reg [1] = DFFEAS(\enc|count_reg [1] $ ((((\enc|count_reg[0]~11 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[1]~13  = CARRY(((!\enc|count_reg[0]~11 )) # (!\enc|count_reg [1]))
// \enc|count_reg[1]~13COUT1_90  = CARRY(((!\enc|count_reg[0]~11 )) # (!\enc|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [1]),
	.cout(),
	.cout0(\enc|count_reg[1]~13 ),
	.cout1(\enc|count_reg[1]~13COUT1_90 ));
// synopsys translate_off
defparam \enc|count_reg[1] .cin_used = "true";
defparam \enc|count_reg[1] .lut_mask = "5a5f";
defparam \enc|count_reg[1] .operation_mode = "arithmetic";
defparam \enc|count_reg[1] .output_mode = "reg_only";
defparam \enc|count_reg[1] .register_cascade_mode = "off";
defparam \enc|count_reg[1] .sum_lutc_input = "cin";
defparam \enc|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \enc|count_reg[2] (
// Equation(s):
// \enc|count_reg [2] = DFFEAS((\enc|count_reg [2] $ ((!(!\enc|count_reg[0]~11  & \enc|count_reg[1]~13 ) # (\enc|count_reg[0]~11  & \enc|count_reg[1]~13COUT1_90 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[2]~15  = CARRY(((\enc|count_reg [2] & !\enc|count_reg[1]~13 )))
// \enc|count_reg[2]~15COUT1_92  = CARRY(((\enc|count_reg [2] & !\enc|count_reg[1]~13COUT1_90 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~11 ),
	.cin0(\enc|count_reg[1]~13 ),
	.cin1(\enc|count_reg[1]~13COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [2]),
	.cout(),
	.cout0(\enc|count_reg[2]~15 ),
	.cout1(\enc|count_reg[2]~15COUT1_92 ));
// synopsys translate_off
defparam \enc|count_reg[2] .cin0_used = "true";
defparam \enc|count_reg[2] .cin1_used = "true";
defparam \enc|count_reg[2] .cin_used = "true";
defparam \enc|count_reg[2] .lut_mask = "c30c";
defparam \enc|count_reg[2] .operation_mode = "arithmetic";
defparam \enc|count_reg[2] .output_mode = "reg_only";
defparam \enc|count_reg[2] .register_cascade_mode = "off";
defparam \enc|count_reg[2] .sum_lutc_input = "cin";
defparam \enc|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \enc|count_reg[3] (
// Equation(s):
// \enc|count_reg [3] = DFFEAS((\enc|count_reg [3] $ (((!\enc|count_reg[0]~11  & \enc|count_reg[2]~15 ) # (\enc|count_reg[0]~11  & \enc|count_reg[2]~15COUT1_92 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[3]~17  = CARRY(((!\enc|count_reg[2]~15 ) # (!\enc|count_reg [3])))
// \enc|count_reg[3]~17COUT1_94  = CARRY(((!\enc|count_reg[2]~15COUT1_92 ) # (!\enc|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~11 ),
	.cin0(\enc|count_reg[2]~15 ),
	.cin1(\enc|count_reg[2]~15COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [3]),
	.cout(),
	.cout0(\enc|count_reg[3]~17 ),
	.cout1(\enc|count_reg[3]~17COUT1_94 ));
// synopsys translate_off
defparam \enc|count_reg[3] .cin0_used = "true";
defparam \enc|count_reg[3] .cin1_used = "true";
defparam \enc|count_reg[3] .cin_used = "true";
defparam \enc|count_reg[3] .lut_mask = "3c3f";
defparam \enc|count_reg[3] .operation_mode = "arithmetic";
defparam \enc|count_reg[3] .output_mode = "reg_only";
defparam \enc|count_reg[3] .register_cascade_mode = "off";
defparam \enc|count_reg[3] .sum_lutc_input = "cin";
defparam \enc|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \enc|count_reg[4] (
// Equation(s):
// \enc|count_reg [4] = DFFEAS(\enc|count_reg [4] $ ((((!(!\enc|count_reg[0]~11  & \enc|count_reg[3]~17 ) # (\enc|count_reg[0]~11  & \enc|count_reg[3]~17COUT1_94 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[4]~19  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~17 ))))
// \enc|count_reg[4]~19COUT1_96  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~17COUT1_94 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~11 ),
	.cin0(\enc|count_reg[3]~17 ),
	.cin1(\enc|count_reg[3]~17COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [4]),
	.cout(),
	.cout0(\enc|count_reg[4]~19 ),
	.cout1(\enc|count_reg[4]~19COUT1_96 ));
// synopsys translate_off
defparam \enc|count_reg[4] .cin0_used = "true";
defparam \enc|count_reg[4] .cin1_used = "true";
defparam \enc|count_reg[4] .cin_used = "true";
defparam \enc|count_reg[4] .lut_mask = "a50a";
defparam \enc|count_reg[4] .operation_mode = "arithmetic";
defparam \enc|count_reg[4] .output_mode = "reg_only";
defparam \enc|count_reg[4] .register_cascade_mode = "off";
defparam \enc|count_reg[4] .sum_lutc_input = "cin";
defparam \enc|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \enc|count_reg[5] (
// Equation(s):
// \enc|count_reg [5] = DFFEAS((\enc|count_reg [5] $ (((!\enc|count_reg[0]~11  & \enc|count_reg[4]~19 ) # (\enc|count_reg[0]~11  & \enc|count_reg[4]~19COUT1_96 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[5]~21  = CARRY(((!\enc|count_reg[4]~19COUT1_96 ) # (!\enc|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~11 ),
	.cin0(\enc|count_reg[4]~19 ),
	.cin1(\enc|count_reg[4]~19COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [5]),
	.cout(\enc|count_reg[5]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[5] .cin0_used = "true";
defparam \enc|count_reg[5] .cin1_used = "true";
defparam \enc|count_reg[5] .cin_used = "true";
defparam \enc|count_reg[5] .lut_mask = "3c3f";
defparam \enc|count_reg[5] .operation_mode = "arithmetic";
defparam \enc|count_reg[5] .output_mode = "reg_only";
defparam \enc|count_reg[5] .register_cascade_mode = "off";
defparam \enc|count_reg[5] .sum_lutc_input = "cin";
defparam \enc|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \enc|count_reg[6] (
// Equation(s):
// \enc|count_reg [6] = DFFEAS((\enc|count_reg [6] $ ((!\enc|count_reg[5]~21 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[6]~29  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~21 )))
// \enc|count_reg[6]~29COUT1_98  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [6]),
	.cout(),
	.cout0(\enc|count_reg[6]~29 ),
	.cout1(\enc|count_reg[6]~29COUT1_98 ));
// synopsys translate_off
defparam \enc|count_reg[6] .cin_used = "true";
defparam \enc|count_reg[6] .lut_mask = "c30c";
defparam \enc|count_reg[6] .operation_mode = "arithmetic";
defparam \enc|count_reg[6] .output_mode = "reg_only";
defparam \enc|count_reg[6] .register_cascade_mode = "off";
defparam \enc|count_reg[6] .sum_lutc_input = "cin";
defparam \enc|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \enc|count_reg[7] (
// Equation(s):
// \enc|count_reg [7] = DFFEAS((\enc|count_reg [7] $ (((!\enc|count_reg[5]~21  & \enc|count_reg[6]~29 ) # (\enc|count_reg[5]~21  & \enc|count_reg[6]~29COUT1_98 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[7]~1  = CARRY(((!\enc|count_reg[6]~29 ) # (!\enc|count_reg [7])))
// \enc|count_reg[7]~1COUT1_100  = CARRY(((!\enc|count_reg[6]~29COUT1_98 ) # (!\enc|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~21 ),
	.cin0(\enc|count_reg[6]~29 ),
	.cin1(\enc|count_reg[6]~29COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [7]),
	.cout(),
	.cout0(\enc|count_reg[7]~1 ),
	.cout1(\enc|count_reg[7]~1COUT1_100 ));
// synopsys translate_off
defparam \enc|count_reg[7] .cin0_used = "true";
defparam \enc|count_reg[7] .cin1_used = "true";
defparam \enc|count_reg[7] .cin_used = "true";
defparam \enc|count_reg[7] .lut_mask = "3c3f";
defparam \enc|count_reg[7] .operation_mode = "arithmetic";
defparam \enc|count_reg[7] .output_mode = "reg_only";
defparam \enc|count_reg[7] .register_cascade_mode = "off";
defparam \enc|count_reg[7] .sum_lutc_input = "cin";
defparam \enc|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \enc|count_reg[8] (
// Equation(s):
// \enc|count_reg [8] = DFFEAS((\enc|count_reg [8] $ ((!(!\enc|count_reg[5]~21  & \enc|count_reg[7]~1 ) # (\enc|count_reg[5]~21  & \enc|count_reg[7]~1COUT1_100 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[8]~3  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~1 )))
// \enc|count_reg[8]~3COUT1_102  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~1COUT1_100 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~21 ),
	.cin0(\enc|count_reg[7]~1 ),
	.cin1(\enc|count_reg[7]~1COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [8]),
	.cout(),
	.cout0(\enc|count_reg[8]~3 ),
	.cout1(\enc|count_reg[8]~3COUT1_102 ));
// synopsys translate_off
defparam \enc|count_reg[8] .cin0_used = "true";
defparam \enc|count_reg[8] .cin1_used = "true";
defparam \enc|count_reg[8] .cin_used = "true";
defparam \enc|count_reg[8] .lut_mask = "c30c";
defparam \enc|count_reg[8] .operation_mode = "arithmetic";
defparam \enc|count_reg[8] .output_mode = "reg_only";
defparam \enc|count_reg[8] .register_cascade_mode = "off";
defparam \enc|count_reg[8] .sum_lutc_input = "cin";
defparam \enc|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \enc|count_reg[9] (
// Equation(s):
// \enc|count_reg [9] = DFFEAS(\enc|count_reg [9] $ (((((!\enc|count_reg[5]~21  & \enc|count_reg[8]~3 ) # (\enc|count_reg[5]~21  & \enc|count_reg[8]~3COUT1_102 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[9]~7  = CARRY(((!\enc|count_reg[8]~3 )) # (!\enc|count_reg [9]))
// \enc|count_reg[9]~7COUT1_104  = CARRY(((!\enc|count_reg[8]~3COUT1_102 )) # (!\enc|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~21 ),
	.cin0(\enc|count_reg[8]~3 ),
	.cin1(\enc|count_reg[8]~3COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [9]),
	.cout(),
	.cout0(\enc|count_reg[9]~7 ),
	.cout1(\enc|count_reg[9]~7COUT1_104 ));
// synopsys translate_off
defparam \enc|count_reg[9] .cin0_used = "true";
defparam \enc|count_reg[9] .cin1_used = "true";
defparam \enc|count_reg[9] .cin_used = "true";
defparam \enc|count_reg[9] .lut_mask = "5a5f";
defparam \enc|count_reg[9] .operation_mode = "arithmetic";
defparam \enc|count_reg[9] .output_mode = "reg_only";
defparam \enc|count_reg[9] .register_cascade_mode = "off";
defparam \enc|count_reg[9] .sum_lutc_input = "cin";
defparam \enc|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \enc|count_reg[10] (
// Equation(s):
// \enc|count_reg [10] = DFFEAS(\enc|count_reg [10] $ ((((!(!\enc|count_reg[5]~21  & \enc|count_reg[9]~7 ) # (\enc|count_reg[5]~21  & \enc|count_reg[9]~7COUT1_104 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[10]~9  = CARRY((\enc|count_reg [10] & ((!\enc|count_reg[9]~7COUT1_104 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~21 ),
	.cin0(\enc|count_reg[9]~7 ),
	.cin1(\enc|count_reg[9]~7COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [10]),
	.cout(\enc|count_reg[10]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[10] .cin0_used = "true";
defparam \enc|count_reg[10] .cin1_used = "true";
defparam \enc|count_reg[10] .cin_used = "true";
defparam \enc|count_reg[10] .lut_mask = "a50a";
defparam \enc|count_reg[10] .operation_mode = "arithmetic";
defparam \enc|count_reg[10] .output_mode = "reg_only";
defparam \enc|count_reg[10] .register_cascade_mode = "off";
defparam \enc|count_reg[10] .sum_lutc_input = "cin";
defparam \enc|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \enc|count_reg[11] (
// Equation(s):
// \enc|count_reg [11] = DFFEAS(\enc|count_reg [11] $ ((((\enc|count_reg[10]~9 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[11]~27  = CARRY(((!\enc|count_reg[10]~9 )) # (!\enc|count_reg [11]))
// \enc|count_reg[11]~27COUT1_106  = CARRY(((!\enc|count_reg[10]~9 )) # (!\enc|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [11]),
	.cout(),
	.cout0(\enc|count_reg[11]~27 ),
	.cout1(\enc|count_reg[11]~27COUT1_106 ));
// synopsys translate_off
defparam \enc|count_reg[11] .cin_used = "true";
defparam \enc|count_reg[11] .lut_mask = "5a5f";
defparam \enc|count_reg[11] .operation_mode = "arithmetic";
defparam \enc|count_reg[11] .output_mode = "reg_only";
defparam \enc|count_reg[11] .register_cascade_mode = "off";
defparam \enc|count_reg[11] .sum_lutc_input = "cin";
defparam \enc|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \enc|count_reg[12] (
// Equation(s):
// \enc|count_reg [12] = DFFEAS(\enc|count_reg [12] $ ((((!(!\enc|count_reg[10]~9  & \enc|count_reg[11]~27 ) # (\enc|count_reg[10]~9  & \enc|count_reg[11]~27COUT1_106 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[12]~5  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~27 ))))
// \enc|count_reg[12]~5COUT1_108  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~27COUT1_106 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~9 ),
	.cin0(\enc|count_reg[11]~27 ),
	.cin1(\enc|count_reg[11]~27COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [12]),
	.cout(),
	.cout0(\enc|count_reg[12]~5 ),
	.cout1(\enc|count_reg[12]~5COUT1_108 ));
// synopsys translate_off
defparam \enc|count_reg[12] .cin0_used = "true";
defparam \enc|count_reg[12] .cin1_used = "true";
defparam \enc|count_reg[12] .cin_used = "true";
defparam \enc|count_reg[12] .lut_mask = "a50a";
defparam \enc|count_reg[12] .operation_mode = "arithmetic";
defparam \enc|count_reg[12] .output_mode = "reg_only";
defparam \enc|count_reg[12] .register_cascade_mode = "off";
defparam \enc|count_reg[12] .sum_lutc_input = "cin";
defparam \enc|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \enc|count_reg[13] (
// Equation(s):
// \enc|count_reg [13] = DFFEAS((\enc|count_reg [13] $ (((!\enc|count_reg[10]~9  & \enc|count_reg[12]~5 ) # (\enc|count_reg[10]~9  & \enc|count_reg[12]~5COUT1_108 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[13]~23  = CARRY(((!\enc|count_reg[12]~5 ) # (!\enc|count_reg [13])))
// \enc|count_reg[13]~23COUT1_110  = CARRY(((!\enc|count_reg[12]~5COUT1_108 ) # (!\enc|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~9 ),
	.cin0(\enc|count_reg[12]~5 ),
	.cin1(\enc|count_reg[12]~5COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [13]),
	.cout(),
	.cout0(\enc|count_reg[13]~23 ),
	.cout1(\enc|count_reg[13]~23COUT1_110 ));
// synopsys translate_off
defparam \enc|count_reg[13] .cin0_used = "true";
defparam \enc|count_reg[13] .cin1_used = "true";
defparam \enc|count_reg[13] .cin_used = "true";
defparam \enc|count_reg[13] .lut_mask = "3c3f";
defparam \enc|count_reg[13] .operation_mode = "arithmetic";
defparam \enc|count_reg[13] .output_mode = "reg_only";
defparam \enc|count_reg[13] .register_cascade_mode = "off";
defparam \enc|count_reg[13] .sum_lutc_input = "cin";
defparam \enc|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \enc|count_reg[14] (
// Equation(s):
// \enc|count_reg [14] = DFFEAS(\enc|count_reg [14] $ ((((!(!\enc|count_reg[10]~9  & \enc|count_reg[13]~23 ) # (\enc|count_reg[10]~9  & \enc|count_reg[13]~23COUT1_110 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[14]~25  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~23 ))))
// \enc|count_reg[14]~25COUT1_112  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~23COUT1_110 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~9 ),
	.cin0(\enc|count_reg[13]~23 ),
	.cin1(\enc|count_reg[13]~23COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [14]),
	.cout(),
	.cout0(\enc|count_reg[14]~25 ),
	.cout1(\enc|count_reg[14]~25COUT1_112 ));
// synopsys translate_off
defparam \enc|count_reg[14] .cin0_used = "true";
defparam \enc|count_reg[14] .cin1_used = "true";
defparam \enc|count_reg[14] .cin_used = "true";
defparam \enc|count_reg[14] .lut_mask = "a50a";
defparam \enc|count_reg[14] .operation_mode = "arithmetic";
defparam \enc|count_reg[14] .output_mode = "reg_only";
defparam \enc|count_reg[14] .register_cascade_mode = "off";
defparam \enc|count_reg[14] .sum_lutc_input = "cin";
defparam \enc|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \enc|count_reg[15] (
// Equation(s):
// \enc|count_reg [15] = DFFEAS((\enc|count_reg [15] $ (((!\enc|count_reg[10]~9  & \enc|count_reg[14]~25 ) # (\enc|count_reg[10]~9  & \enc|count_reg[14]~25COUT1_112 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[15]~31  = CARRY(((!\enc|count_reg[14]~25COUT1_112 ) # (!\enc|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~9 ),
	.cin0(\enc|count_reg[14]~25 ),
	.cin1(\enc|count_reg[14]~25COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [15]),
	.cout(\enc|count_reg[15]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[15] .cin0_used = "true";
defparam \enc|count_reg[15] .cin1_used = "true";
defparam \enc|count_reg[15] .cin_used = "true";
defparam \enc|count_reg[15] .lut_mask = "3c3f";
defparam \enc|count_reg[15] .operation_mode = "arithmetic";
defparam \enc|count_reg[15] .output_mode = "reg_only";
defparam \enc|count_reg[15] .register_cascade_mode = "off";
defparam \enc|count_reg[15] .sum_lutc_input = "cin";
defparam \enc|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \enc|count_reg[16] (
// Equation(s):
// \enc|count_reg [16] = DFFEAS((\enc|count_reg [16] $ ((!\enc|count_reg[15]~31 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[16]~33  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~31 )))
// \enc|count_reg[16]~33COUT1_114  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~31 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [16]),
	.cout(),
	.cout0(\enc|count_reg[16]~33 ),
	.cout1(\enc|count_reg[16]~33COUT1_114 ));
// synopsys translate_off
defparam \enc|count_reg[16] .cin_used = "true";
defparam \enc|count_reg[16] .lut_mask = "c30c";
defparam \enc|count_reg[16] .operation_mode = "arithmetic";
defparam \enc|count_reg[16] .output_mode = "reg_only";
defparam \enc|count_reg[16] .register_cascade_mode = "off";
defparam \enc|count_reg[16] .sum_lutc_input = "cin";
defparam \enc|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \enc|count_reg[17] (
// Equation(s):
// \enc|count_reg [17] = DFFEAS((\enc|count_reg [17] $ (((!\enc|count_reg[15]~31  & \enc|count_reg[16]~33 ) # (\enc|count_reg[15]~31  & \enc|count_reg[16]~33COUT1_114 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[17]~35  = CARRY(((!\enc|count_reg[16]~33 ) # (!\enc|count_reg [17])))
// \enc|count_reg[17]~35COUT1_116  = CARRY(((!\enc|count_reg[16]~33COUT1_114 ) # (!\enc|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~31 ),
	.cin0(\enc|count_reg[16]~33 ),
	.cin1(\enc|count_reg[16]~33COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [17]),
	.cout(),
	.cout0(\enc|count_reg[17]~35 ),
	.cout1(\enc|count_reg[17]~35COUT1_116 ));
// synopsys translate_off
defparam \enc|count_reg[17] .cin0_used = "true";
defparam \enc|count_reg[17] .cin1_used = "true";
defparam \enc|count_reg[17] .cin_used = "true";
defparam \enc|count_reg[17] .lut_mask = "3c3f";
defparam \enc|count_reg[17] .operation_mode = "arithmetic";
defparam \enc|count_reg[17] .output_mode = "reg_only";
defparam \enc|count_reg[17] .register_cascade_mode = "off";
defparam \enc|count_reg[17] .sum_lutc_input = "cin";
defparam \enc|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \enc|count_reg[18] (
// Equation(s):
// \enc|count_reg [18] = DFFEAS((\enc|count_reg [18] $ ((!(!\enc|count_reg[15]~31  & \enc|count_reg[17]~35 ) # (\enc|count_reg[15]~31  & \enc|count_reg[17]~35COUT1_116 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[18]~37  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~35 )))
// \enc|count_reg[18]~37COUT1_118  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~35COUT1_116 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~31 ),
	.cin0(\enc|count_reg[17]~35 ),
	.cin1(\enc|count_reg[17]~35COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [18]),
	.cout(),
	.cout0(\enc|count_reg[18]~37 ),
	.cout1(\enc|count_reg[18]~37COUT1_118 ));
// synopsys translate_off
defparam \enc|count_reg[18] .cin0_used = "true";
defparam \enc|count_reg[18] .cin1_used = "true";
defparam \enc|count_reg[18] .cin_used = "true";
defparam \enc|count_reg[18] .lut_mask = "c30c";
defparam \enc|count_reg[18] .operation_mode = "arithmetic";
defparam \enc|count_reg[18] .output_mode = "reg_only";
defparam \enc|count_reg[18] .register_cascade_mode = "off";
defparam \enc|count_reg[18] .sum_lutc_input = "cin";
defparam \enc|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \enc|count_reg[19] (
// Equation(s):
// \enc|count_reg [19] = DFFEAS(\enc|count_reg [19] $ (((((!\enc|count_reg[15]~31  & \enc|count_reg[18]~37 ) # (\enc|count_reg[15]~31  & \enc|count_reg[18]~37COUT1_118 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[19]~39  = CARRY(((!\enc|count_reg[18]~37 )) # (!\enc|count_reg [19]))
// \enc|count_reg[19]~39COUT1_120  = CARRY(((!\enc|count_reg[18]~37COUT1_118 )) # (!\enc|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~31 ),
	.cin0(\enc|count_reg[18]~37 ),
	.cin1(\enc|count_reg[18]~37COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [19]),
	.cout(),
	.cout0(\enc|count_reg[19]~39 ),
	.cout1(\enc|count_reg[19]~39COUT1_120 ));
// synopsys translate_off
defparam \enc|count_reg[19] .cin0_used = "true";
defparam \enc|count_reg[19] .cin1_used = "true";
defparam \enc|count_reg[19] .cin_used = "true";
defparam \enc|count_reg[19] .lut_mask = "5a5f";
defparam \enc|count_reg[19] .operation_mode = "arithmetic";
defparam \enc|count_reg[19] .output_mode = "reg_only";
defparam \enc|count_reg[19] .register_cascade_mode = "off";
defparam \enc|count_reg[19] .sum_lutc_input = "cin";
defparam \enc|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \enc|count_reg[20] (
// Equation(s):
// \enc|count_reg [20] = DFFEAS(\enc|count_reg [20] $ ((((!(!\enc|count_reg[15]~31  & \enc|count_reg[19]~39 ) # (\enc|count_reg[15]~31  & \enc|count_reg[19]~39COUT1_120 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[20]~41  = CARRY((\enc|count_reg [20] & ((!\enc|count_reg[19]~39COUT1_120 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~31 ),
	.cin0(\enc|count_reg[19]~39 ),
	.cin1(\enc|count_reg[19]~39COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [20]),
	.cout(\enc|count_reg[20]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[20] .cin0_used = "true";
defparam \enc|count_reg[20] .cin1_used = "true";
defparam \enc|count_reg[20] .cin_used = "true";
defparam \enc|count_reg[20] .lut_mask = "a50a";
defparam \enc|count_reg[20] .operation_mode = "arithmetic";
defparam \enc|count_reg[20] .output_mode = "reg_only";
defparam \enc|count_reg[20] .register_cascade_mode = "off";
defparam \enc|count_reg[20] .sum_lutc_input = "cin";
defparam \enc|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \enc|count_reg[21] (
// Equation(s):
// \enc|count_reg [21] = DFFEAS(\enc|count_reg [21] $ ((((\enc|count_reg[20]~41 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[21]~43  = CARRY(((!\enc|count_reg[20]~41 )) # (!\enc|count_reg [21]))
// \enc|count_reg[21]~43COUT1_122  = CARRY(((!\enc|count_reg[20]~41 )) # (!\enc|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [21]),
	.cout(),
	.cout0(\enc|count_reg[21]~43 ),
	.cout1(\enc|count_reg[21]~43COUT1_122 ));
// synopsys translate_off
defparam \enc|count_reg[21] .cin_used = "true";
defparam \enc|count_reg[21] .lut_mask = "5a5f";
defparam \enc|count_reg[21] .operation_mode = "arithmetic";
defparam \enc|count_reg[21] .output_mode = "reg_only";
defparam \enc|count_reg[21] .register_cascade_mode = "off";
defparam \enc|count_reg[21] .sum_lutc_input = "cin";
defparam \enc|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \enc|count_reg[22] (
// Equation(s):
// \enc|count_reg [22] = DFFEAS(\enc|count_reg [22] $ ((((!(!\enc|count_reg[20]~41  & \enc|count_reg[21]~43 ) # (\enc|count_reg[20]~41  & \enc|count_reg[21]~43COUT1_122 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[22]~45  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~43 ))))
// \enc|count_reg[22]~45COUT1_124  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~43COUT1_122 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[21]~43 ),
	.cin1(\enc|count_reg[21]~43COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [22]),
	.cout(),
	.cout0(\enc|count_reg[22]~45 ),
	.cout1(\enc|count_reg[22]~45COUT1_124 ));
// synopsys translate_off
defparam \enc|count_reg[22] .cin0_used = "true";
defparam \enc|count_reg[22] .cin1_used = "true";
defparam \enc|count_reg[22] .cin_used = "true";
defparam \enc|count_reg[22] .lut_mask = "a50a";
defparam \enc|count_reg[22] .operation_mode = "arithmetic";
defparam \enc|count_reg[22] .output_mode = "reg_only";
defparam \enc|count_reg[22] .register_cascade_mode = "off";
defparam \enc|count_reg[22] .sum_lutc_input = "cin";
defparam \enc|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \enc|count_reg[23] (
// Equation(s):
// \enc|count_reg [23] = DFFEAS((\enc|count_reg [23] $ (((!\enc|count_reg[20]~41  & \enc|count_reg[22]~45 ) # (\enc|count_reg[20]~41  & \enc|count_reg[22]~45COUT1_124 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[23]~47  = CARRY(((!\enc|count_reg[22]~45 ) # (!\enc|count_reg [23])))
// \enc|count_reg[23]~47COUT1_126  = CARRY(((!\enc|count_reg[22]~45COUT1_124 ) # (!\enc|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[22]~45 ),
	.cin1(\enc|count_reg[22]~45COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [23]),
	.cout(),
	.cout0(\enc|count_reg[23]~47 ),
	.cout1(\enc|count_reg[23]~47COUT1_126 ));
// synopsys translate_off
defparam \enc|count_reg[23] .cin0_used = "true";
defparam \enc|count_reg[23] .cin1_used = "true";
defparam \enc|count_reg[23] .cin_used = "true";
defparam \enc|count_reg[23] .lut_mask = "3c3f";
defparam \enc|count_reg[23] .operation_mode = "arithmetic";
defparam \enc|count_reg[23] .output_mode = "reg_only";
defparam \enc|count_reg[23] .register_cascade_mode = "off";
defparam \enc|count_reg[23] .sum_lutc_input = "cin";
defparam \enc|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \enc|count_reg[24] (
// Equation(s):
// \enc|count_reg [24] = DFFEAS(\enc|count_reg [24] $ ((((!(!\enc|count_reg[20]~41  & \enc|count_reg[23]~47 ) # (\enc|count_reg[20]~41  & \enc|count_reg[23]~47COUT1_126 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[24]~49  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~47 ))))
// \enc|count_reg[24]~49COUT1_128  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~47COUT1_126 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[23]~47 ),
	.cin1(\enc|count_reg[23]~47COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [24]),
	.cout(),
	.cout0(\enc|count_reg[24]~49 ),
	.cout1(\enc|count_reg[24]~49COUT1_128 ));
// synopsys translate_off
defparam \enc|count_reg[24] .cin0_used = "true";
defparam \enc|count_reg[24] .cin1_used = "true";
defparam \enc|count_reg[24] .cin_used = "true";
defparam \enc|count_reg[24] .lut_mask = "a50a";
defparam \enc|count_reg[24] .operation_mode = "arithmetic";
defparam \enc|count_reg[24] .output_mode = "reg_only";
defparam \enc|count_reg[24] .register_cascade_mode = "off";
defparam \enc|count_reg[24] .sum_lutc_input = "cin";
defparam \enc|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \enc|LessThan0~9 (
// Equation(s):
// \enc|LessThan0~9_combout  = (!\enc|count_reg [22] & (!\enc|count_reg [24] & (!\enc|count_reg [23] & !\enc|count_reg [21])))

	.clk(gnd),
	.dataa(\enc|count_reg [22]),
	.datab(\enc|count_reg [24]),
	.datac(\enc|count_reg [23]),
	.datad(\enc|count_reg [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~9 .lut_mask = "0001";
defparam \enc|LessThan0~9 .operation_mode = "normal";
defparam \enc|LessThan0~9 .output_mode = "comb_only";
defparam \enc|LessThan0~9 .register_cascade_mode = "off";
defparam \enc|LessThan0~9 .sum_lutc_input = "datac";
defparam \enc|LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \enc|LessThan0~8 (
// Equation(s):
// \enc|LessThan0~8_combout  = (!\enc|count_reg [17] & (!\enc|count_reg [18] & (!\enc|count_reg [20] & !\enc|count_reg [19])))

	.clk(gnd),
	.dataa(\enc|count_reg [17]),
	.datab(\enc|count_reg [18]),
	.datac(\enc|count_reg [20]),
	.datad(\enc|count_reg [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~8 .lut_mask = "0001";
defparam \enc|LessThan0~8 .operation_mode = "normal";
defparam \enc|LessThan0~8 .output_mode = "comb_only";
defparam \enc|LessThan0~8 .register_cascade_mode = "off";
defparam \enc|LessThan0~8 .sum_lutc_input = "datac";
defparam \enc|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \enc|count_reg[25] (
// Equation(s):
// \enc|count_reg [25] = DFFEAS((\enc|count_reg [25] $ (((!\enc|count_reg[20]~41  & \enc|count_reg[24]~49 ) # (\enc|count_reg[20]~41  & \enc|count_reg[24]~49COUT1_128 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[25]~51  = CARRY(((!\enc|count_reg[24]~49COUT1_128 ) # (!\enc|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[24]~49 ),
	.cin1(\enc|count_reg[24]~49COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [25]),
	.cout(\enc|count_reg[25]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[25] .cin0_used = "true";
defparam \enc|count_reg[25] .cin1_used = "true";
defparam \enc|count_reg[25] .cin_used = "true";
defparam \enc|count_reg[25] .lut_mask = "3c3f";
defparam \enc|count_reg[25] .operation_mode = "arithmetic";
defparam \enc|count_reg[25] .output_mode = "reg_only";
defparam \enc|count_reg[25] .register_cascade_mode = "off";
defparam \enc|count_reg[25] .sum_lutc_input = "cin";
defparam \enc|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \enc|count_reg[26] (
// Equation(s):
// \enc|count_reg [26] = DFFEAS((\enc|count_reg [26] $ ((!\enc|count_reg[25]~51 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )
// \enc|count_reg[26]~53  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~51 )))
// \enc|count_reg[26]~53COUT1_130  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~51 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [26]),
	.cout(),
	.cout0(\enc|count_reg[26]~53 ),
	.cout1(\enc|count_reg[26]~53COUT1_130 ));
// synopsys translate_off
defparam \enc|count_reg[26] .cin_used = "true";
defparam \enc|count_reg[26] .lut_mask = "c30c";
defparam \enc|count_reg[26] .operation_mode = "arithmetic";
defparam \enc|count_reg[26] .output_mode = "reg_only";
defparam \enc|count_reg[26] .register_cascade_mode = "off";
defparam \enc|count_reg[26] .sum_lutc_input = "cin";
defparam \enc|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \enc|count_reg[27] (
// Equation(s):
// \enc|count_reg [27] = DFFEAS((\enc|count_reg [27] $ (((!\enc|count_reg[25]~51  & \enc|count_reg[26]~53 ) # (\enc|count_reg[25]~51  & \enc|count_reg[26]~53COUT1_130 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[27]~55  = CARRY(((!\enc|count_reg[26]~53 ) # (!\enc|count_reg [27])))
// \enc|count_reg[27]~55COUT1_132  = CARRY(((!\enc|count_reg[26]~53COUT1_130 ) # (!\enc|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[26]~53 ),
	.cin1(\enc|count_reg[26]~53COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [27]),
	.cout(),
	.cout0(\enc|count_reg[27]~55 ),
	.cout1(\enc|count_reg[27]~55COUT1_132 ));
// synopsys translate_off
defparam \enc|count_reg[27] .cin0_used = "true";
defparam \enc|count_reg[27] .cin1_used = "true";
defparam \enc|count_reg[27] .cin_used = "true";
defparam \enc|count_reg[27] .lut_mask = "3c3f";
defparam \enc|count_reg[27] .operation_mode = "arithmetic";
defparam \enc|count_reg[27] .output_mode = "reg_only";
defparam \enc|count_reg[27] .register_cascade_mode = "off";
defparam \enc|count_reg[27] .sum_lutc_input = "cin";
defparam \enc|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \enc|count_reg[28] (
// Equation(s):
// \enc|count_reg [28] = DFFEAS((\enc|count_reg [28] $ ((!(!\enc|count_reg[25]~51  & \enc|count_reg[27]~55 ) # (\enc|count_reg[25]~51  & \enc|count_reg[27]~55COUT1_132 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[28]~57  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~55 )))
// \enc|count_reg[28]~57COUT1_134  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~55COUT1_132 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[27]~55 ),
	.cin1(\enc|count_reg[27]~55COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [28]),
	.cout(),
	.cout0(\enc|count_reg[28]~57 ),
	.cout1(\enc|count_reg[28]~57COUT1_134 ));
// synopsys translate_off
defparam \enc|count_reg[28] .cin0_used = "true";
defparam \enc|count_reg[28] .cin1_used = "true";
defparam \enc|count_reg[28] .cin_used = "true";
defparam \enc|count_reg[28] .lut_mask = "c30c";
defparam \enc|count_reg[28] .operation_mode = "arithmetic";
defparam \enc|count_reg[28] .output_mode = "reg_only";
defparam \enc|count_reg[28] .register_cascade_mode = "off";
defparam \enc|count_reg[28] .sum_lutc_input = "cin";
defparam \enc|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \enc|count_reg[29] (
// Equation(s):
// \enc|count_reg [29] = DFFEAS(\enc|count_reg [29] $ (((((!\enc|count_reg[25]~51  & \enc|count_reg[28]~57 ) # (\enc|count_reg[25]~51  & \enc|count_reg[28]~57COUT1_134 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[29]~59  = CARRY(((!\enc|count_reg[28]~57 )) # (!\enc|count_reg [29]))
// \enc|count_reg[29]~59COUT1_136  = CARRY(((!\enc|count_reg[28]~57COUT1_134 )) # (!\enc|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[28]~57 ),
	.cin1(\enc|count_reg[28]~57COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [29]),
	.cout(),
	.cout0(\enc|count_reg[29]~59 ),
	.cout1(\enc|count_reg[29]~59COUT1_136 ));
// synopsys translate_off
defparam \enc|count_reg[29] .cin0_used = "true";
defparam \enc|count_reg[29] .cin1_used = "true";
defparam \enc|count_reg[29] .cin_used = "true";
defparam \enc|count_reg[29] .lut_mask = "5a5f";
defparam \enc|count_reg[29] .operation_mode = "arithmetic";
defparam \enc|count_reg[29] .output_mode = "reg_only";
defparam \enc|count_reg[29] .register_cascade_mode = "off";
defparam \enc|count_reg[29] .sum_lutc_input = "cin";
defparam \enc|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \enc|count_reg[30] (
// Equation(s):
// \enc|count_reg [30] = DFFEAS((\enc|count_reg [30] $ ((!(!\enc|count_reg[25]~51  & \enc|count_reg[29]~59 ) # (\enc|count_reg[25]~51  & \enc|count_reg[29]~59COUT1_136 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~13_combout , )
// \enc|count_reg[30]~61  = CARRY(((\enc|count_reg [30] & !\enc|count_reg[29]~59COUT1_136 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[29]~59 ),
	.cin1(\enc|count_reg[29]~59COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [30]),
	.cout(\enc|count_reg[30]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[30] .cin0_used = "true";
defparam \enc|count_reg[30] .cin1_used = "true";
defparam \enc|count_reg[30] .cin_used = "true";
defparam \enc|count_reg[30] .lut_mask = "c30c";
defparam \enc|count_reg[30] .operation_mode = "arithmetic";
defparam \enc|count_reg[30] .output_mode = "reg_only";
defparam \enc|count_reg[30] .register_cascade_mode = "off";
defparam \enc|count_reg[30] .sum_lutc_input = "cin";
defparam \enc|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \enc|count_reg[31] (
// Equation(s):
// \enc|count_reg [31] = DFFEAS(\enc|count_reg [31] $ ((((\enc|count_reg[30]~61 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~13_combout , )

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~13_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[30]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[31] .cin_used = "true";
defparam \enc|count_reg[31] .lut_mask = "5a5a";
defparam \enc|count_reg[31] .operation_mode = "normal";
defparam \enc|count_reg[31] .output_mode = "reg_only";
defparam \enc|count_reg[31] .register_cascade_mode = "off";
defparam \enc|count_reg[31] .sum_lutc_input = "cin";
defparam \enc|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \enc|LessThan0~10 (
// Equation(s):
// \enc|LessThan0~10_combout  = (!\enc|count_reg [25] & (!\enc|count_reg [28] & (!\enc|count_reg [26] & !\enc|count_reg [27])))

	.clk(gnd),
	.dataa(\enc|count_reg [25]),
	.datab(\enc|count_reg [28]),
	.datac(\enc|count_reg [26]),
	.datad(\enc|count_reg [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~10 .lut_mask = "0001";
defparam \enc|LessThan0~10 .operation_mode = "normal";
defparam \enc|LessThan0~10 .output_mode = "comb_only";
defparam \enc|LessThan0~10 .register_cascade_mode = "off";
defparam \enc|LessThan0~10 .sum_lutc_input = "datac";
defparam \enc|LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \enc|LessThan0~11 (
// Equation(s):
// \enc|LessThan0~11_combout  = (!\enc|count_reg [29] & (!\enc|count_reg [30] & (!\enc|count_reg [31] & \enc|LessThan0~10_combout )))

	.clk(gnd),
	.dataa(\enc|count_reg [29]),
	.datab(\enc|count_reg [30]),
	.datac(\enc|count_reg [31]),
	.datad(\enc|LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~11 .lut_mask = "0100";
defparam \enc|LessThan0~11 .operation_mode = "normal";
defparam \enc|LessThan0~11 .output_mode = "comb_only";
defparam \enc|LessThan0~11 .register_cascade_mode = "off";
defparam \enc|LessThan0~11 .sum_lutc_input = "datac";
defparam \enc|LessThan0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \enc|LessThan0~13 (
// Equation(s):
// \enc|LessThan0~13_combout  = (((!\enc|LessThan0~7_combout ) # (!\enc|LessThan0~11_combout )) # (!\enc|LessThan0~8_combout )) # (!\enc|LessThan0~9_combout )

	.clk(gnd),
	.dataa(\enc|LessThan0~9_combout ),
	.datab(\enc|LessThan0~8_combout ),
	.datac(\enc|LessThan0~11_combout ),
	.datad(\enc|LessThan0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~13 .lut_mask = "7fff";
defparam \enc|LessThan0~13 .operation_mode = "normal";
defparam \enc|LessThan0~13 .output_mode = "comb_only";
defparam \enc|LessThan0~13 .register_cascade_mode = "off";
defparam \enc|LessThan0~13 .sum_lutc_input = "datac";
defparam \enc|LessThan0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \enc|LessThan0~4 (
// Equation(s):
// \enc|LessThan0~4_combout  = ((\enc|count_reg [10]) # ((\enc|count_reg [9]) # (\enc|count_reg [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|count_reg [10]),
	.datac(\enc|count_reg [9]),
	.datad(\enc|count_reg [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~4 .lut_mask = "fffc";
defparam \enc|LessThan0~4 .operation_mode = "normal";
defparam \enc|LessThan0~4 .output_mode = "comb_only";
defparam \enc|LessThan0~4 .register_cascade_mode = "off";
defparam \enc|LessThan0~4 .sum_lutc_input = "datac";
defparam \enc|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \enc|LessThan0~5 (
// Equation(s):
// \enc|LessThan0~5_combout  = (\enc|count_reg [11] & ((\enc|count_reg [6]) # ((\enc|LessThan0~4_combout ) # (\enc|count_reg [8]))))

	.clk(gnd),
	.dataa(\enc|count_reg [11]),
	.datab(\enc|count_reg [6]),
	.datac(\enc|LessThan0~4_combout ),
	.datad(\enc|count_reg [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~5 .lut_mask = "aaa8";
defparam \enc|LessThan0~5 .operation_mode = "normal";
defparam \enc|LessThan0~5 .output_mode = "comb_only";
defparam \enc|LessThan0~5 .register_cascade_mode = "off";
defparam \enc|LessThan0~5 .sum_lutc_input = "datac";
defparam \enc|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \enc|LessThan0~6 (
// Equation(s):
// \enc|LessThan0~6_combout  = (((!\enc|count_reg [12] & !\enc|LessThan0~5_combout )) # (!\enc|count_reg [13])) # (!\enc|count_reg [14])

	.clk(gnd),
	.dataa(\enc|count_reg [14]),
	.datab(\enc|count_reg [13]),
	.datac(\enc|count_reg [12]),
	.datad(\enc|LessThan0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~6 .lut_mask = "777f";
defparam \enc|LessThan0~6 .operation_mode = "normal";
defparam \enc|LessThan0~6 .output_mode = "comb_only";
defparam \enc|LessThan0~6 .register_cascade_mode = "off";
defparam \enc|LessThan0~6 .sum_lutc_input = "datac";
defparam \enc|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \enc|LessThan0~2 (
// Equation(s):
// \enc|LessThan0~2_combout  = (!\enc|count_reg [3] & (((!\enc|count_reg [2]) # (!\enc|count_reg [0])) # (!\enc|count_reg [1])))

	.clk(gnd),
	.dataa(\enc|count_reg [1]),
	.datab(\enc|count_reg [3]),
	.datac(\enc|count_reg [0]),
	.datad(\enc|count_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~2 .lut_mask = "1333";
defparam \enc|LessThan0~2 .operation_mode = "normal";
defparam \enc|LessThan0~2 .output_mode = "comb_only";
defparam \enc|LessThan0~2 .register_cascade_mode = "off";
defparam \enc|LessThan0~2 .sum_lutc_input = "datac";
defparam \enc|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \enc|LessThan0~0 (
// Equation(s):
// \enc|LessThan0~0_combout  = (((!\enc|count_reg [8] & !\enc|count_reg [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|count_reg [8]),
	.datad(\enc|count_reg [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~0 .lut_mask = "000f";
defparam \enc|LessThan0~0 .operation_mode = "normal";
defparam \enc|LessThan0~0 .output_mode = "comb_only";
defparam \enc|LessThan0~0 .register_cascade_mode = "off";
defparam \enc|LessThan0~0 .sum_lutc_input = "datac";
defparam \enc|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \enc|LessThan0~1 (
// Equation(s):
// \enc|LessThan0~1_combout  = (!\enc|count_reg [9] & (!\enc|count_reg [10] & (!\enc|count_reg [12] & \enc|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\enc|count_reg [9]),
	.datab(\enc|count_reg [10]),
	.datac(\enc|count_reg [12]),
	.datad(\enc|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~1 .lut_mask = "0100";
defparam \enc|LessThan0~1 .operation_mode = "normal";
defparam \enc|LessThan0~1 .output_mode = "comb_only";
defparam \enc|LessThan0~1 .register_cascade_mode = "off";
defparam \enc|LessThan0~1 .sum_lutc_input = "datac";
defparam \enc|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \enc|LessThan0~3 (
// Equation(s):
// \enc|LessThan0~3_combout  = (!\enc|count_reg [5] & (!\enc|count_reg [4] & (\enc|LessThan0~2_combout  & \enc|LessThan0~1_combout )))

	.clk(gnd),
	.dataa(\enc|count_reg [5]),
	.datab(\enc|count_reg [4]),
	.datac(\enc|LessThan0~2_combout ),
	.datad(\enc|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~3 .lut_mask = "1000";
defparam \enc|LessThan0~3 .operation_mode = "normal";
defparam \enc|LessThan0~3 .output_mode = "comb_only";
defparam \enc|LessThan0~3 .register_cascade_mode = "off";
defparam \enc|LessThan0~3 .sum_lutc_input = "datac";
defparam \enc|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \enc|LessThan0~7 (
// Equation(s):
// \enc|LessThan0~7_combout  = (((\enc|LessThan0~6_combout ) # (\enc|LessThan0~3_combout )) # (!\enc|count_reg [15])) # (!\enc|count_reg [16])

	.clk(gnd),
	.dataa(\enc|count_reg [16]),
	.datab(\enc|count_reg [15]),
	.datac(\enc|LessThan0~6_combout ),
	.datad(\enc|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~7 .lut_mask = "fff7";
defparam \enc|LessThan0~7 .operation_mode = "normal";
defparam \enc|LessThan0~7 .output_mode = "comb_only";
defparam \enc|LessThan0~7 .register_cascade_mode = "off";
defparam \enc|LessThan0~7 .sum_lutc_input = "datac";
defparam \enc|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \enc|LessThan0~12 (
// Equation(s):
// \enc|LessThan0~12_combout  = ((\enc|LessThan0~8_combout  & (\enc|LessThan0~11_combout  & \enc|LessThan0~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|LessThan0~8_combout ),
	.datac(\enc|LessThan0~11_combout ),
	.datad(\enc|LessThan0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~12 .lut_mask = "c000";
defparam \enc|LessThan0~12 .operation_mode = "normal";
defparam \enc|LessThan0~12 .output_mode = "comb_only";
defparam \enc|LessThan0~12 .register_cascade_mode = "off";
defparam \enc|LessThan0~12 .sum_lutc_input = "datac";
defparam \enc|LessThan0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \enc|out_200hz (
// Equation(s):
// \enc|out_200hz~regout  = DFFEAS(\enc|out_200hz~regout  $ (((\enable_enc~regout  & ((!\enc|LessThan0~12_combout ) # (!\enc|LessThan0~7_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\enc|out_200hz~regout ),
	.datab(\enable_enc~regout ),
	.datac(\enc|LessThan0~7_combout ),
	.datad(\enc|LessThan0~12_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|out_200hz~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|out_200hz .lut_mask = "a666";
defparam \enc|out_200hz .operation_mode = "normal";
defparam \enc|out_200hz .output_mode = "reg_only";
defparam \enc|out_200hz .register_cascade_mode = "off";
defparam \enc|out_200hz .sum_lutc_input = "datac";
defparam \enc|out_200hz .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \enc|Phase90_Count[0] (
// Equation(s):
// \enc|Phase90_Count [0] = DFFEAS((((!\enc|Phase90_Count [0]))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|Phase90_Count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|Phase90_Count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Phase90_Count[0] .lut_mask = "00ff";
defparam \enc|Phase90_Count[0] .operation_mode = "normal";
defparam \enc|Phase90_Count[0] .output_mode = "reg_only";
defparam \enc|Phase90_Count[0] .register_cascade_mode = "off";
defparam \enc|Phase90_Count[0] .sum_lutc_input = "datac";
defparam \enc|Phase90_Count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \enc|Phase90_Count[1] (
// Equation(s):
// \enc|Phase90_Count [1] = DFFEAS((\enc|Phase90_Count [0] $ (((\enc|Phase90_Count [1])))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|Phase90_Count [0]),
	.datac(vcc),
	.datad(\enc|Phase90_Count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|Phase90_Count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Phase90_Count[1] .lut_mask = "33cc";
defparam \enc|Phase90_Count[1] .operation_mode = "normal";
defparam \enc|Phase90_Count[1] .output_mode = "reg_only";
defparam \enc|Phase90_Count[1] .register_cascade_mode = "off";
defparam \enc|Phase90_Count[1] .sum_lutc_input = "datac";
defparam \enc|Phase90_Count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \enc|phb_reg (
// Equation(s):
// \enc|phb_reg~regout  = DFFEAS((\rst_n~combout  & ((\enc|Phase90_Count [0] & ((!\enc|Phase90_Count [1]))) # (!\enc|Phase90_Count [0] & (\enc|phb_reg~regout )))) # (!\rst_n~combout  & (((\enc|phb_reg~regout )))), GLOBAL(\enc|out_200hz~regout ), VCC, , , , , 
// , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\rst_n~combout ),
	.datab(\enc|Phase90_Count [0]),
	.datac(\enc|phb_reg~regout ),
	.datad(\enc|Phase90_Count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|phb_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|phb_reg .lut_mask = "70f8";
defparam \enc|phb_reg .operation_mode = "normal";
defparam \enc|phb_reg .output_mode = "reg_only";
defparam \enc|phb_reg .register_cascade_mode = "off";
defparam \enc|phb_reg .sum_lutc_input = "datac";
defparam \enc|phb_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell linkENC(
// Equation(s):
// \linkENC~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \Equal2~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~7 ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkENC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkENC.lut_mask = "0000";
defparam linkENC.operation_mode = "normal";
defparam linkENC.output_mode = "reg_only";
defparam linkENC.register_cascade_mode = "off";
defparam linkENC.sum_lutc_input = "datac";
defparam linkENC.synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \enc|pha_reg (
// Equation(s):
// \enc|pha_reg~regout  = DFFEAS((\rst_n~combout  & ((\enc|Phase90_Count [0] & (\enc|pha_reg~regout )) # (!\enc|Phase90_Count [0] & ((!\enc|Phase90_Count [1]))))) # (!\rst_n~combout  & (((\enc|pha_reg~regout )))), GLOBAL(\enc|out_200hz~regout ), VCC, , , , , 
// , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\rst_n~combout ),
	.datab(\enc|Phase90_Count [0]),
	.datac(\enc|pha_reg~regout ),
	.datad(\enc|Phase90_Count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_reg .lut_mask = "d0f2";
defparam \enc|pha_reg .operation_mode = "normal";
defparam \enc|pha_reg .output_mode = "reg_only";
defparam \enc|pha_reg .register_cascade_mode = "off";
defparam \enc|pha_reg .sum_lutc_input = "datac";
defparam \enc|pha_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \enc|pha_count[0] (
// Equation(s):
// \enc|pha_count [0] = DFFEAS(((!\enc|pha_count [0])), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[0]~1  = CARRY(((\enc|pha_count [0])))
// \enc|pha_count[0]~1COUT1_24  = CARRY(((\enc|pha_count [0])))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [0]),
	.cout(),
	.cout0(\enc|pha_count[0]~1 ),
	.cout1(\enc|pha_count[0]~1COUT1_24 ));
// synopsys translate_off
defparam \enc|pha_count[0] .lut_mask = "33cc";
defparam \enc|pha_count[0] .operation_mode = "arithmetic";
defparam \enc|pha_count[0] .output_mode = "reg_only";
defparam \enc|pha_count[0] .register_cascade_mode = "off";
defparam \enc|pha_count[0] .sum_lutc_input = "datac";
defparam \enc|pha_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \enc|pha_count[1] (
// Equation(s):
// \enc|pha_count [1] = DFFEAS((\enc|pha_count [1] $ ((\enc|pha_count[0]~1 ))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[1]~3  = CARRY(((!\enc|pha_count[0]~1 ) # (!\enc|pha_count [1])))
// \enc|pha_count[1]~3COUT1_26  = CARRY(((!\enc|pha_count[0]~1COUT1_24 ) # (!\enc|pha_count [1])))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[0]~1 ),
	.cin1(\enc|pha_count[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [1]),
	.cout(),
	.cout0(\enc|pha_count[1]~3 ),
	.cout1(\enc|pha_count[1]~3COUT1_26 ));
// synopsys translate_off
defparam \enc|pha_count[1] .cin0_used = "true";
defparam \enc|pha_count[1] .cin1_used = "true";
defparam \enc|pha_count[1] .lut_mask = "3c3f";
defparam \enc|pha_count[1] .operation_mode = "arithmetic";
defparam \enc|pha_count[1] .output_mode = "reg_only";
defparam \enc|pha_count[1] .register_cascade_mode = "off";
defparam \enc|pha_count[1] .sum_lutc_input = "cin";
defparam \enc|pha_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \enc|pha_count[2] (
// Equation(s):
// \enc|pha_count [2] = DFFEAS((\enc|pha_count [2] $ ((!\enc|pha_count[1]~3 ))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[2]~5  = CARRY(((\enc|pha_count [2] & !\enc|pha_count[1]~3 )))
// \enc|pha_count[2]~5COUT1_28  = CARRY(((\enc|pha_count [2] & !\enc|pha_count[1]~3COUT1_26 )))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[1]~3 ),
	.cin1(\enc|pha_count[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [2]),
	.cout(),
	.cout0(\enc|pha_count[2]~5 ),
	.cout1(\enc|pha_count[2]~5COUT1_28 ));
// synopsys translate_off
defparam \enc|pha_count[2] .cin0_used = "true";
defparam \enc|pha_count[2] .cin1_used = "true";
defparam \enc|pha_count[2] .lut_mask = "c30c";
defparam \enc|pha_count[2] .operation_mode = "arithmetic";
defparam \enc|pha_count[2] .output_mode = "reg_only";
defparam \enc|pha_count[2] .register_cascade_mode = "off";
defparam \enc|pha_count[2] .sum_lutc_input = "cin";
defparam \enc|pha_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \enc|pha_count[3] (
// Equation(s):
// \enc|pha_count [3] = DFFEAS(\enc|pha_count [3] $ ((((\enc|pha_count[2]~5 )))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[3]~7  = CARRY(((!\enc|pha_count[2]~5 )) # (!\enc|pha_count [3]))
// \enc|pha_count[3]~7COUT1_30  = CARRY(((!\enc|pha_count[2]~5COUT1_28 )) # (!\enc|pha_count [3]))

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[2]~5 ),
	.cin1(\enc|pha_count[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [3]),
	.cout(),
	.cout0(\enc|pha_count[3]~7 ),
	.cout1(\enc|pha_count[3]~7COUT1_30 ));
// synopsys translate_off
defparam \enc|pha_count[3] .cin0_used = "true";
defparam \enc|pha_count[3] .cin1_used = "true";
defparam \enc|pha_count[3] .lut_mask = "5a5f";
defparam \enc|pha_count[3] .operation_mode = "arithmetic";
defparam \enc|pha_count[3] .output_mode = "reg_only";
defparam \enc|pha_count[3] .register_cascade_mode = "off";
defparam \enc|pha_count[3] .sum_lutc_input = "cin";
defparam \enc|pha_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \enc|pha_count[4] (
// Equation(s):
// \enc|pha_count [4] = DFFEAS((\enc|pha_count [4] $ ((!\enc|pha_count[3]~7 ))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[4]~9  = CARRY(((\enc|pha_count [4] & !\enc|pha_count[3]~7COUT1_30 )))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[3]~7 ),
	.cin1(\enc|pha_count[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [4]),
	.cout(\enc|pha_count[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count[4] .cin0_used = "true";
defparam \enc|pha_count[4] .cin1_used = "true";
defparam \enc|pha_count[4] .lut_mask = "c30c";
defparam \enc|pha_count[4] .operation_mode = "arithmetic";
defparam \enc|pha_count[4] .output_mode = "reg_only";
defparam \enc|pha_count[4] .register_cascade_mode = "off";
defparam \enc|pha_count[4] .sum_lutc_input = "cin";
defparam \enc|pha_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \enc|pha_count[5] (
// Equation(s):
// \enc|pha_count [5] = DFFEAS(\enc|pha_count [5] $ ((((\enc|pha_count[4]~9 )))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[5]~11  = CARRY(((!\enc|pha_count[4]~9 )) # (!\enc|pha_count [5]))
// \enc|pha_count[5]~11COUT1_32  = CARRY(((!\enc|pha_count[4]~9 )) # (!\enc|pha_count [5]))

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\enc|pha_count[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [5]),
	.cout(),
	.cout0(\enc|pha_count[5]~11 ),
	.cout1(\enc|pha_count[5]~11COUT1_32 ));
// synopsys translate_off
defparam \enc|pha_count[5] .cin_used = "true";
defparam \enc|pha_count[5] .lut_mask = "5a5f";
defparam \enc|pha_count[5] .operation_mode = "arithmetic";
defparam \enc|pha_count[5] .output_mode = "reg_only";
defparam \enc|pha_count[5] .register_cascade_mode = "off";
defparam \enc|pha_count[5] .sum_lutc_input = "cin";
defparam \enc|pha_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \enc|pha_count[6] (
// Equation(s):
// \enc|pha_count [6] = DFFEAS((\enc|pha_count [6] $ ((!(!\enc|pha_count[4]~9  & \enc|pha_count[5]~11 ) # (\enc|pha_count[4]~9  & \enc|pha_count[5]~11COUT1_32 )))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[6]~13  = CARRY(((\enc|pha_count [6] & !\enc|pha_count[5]~11 )))
// \enc|pha_count[6]~13COUT1_34  = CARRY(((\enc|pha_count [6] & !\enc|pha_count[5]~11COUT1_32 )))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\enc|pha_count[4]~9 ),
	.cin0(\enc|pha_count[5]~11 ),
	.cin1(\enc|pha_count[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [6]),
	.cout(),
	.cout0(\enc|pha_count[6]~13 ),
	.cout1(\enc|pha_count[6]~13COUT1_34 ));
// synopsys translate_off
defparam \enc|pha_count[6] .cin0_used = "true";
defparam \enc|pha_count[6] .cin1_used = "true";
defparam \enc|pha_count[6] .cin_used = "true";
defparam \enc|pha_count[6] .lut_mask = "c30c";
defparam \enc|pha_count[6] .operation_mode = "arithmetic";
defparam \enc|pha_count[6] .output_mode = "reg_only";
defparam \enc|pha_count[6] .register_cascade_mode = "off";
defparam \enc|pha_count[6] .sum_lutc_input = "cin";
defparam \enc|pha_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \enc|pha_count[7] (
// Equation(s):
// \enc|pha_count [7] = DFFEAS(\enc|pha_count [7] $ (((((!\enc|pha_count[4]~9  & \enc|pha_count[6]~13 ) # (\enc|pha_count[4]~9  & \enc|pha_count[6]~13COUT1_34 ))))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , \enc|LessThan1~0_combout , 
// )

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\enc|pha_count[4]~9 ),
	.cin0(\enc|pha_count[6]~13 ),
	.cin1(\enc|pha_count[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count[7] .cin0_used = "true";
defparam \enc|pha_count[7] .cin1_used = "true";
defparam \enc|pha_count[7] .cin_used = "true";
defparam \enc|pha_count[7] .lut_mask = "5a5a";
defparam \enc|pha_count[7] .operation_mode = "normal";
defparam \enc|pha_count[7] .output_mode = "reg_only";
defparam \enc|pha_count[7] .register_cascade_mode = "off";
defparam \enc|pha_count[7] .sum_lutc_input = "cin";
defparam \enc|pha_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \enc|Equal1~1 (
// Equation(s):
// \enc|Equal1~1_combout  = ((!\enc|pha_count [7] & (!\enc|pha_count [5] & !\enc|pha_count [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|pha_count [7]),
	.datac(\enc|pha_count [5]),
	.datad(\enc|pha_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Equal1~1 .lut_mask = "0003";
defparam \enc|Equal1~1 .operation_mode = "normal";
defparam \enc|Equal1~1 .output_mode = "comb_only";
defparam \enc|Equal1~1 .register_cascade_mode = "off";
defparam \enc|Equal1~1 .sum_lutc_input = "datac";
defparam \enc|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \enc|LessThan1~0 (
// Equation(s):
// \enc|LessThan1~0_combout  = ((\enc|pha_count [4] & (\enc|pha_count [3] & !\enc|Equal1~0_combout ))) # (!\enc|Equal1~1_combout )

	.clk(gnd),
	.dataa(\enc|pha_count [4]),
	.datab(\enc|pha_count [3]),
	.datac(\enc|Equal1~0_combout ),
	.datad(\enc|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan1~0 .lut_mask = "08ff";
defparam \enc|LessThan1~0 .operation_mode = "normal";
defparam \enc|LessThan1~0 .output_mode = "comb_only";
defparam \enc|LessThan1~0 .register_cascade_mode = "off";
defparam \enc|LessThan1~0 .sum_lutc_input = "datac";
defparam \enc|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \enc|Equal1~0 (
// Equation(s):
// \enc|Equal1~0_combout  = ((!\enc|pha_count [2] & (!\enc|pha_count [0] & !\enc|pha_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|pha_count [2]),
	.datac(\enc|pha_count [0]),
	.datad(\enc|pha_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Equal1~0 .lut_mask = "0003";
defparam \enc|Equal1~0 .operation_mode = "normal";
defparam \enc|Equal1~0 .output_mode = "comb_only";
defparam \enc|Equal1~0 .register_cascade_mode = "off";
defparam \enc|Equal1~0 .sum_lutc_input = "datac";
defparam \enc|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \enc|index_reg (
// Equation(s):
// \enc|index_reg~regout  = DFFEAS((\enc|Equal1~0_combout  & (\enc|pha_count [4] & (\enc|pha_count [3] & \enc|Equal1~1_combout ))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|Equal1~0_combout ),
	.datab(\enc|pha_count [4]),
	.datac(\enc|pha_count [3]),
	.datad(\enc|Equal1~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|index_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|index_reg .lut_mask = "8000";
defparam \enc|index_reg .operation_mode = "normal";
defparam \enc|index_reg .output_mode = "reg_only";
defparam \enc|index_reg .register_cascade_mode = "off";
defparam \enc|index_reg .sum_lutc_input = "datac";
defparam \enc|index_reg .synch_mode = "off";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rs232_tx~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(rs232_tx));
// synopsys translate_off
defparam \rs232_tx~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[56]~I (
	.datain(\enc|phb_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusA[56]));
// synopsys translate_off
defparam \BusA[56]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[57]~I (
	.datain(\enc|pha_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusA[57]));
// synopsys translate_off
defparam \BusA[57]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[97]~I (
	.datain(\BusB[96]~0 ),
	.oe(vcc),
	.combout(),
	.padio(BusB[97]));
// synopsys translate_off
defparam \BusB[97]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[98]~I (
	.datain(\enc|index_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusB[98]));
// synopsys translate_off
defparam \BusB[98]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
