{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447838355720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447838355735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 10:19:15 2015 " "Processing started: Wed Nov 18 10:19:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447838355735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447838355735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counterTest -c counterTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off counterTest -c counterTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447838355735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447838356735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio-Behaviour " "Found design unit 1: audio-Behaviour" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382882 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838382882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/decounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/decounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decounter-Behaviour " "Found design unit 1: decounter-Behaviour" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382890 ""} { "Info" "ISGN_ENTITY_NAME" "1 decounter " "Found entity 1: decounter" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838382890 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv ../02_Projektaufgabe_2/freqDiv.vhd " "Entity \"freqDiv\" obtained from \"../02_Projektaufgabe_2/freqDiv.vhd\" instead of from Quartus II megafunction library" {  } { { "../02_Projektaufgabe_2/freqDiv.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/freqDiv.vhd" 15 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1447838382894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv-Behaviour " "Found design unit 1: freqDiv-Behaviour" {  } { { "../02_Projektaufgabe_2/freqDiv.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/freqDiv.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382894 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv " "Found entity 1: freqDiv" {  } { { "../02_Projektaufgabe_2/freqDiv.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/freqDiv.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838382894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Behaviour " "Found design unit 1: timer-Behaviour" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382902 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838382902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behaviour " "Found design unit 1: display-Behaviour" {  } { { "../02_Projektaufgabe_2/display.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/display.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382910 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../02_Projektaufgabe_2/display.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/display.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838382910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382914 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838382914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838382914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447838383190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:clock1Hz " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:clock1Hz\"" {  } { { "../02_Projektaufgabe_2/timer.vhd" "clock1Hz" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838383194 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state freqDiv.vhd(52) " "VHDL Process Statement warning at freqDiv.vhd(52): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/freqDiv.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/freqDiv.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383198 "|timer|freqDiv:clock1Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "../02_Projektaufgabe_2/timer.vhd" "count" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838383206 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pushSec counter.vhd(66) " "VHDL Process Statement warning at counter.vhd(66): signal \"pushSec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countSec counter.vhd(70) " "VHDL Process Statement warning at counter.vhd(70): signal \"countSec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pushMin counter.vhd(74) " "VHDL Process Statement warning at counter.vhd(74): signal \"pushMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countMin counter.vhd(78) " "VHDL Process Statement warning at counter.vhd(78): signal \"countMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countMin counter.vhd(87) " "VHDL Process Statement warning at counter.vhd(87): signal \"countMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countSec counter.vhd(87) " "VHDL Process Statement warning at counter.vhd(87): signal \"countSec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internCount counter.vhd(90) " "VHDL Process Statement warning at counter.vhd(90): signal \"internCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internCount counter.vhd(96) " "VHDL Process Statement warning at counter.vhd(96): signal \"internCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pushSec counter.vhd(46) " "VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable \"pushSec\", which holds its previous value in one or more paths through the process" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pushMin counter.vhd(46) " "VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable \"pushMin\", which holds its previous value in one or more paths through the process" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countSec counter.vhd(46) " "VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable \"countSec\", which holds its previous value in one or more paths through the process" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countMin counter.vhd(46) " "VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable \"countMin\", which holds its previous value in one or more paths through the process" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[0\] counter.vhd(46) " "Inferred latch for \"countMin\[0\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[1\] counter.vhd(46) " "Inferred latch for \"countMin\[1\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[2\] counter.vhd(46) " "Inferred latch for \"countMin\[2\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[3\] counter.vhd(46) " "Inferred latch for \"countMin\[3\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[4\] counter.vhd(46) " "Inferred latch for \"countMin\[4\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[5\] counter.vhd(46) " "Inferred latch for \"countMin\[5\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[6\] counter.vhd(46) " "Inferred latch for \"countMin\[6\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383210 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[7\] counter.vhd(46) " "Inferred latch for \"countMin\[7\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[8\] counter.vhd(46) " "Inferred latch for \"countMin\[8\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[9\] counter.vhd(46) " "Inferred latch for \"countMin\[9\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[10\] counter.vhd(46) " "Inferred latch for \"countMin\[10\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[11\] counter.vhd(46) " "Inferred latch for \"countMin\[11\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[12\] counter.vhd(46) " "Inferred latch for \"countMin\[12\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[13\] counter.vhd(46) " "Inferred latch for \"countMin\[13\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[14\] counter.vhd(46) " "Inferred latch for \"countMin\[14\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[15\] counter.vhd(46) " "Inferred latch for \"countMin\[15\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[16\] counter.vhd(46) " "Inferred latch for \"countMin\[16\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[17\] counter.vhd(46) " "Inferred latch for \"countMin\[17\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[18\] counter.vhd(46) " "Inferred latch for \"countMin\[18\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[19\] counter.vhd(46) " "Inferred latch for \"countMin\[19\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[20\] counter.vhd(46) " "Inferred latch for \"countMin\[20\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[21\] counter.vhd(46) " "Inferred latch for \"countMin\[21\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[22\] counter.vhd(46) " "Inferred latch for \"countMin\[22\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[23\] counter.vhd(46) " "Inferred latch for \"countMin\[23\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[24\] counter.vhd(46) " "Inferred latch for \"countMin\[24\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[25\] counter.vhd(46) " "Inferred latch for \"countMin\[25\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[26\] counter.vhd(46) " "Inferred latch for \"countMin\[26\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[27\] counter.vhd(46) " "Inferred latch for \"countMin\[27\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[28\] counter.vhd(46) " "Inferred latch for \"countMin\[28\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[29\] counter.vhd(46) " "Inferred latch for \"countMin\[29\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[30\] counter.vhd(46) " "Inferred latch for \"countMin\[30\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countMin\[31\] counter.vhd(46) " "Inferred latch for \"countMin\[31\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[0\] counter.vhd(46) " "Inferred latch for \"countSec\[0\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[1\] counter.vhd(46) " "Inferred latch for \"countSec\[1\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[2\] counter.vhd(46) " "Inferred latch for \"countSec\[2\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[3\] counter.vhd(46) " "Inferred latch for \"countSec\[3\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[4\] counter.vhd(46) " "Inferred latch for \"countSec\[4\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383214 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[5\] counter.vhd(46) " "Inferred latch for \"countSec\[5\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[6\] counter.vhd(46) " "Inferred latch for \"countSec\[6\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[7\] counter.vhd(46) " "Inferred latch for \"countSec\[7\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[8\] counter.vhd(46) " "Inferred latch for \"countSec\[8\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[9\] counter.vhd(46) " "Inferred latch for \"countSec\[9\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[10\] counter.vhd(46) " "Inferred latch for \"countSec\[10\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[11\] counter.vhd(46) " "Inferred latch for \"countSec\[11\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[12\] counter.vhd(46) " "Inferred latch for \"countSec\[12\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[13\] counter.vhd(46) " "Inferred latch for \"countSec\[13\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[14\] counter.vhd(46) " "Inferred latch for \"countSec\[14\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[15\] counter.vhd(46) " "Inferred latch for \"countSec\[15\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[16\] counter.vhd(46) " "Inferred latch for \"countSec\[16\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[17\] counter.vhd(46) " "Inferred latch for \"countSec\[17\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[18\] counter.vhd(46) " "Inferred latch for \"countSec\[18\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[19\] counter.vhd(46) " "Inferred latch for \"countSec\[19\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[20\] counter.vhd(46) " "Inferred latch for \"countSec\[20\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[21\] counter.vhd(46) " "Inferred latch for \"countSec\[21\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[22\] counter.vhd(46) " "Inferred latch for \"countSec\[22\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[23\] counter.vhd(46) " "Inferred latch for \"countSec\[23\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[24\] counter.vhd(46) " "Inferred latch for \"countSec\[24\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[25\] counter.vhd(46) " "Inferred latch for \"countSec\[25\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[26\] counter.vhd(46) " "Inferred latch for \"countSec\[26\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[27\] counter.vhd(46) " "Inferred latch for \"countSec\[27\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[28\] counter.vhd(46) " "Inferred latch for \"countSec\[28\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[29\] counter.vhd(46) " "Inferred latch for \"countSec\[29\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[30\] counter.vhd(46) " "Inferred latch for \"countSec\[30\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSec\[31\] counter.vhd(46) " "Inferred latch for \"countSec\[31\]\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushMin counter.vhd(46) " "Inferred latch for \"pushMin\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushSec counter.vhd(46) " "Inferred latch for \"pushSec\" at counter.vhd(46)" {  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447838383218 "|timer|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decounter decounter:decount " "Elaborating entity \"decounter\" for hierarchy \"decounter:decount\"" {  } { { "../02_Projektaufgabe_2/timer.vhd" "decount" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838383222 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countVal decounter.vhd(47) " "VHDL Process Statement warning at decounter.vhd(47): signal \"countVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383226 "|timer|decounter:decount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countVal decounter.vhd(51) " "VHDL Process Statement warning at decounter.vhd(51): signal \"countVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383226 "|timer|decounter:decount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internCount decounter.vhd(73) " "VHDL Process Statement warning at decounter.vhd(73): signal \"internCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383226 "|timer|decounter:decount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dispSnSec " "Elaborating entity \"display\" for hierarchy \"display:dispSnSec\"" {  } { { "../02_Projektaufgabe_2/timer.vhd" "dispSnSec" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838383230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:bipper " "Elaborating entity \"audio\" for hierarchy \"audio:bipper\"" {  } { { "../02_Projektaufgabe_2/timer.vhd" "bipper" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838383246 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeOver audio.vhd(44) " "VHDL Process Statement warning at audio.vhd(44): signal \"timeOver\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383254 "|timer|audio:bipper"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeOver audio.vhd(85) " "VHDL Process Statement warning at audio.vhd(85): signal \"timeOver\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447838383254 "|timer|audio:bipper"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decounter:decount\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decounter:decount\|Mod0\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "Mod0" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decounter:decount\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decounter:decount\|Mod1\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "Mod1" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decounter:decount\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decounter:decount\|Mod2\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "Mod2" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decounter:decount\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decounter:decount\|Div2\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "Div2" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decounter:decount\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decounter:decount\|Div1\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "Div1" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decounter:decount\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decounter:decount\|Div0\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "Div0" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386023 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1447838386023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decounter:decount\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decounter:decount\|lpm_divide:Mod0\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decounter:decount\|lpm_divide:Mod0 " "Instantiated megafunction \"decounter:decount\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386151 ""}  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447838386151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838386303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838386303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838386335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838386335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838386575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838386575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838386775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838386775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838386907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838386907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838386935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838386935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decounter:decount\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"decounter:decount\|lpm_divide:Mod1\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838386963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decounter:decount\|lpm_divide:Mod1 " "Instantiated megafunction \"decounter:decount\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838386963 ""}  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447838386963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decounter:decount\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"decounter:decount\|lpm_divide:Mod2\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838387007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decounter:decount\|lpm_divide:Mod2 " "Instantiated megafunction \"decounter:decount\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387007 ""}  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447838387007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decounter:decount\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"decounter:decount\|lpm_divide:Div2\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838387047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decounter:decount\|lpm_divide:Div2 " "Instantiated megafunction \"decounter:decount\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387051 ""}  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447838387051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decounter:decount\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"decounter:decount\|lpm_divide:Div1\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838387471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decounter:decount\|lpm_divide:Div1 " "Instantiated megafunction \"decounter:decount\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838387475 ""}  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447838387475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_r0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838387851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838387851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_4v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838388003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838388003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decounter:decount\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decounter:decount\|lpm_divide:Div0\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838388035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decounter:decount\|lpm_divide:Div0 " "Instantiated megafunction \"decounter:decount\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838388035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838388035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838388035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838388035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447838388035 ""}  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447838388035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62p " "Found entity 1: lpm_divide_62p" {  } { { "db/lpm_divide_62p.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_62p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838388211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838388211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838388243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838388243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838388463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838388463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_f0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447838388563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447838388563 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "186 " "Ignored 186 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "186 " "Ignored 186 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1447838392740 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1447838392740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[0\] " "Latch counter:count\|countSec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392822 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[1\] " "Latch counter:count\|countSec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392822 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[28\] " "Latch counter:count\|countMin\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392822 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[27\] " "Latch counter:count\|countMin\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392822 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[26\] " "Latch counter:count\|countMin\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392822 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[25\] " "Latch counter:count\|countMin\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[24\] " "Latch counter:count\|countMin\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[23\] " "Latch counter:count\|countMin\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[22\] " "Latch counter:count\|countMin\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[21\] " "Latch counter:count\|countMin\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[20\] " "Latch counter:count\|countMin\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[19\] " "Latch counter:count\|countMin\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[18\] " "Latch counter:count\|countMin\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392838 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[17\] " "Latch counter:count\|countMin\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[16\] " "Latch counter:count\|countMin\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[15\] " "Latch counter:count\|countMin\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[14\] " "Latch counter:count\|countMin\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[13\] " "Latch counter:count\|countMin\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[12\] " "Latch counter:count\|countMin\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[11\] " "Latch counter:count\|countMin\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392845 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[10\] " "Latch counter:count\|countMin\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[9\] " "Latch counter:count\|countMin\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[8\] " "Latch counter:count\|countMin\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[7\] " "Latch counter:count\|countMin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[6\] " "Latch counter:count\|countMin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[5\] " "Latch counter:count\|countMin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[4\] " "Latch counter:count\|countMin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392849 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[3\] " "Latch counter:count\|countMin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392853 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[2\] " "Latch counter:count\|countMin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392853 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[1\] " "Latch counter:count\|countMin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392853 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[0\] " "Latch counter:count\|countMin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392853 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[30\] " "Latch counter:count\|countSec\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392853 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[29\] " "Latch counter:count\|countSec\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392853 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[28\] " "Latch counter:count\|countSec\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392857 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[27\] " "Latch counter:count\|countSec\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392857 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[26\] " "Latch counter:count\|countSec\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392857 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[25\] " "Latch counter:count\|countSec\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392857 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[24\] " "Latch counter:count\|countSec\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392857 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[23\] " "Latch counter:count\|countSec\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392857 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[22\] " "Latch counter:count\|countSec\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[21\] " "Latch counter:count\|countSec\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[20\] " "Latch counter:count\|countSec\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[19\] " "Latch counter:count\|countSec\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[18\] " "Latch counter:count\|countSec\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[17\] " "Latch counter:count\|countSec\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[16\] " "Latch counter:count\|countSec\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[15\] " "Latch counter:count\|countSec\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[14\] " "Latch counter:count\|countSec\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392861 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[13\] " "Latch counter:count\|countSec\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[12\] " "Latch counter:count\|countSec\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[11\] " "Latch counter:count\|countSec\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[10\] " "Latch counter:count\|countSec\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[9\] " "Latch counter:count\|countSec\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[8\] " "Latch counter:count\|countSec\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[7\] " "Latch counter:count\|countSec\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[6\] " "Latch counter:count\|countSec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392865 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[5\] " "Latch counter:count\|countSec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[4\] " "Latch counter:count\|countSec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[3\] " "Latch counter:count\|countSec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[2\] " "Latch counter:count\|countSec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countMin\[29\] " "Latch counter:count\|countMin\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|countSec\[31\] " "Latch counter:count\|countSec\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|pushSec " "Latch counter:count\|pushSec has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incSecBtn " "Ports D and ENA on the latch are fed by the same signal incSecBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392869 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:count\|pushMin " "Latch counter:count\|pushMin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA incMinBtn " "Ports D and ENA on the latch are fed by the same signal incMinBtn" {  } { { "../02_Projektaufgabe_2/timer.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447838392873 ""}  } { { "../02_Projektaufgabe_2/counter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447838392873 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|bipLed\[0\] audio:bipper\|bipLed\[0\]~_emulated audio:bipper\|bipLed\[0\]~1 " "Register \"audio:bipper\|bipLed\[0\]\" is converted into an equivalent circuit using register \"audio:bipper\|bipLed\[0\]~_emulated\" and latch \"audio:bipper\|bipLed\[0\]~1\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|bipLed[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[0\] decounter:decount\|internCount\[0\]~_emulated decounter:decount\|internCount\[0\]~1 " "Register \"decounter:decount\|internCount\[0\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[0\]~_emulated\" and latch \"decounter:decount\|internCount\[0\]~1\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[1\] decounter:decount\|internCount\[1\]~_emulated decounter:decount\|internCount\[1\]~5 " "Register \"decounter:decount\|internCount\[1\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[1\]~_emulated\" and latch \"decounter:decount\|internCount\[1\]~5\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[2\] decounter:decount\|internCount\[2\]~_emulated decounter:decount\|internCount\[2\]~9 " "Register \"decounter:decount\|internCount\[2\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[2\]~_emulated\" and latch \"decounter:decount\|internCount\[2\]~9\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[3\] decounter:decount\|internCount\[3\]~_emulated decounter:decount\|internCount\[3\]~13 " "Register \"decounter:decount\|internCount\[3\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[3\]~_emulated\" and latch \"decounter:decount\|internCount\[3\]~13\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[4\] decounter:decount\|internCount\[4\]~_emulated decounter:decount\|internCount\[4\]~17 " "Register \"decounter:decount\|internCount\[4\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[4\]~_emulated\" and latch \"decounter:decount\|internCount\[4\]~17\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[5\] decounter:decount\|internCount\[5\]~_emulated decounter:decount\|internCount\[5\]~21 " "Register \"decounter:decount\|internCount\[5\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[5\]~_emulated\" and latch \"decounter:decount\|internCount\[5\]~21\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[6\] decounter:decount\|internCount\[6\]~_emulated decounter:decount\|internCount\[6\]~25 " "Register \"decounter:decount\|internCount\[6\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[6\]~_emulated\" and latch \"decounter:decount\|internCount\[6\]~25\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[7\] decounter:decount\|internCount\[7\]~_emulated decounter:decount\|internCount\[7\]~29 " "Register \"decounter:decount\|internCount\[7\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[7\]~_emulated\" and latch \"decounter:decount\|internCount\[7\]~29\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[8\] decounter:decount\|internCount\[8\]~_emulated decounter:decount\|internCount\[8\]~33 " "Register \"decounter:decount\|internCount\[8\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[8\]~_emulated\" and latch \"decounter:decount\|internCount\[8\]~33\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[9\] decounter:decount\|internCount\[9\]~_emulated decounter:decount\|internCount\[9\]~37 " "Register \"decounter:decount\|internCount\[9\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[9\]~_emulated\" and latch \"decounter:decount\|internCount\[9\]~37\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[10\] decounter:decount\|internCount\[10\]~_emulated decounter:decount\|internCount\[10\]~41 " "Register \"decounter:decount\|internCount\[10\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[10\]~_emulated\" and latch \"decounter:decount\|internCount\[10\]~41\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[11\] decounter:decount\|internCount\[11\]~_emulated decounter:decount\|internCount\[11\]~45 " "Register \"decounter:decount\|internCount\[11\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[11\]~_emulated\" and latch \"decounter:decount\|internCount\[11\]~45\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[12\] decounter:decount\|internCount\[12\]~_emulated decounter:decount\|internCount\[12\]~49 " "Register \"decounter:decount\|internCount\[12\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[12\]~_emulated\" and latch \"decounter:decount\|internCount\[12\]~49\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[13\] decounter:decount\|internCount\[13\]~_emulated decounter:decount\|internCount\[13\]~53 " "Register \"decounter:decount\|internCount\[13\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[13\]~_emulated\" and latch \"decounter:decount\|internCount\[13\]~53\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[14\] decounter:decount\|internCount\[14\]~_emulated decounter:decount\|internCount\[14\]~57 " "Register \"decounter:decount\|internCount\[14\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[14\]~_emulated\" and latch \"decounter:decount\|internCount\[14\]~57\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[15\] decounter:decount\|internCount\[15\]~_emulated decounter:decount\|internCount\[15\]~61 " "Register \"decounter:decount\|internCount\[15\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[15\]~_emulated\" and latch \"decounter:decount\|internCount\[15\]~61\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[16\] decounter:decount\|internCount\[16\]~_emulated decounter:decount\|internCount\[16\]~65 " "Register \"decounter:decount\|internCount\[16\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[16\]~_emulated\" and latch \"decounter:decount\|internCount\[16\]~65\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[17\] decounter:decount\|internCount\[17\]~_emulated decounter:decount\|internCount\[17\]~69 " "Register \"decounter:decount\|internCount\[17\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[17\]~_emulated\" and latch \"decounter:decount\|internCount\[17\]~69\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[18\] decounter:decount\|internCount\[18\]~_emulated decounter:decount\|internCount\[18\]~73 " "Register \"decounter:decount\|internCount\[18\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[18\]~_emulated\" and latch \"decounter:decount\|internCount\[18\]~73\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[19\] decounter:decount\|internCount\[19\]~_emulated decounter:decount\|internCount\[19\]~77 " "Register \"decounter:decount\|internCount\[19\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[19\]~_emulated\" and latch \"decounter:decount\|internCount\[19\]~77\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[20\] decounter:decount\|internCount\[20\]~_emulated decounter:decount\|internCount\[20\]~81 " "Register \"decounter:decount\|internCount\[20\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[20\]~_emulated\" and latch \"decounter:decount\|internCount\[20\]~81\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[21\] decounter:decount\|internCount\[21\]~_emulated decounter:decount\|internCount\[21\]~85 " "Register \"decounter:decount\|internCount\[21\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[21\]~_emulated\" and latch \"decounter:decount\|internCount\[21\]~85\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[22\] decounter:decount\|internCount\[22\]~_emulated decounter:decount\|internCount\[22\]~89 " "Register \"decounter:decount\|internCount\[22\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[22\]~_emulated\" and latch \"decounter:decount\|internCount\[22\]~89\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[23\] decounter:decount\|internCount\[23\]~_emulated decounter:decount\|internCount\[23\]~93 " "Register \"decounter:decount\|internCount\[23\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[23\]~_emulated\" and latch \"decounter:decount\|internCount\[23\]~93\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[24\] decounter:decount\|internCount\[24\]~_emulated decounter:decount\|internCount\[24\]~97 " "Register \"decounter:decount\|internCount\[24\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[24\]~_emulated\" and latch \"decounter:decount\|internCount\[24\]~97\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[25\] decounter:decount\|internCount\[25\]~_emulated decounter:decount\|internCount\[25\]~101 " "Register \"decounter:decount\|internCount\[25\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[25\]~_emulated\" and latch \"decounter:decount\|internCount\[25\]~101\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[26\] decounter:decount\|internCount\[26\]~_emulated decounter:decount\|internCount\[26\]~105 " "Register \"decounter:decount\|internCount\[26\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[26\]~_emulated\" and latch \"decounter:decount\|internCount\[26\]~105\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[27\] decounter:decount\|internCount\[27\]~_emulated decounter:decount\|internCount\[27\]~109 " "Register \"decounter:decount\|internCount\[27\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[27\]~_emulated\" and latch \"decounter:decount\|internCount\[27\]~109\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[28\] decounter:decount\|internCount\[28\]~_emulated decounter:decount\|internCount\[28\]~113 " "Register \"decounter:decount\|internCount\[28\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[28\]~_emulated\" and latch \"decounter:decount\|internCount\[28\]~113\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[29\] decounter:decount\|internCount\[29\]~_emulated decounter:decount\|internCount\[29\]~117 " "Register \"decounter:decount\|internCount\[29\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[29\]~_emulated\" and latch \"decounter:decount\|internCount\[29\]~117\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decounter:decount\|internCount\[30\] decounter:decount\|internCount\[30\]~_emulated decounter:decount\|internCount\[30\]~121 " "Register \"decounter:decount\|internCount\[30\]\" is converted into an equivalent circuit using register \"decounter:decount\|internCount\[30\]~_emulated\" and latch \"decounter:decount\|internCount\[30\]~121\"" {  } { { "../02_Projektaufgabe_2/decounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|decounter:decount|internCount[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[31\] audio:bipper\|second\[31\]~_emulated audio:bipper\|second\[31\]~1 " "Register \"audio:bipper\|second\[31\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[31\]~_emulated\" and latch \"audio:bipper\|second\[31\]~1\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[30\] audio:bipper\|second\[30\]~_emulated audio:bipper\|second\[30\]~6 " "Register \"audio:bipper\|second\[30\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[30\]~_emulated\" and latch \"audio:bipper\|second\[30\]~6\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[29\] audio:bipper\|second\[29\]~_emulated audio:bipper\|second\[29\]~11 " "Register \"audio:bipper\|second\[29\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[29\]~_emulated\" and latch \"audio:bipper\|second\[29\]~11\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[28\] audio:bipper\|second\[28\]~_emulated audio:bipper\|second\[28\]~16 " "Register \"audio:bipper\|second\[28\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[28\]~_emulated\" and latch \"audio:bipper\|second\[28\]~16\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[27\] audio:bipper\|second\[27\]~_emulated audio:bipper\|second\[27\]~21 " "Register \"audio:bipper\|second\[27\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[27\]~_emulated\" and latch \"audio:bipper\|second\[27\]~21\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[26\] audio:bipper\|second\[26\]~_emulated audio:bipper\|second\[26\]~26 " "Register \"audio:bipper\|second\[26\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[26\]~_emulated\" and latch \"audio:bipper\|second\[26\]~26\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[25\] audio:bipper\|second\[25\]~_emulated audio:bipper\|second\[25\]~31 " "Register \"audio:bipper\|second\[25\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[25\]~_emulated\" and latch \"audio:bipper\|second\[25\]~31\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[24\] audio:bipper\|second\[24\]~_emulated audio:bipper\|second\[24\]~36 " "Register \"audio:bipper\|second\[24\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[24\]~_emulated\" and latch \"audio:bipper\|second\[24\]~36\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[23\] audio:bipper\|second\[23\]~_emulated audio:bipper\|second\[23\]~41 " "Register \"audio:bipper\|second\[23\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[23\]~_emulated\" and latch \"audio:bipper\|second\[23\]~41\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[22\] audio:bipper\|second\[22\]~_emulated audio:bipper\|second\[22\]~46 " "Register \"audio:bipper\|second\[22\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[22\]~_emulated\" and latch \"audio:bipper\|second\[22\]~46\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[21\] audio:bipper\|second\[21\]~_emulated audio:bipper\|second\[21\]~51 " "Register \"audio:bipper\|second\[21\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[21\]~_emulated\" and latch \"audio:bipper\|second\[21\]~51\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[20\] audio:bipper\|second\[20\]~_emulated audio:bipper\|second\[20\]~56 " "Register \"audio:bipper\|second\[20\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[20\]~_emulated\" and latch \"audio:bipper\|second\[20\]~56\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[19\] audio:bipper\|second\[19\]~_emulated audio:bipper\|second\[19\]~61 " "Register \"audio:bipper\|second\[19\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[19\]~_emulated\" and latch \"audio:bipper\|second\[19\]~61\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[18\] audio:bipper\|second\[18\]~_emulated audio:bipper\|second\[18\]~66 " "Register \"audio:bipper\|second\[18\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[18\]~_emulated\" and latch \"audio:bipper\|second\[18\]~66\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[17\] audio:bipper\|second\[17\]~_emulated audio:bipper\|second\[17\]~71 " "Register \"audio:bipper\|second\[17\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[17\]~_emulated\" and latch \"audio:bipper\|second\[17\]~71\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[16\] audio:bipper\|second\[16\]~_emulated audio:bipper\|second\[16\]~76 " "Register \"audio:bipper\|second\[16\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[16\]~_emulated\" and latch \"audio:bipper\|second\[16\]~76\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[15\] audio:bipper\|second\[15\]~_emulated audio:bipper\|second\[15\]~81 " "Register \"audio:bipper\|second\[15\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[15\]~_emulated\" and latch \"audio:bipper\|second\[15\]~81\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[14\] audio:bipper\|second\[14\]~_emulated audio:bipper\|second\[14\]~86 " "Register \"audio:bipper\|second\[14\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[14\]~_emulated\" and latch \"audio:bipper\|second\[14\]~86\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[13\] audio:bipper\|second\[13\]~_emulated audio:bipper\|second\[13\]~91 " "Register \"audio:bipper\|second\[13\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[13\]~_emulated\" and latch \"audio:bipper\|second\[13\]~91\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[12\] audio:bipper\|second\[12\]~_emulated audio:bipper\|second\[12\]~96 " "Register \"audio:bipper\|second\[12\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[12\]~_emulated\" and latch \"audio:bipper\|second\[12\]~96\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[11\] audio:bipper\|second\[11\]~_emulated audio:bipper\|second\[11\]~101 " "Register \"audio:bipper\|second\[11\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[11\]~_emulated\" and latch \"audio:bipper\|second\[11\]~101\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[10\] audio:bipper\|second\[10\]~_emulated audio:bipper\|second\[10\]~106 " "Register \"audio:bipper\|second\[10\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[10\]~_emulated\" and latch \"audio:bipper\|second\[10\]~106\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[9\] audio:bipper\|second\[9\]~_emulated audio:bipper\|second\[9\]~111 " "Register \"audio:bipper\|second\[9\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[9\]~_emulated\" and latch \"audio:bipper\|second\[9\]~111\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[8\] audio:bipper\|second\[8\]~_emulated audio:bipper\|second\[8\]~116 " "Register \"audio:bipper\|second\[8\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[8\]~_emulated\" and latch \"audio:bipper\|second\[8\]~116\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[7\] audio:bipper\|second\[7\]~_emulated audio:bipper\|second\[7\]~121 " "Register \"audio:bipper\|second\[7\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[7\]~_emulated\" and latch \"audio:bipper\|second\[7\]~121\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[6\] audio:bipper\|second\[6\]~_emulated audio:bipper\|second\[6\]~126 " "Register \"audio:bipper\|second\[6\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[6\]~_emulated\" and latch \"audio:bipper\|second\[6\]~126\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[5\] audio:bipper\|second\[5\]~_emulated audio:bipper\|second\[5\]~131 " "Register \"audio:bipper\|second\[5\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[5\]~_emulated\" and latch \"audio:bipper\|second\[5\]~131\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[4\] audio:bipper\|second\[4\]~_emulated audio:bipper\|second\[4\]~136 " "Register \"audio:bipper\|second\[4\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[4\]~_emulated\" and latch \"audio:bipper\|second\[4\]~136\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[3\] audio:bipper\|second\[3\]~_emulated audio:bipper\|second\[3\]~141 " "Register \"audio:bipper\|second\[3\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[3\]~_emulated\" and latch \"audio:bipper\|second\[3\]~141\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[2\] audio:bipper\|second\[2\]~_emulated audio:bipper\|second\[2\]~146 " "Register \"audio:bipper\|second\[2\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[2\]~_emulated\" and latch \"audio:bipper\|second\[2\]~146\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|bipper audio:bipper\|bipper~_emulated audio:bipper\|bipper~1 " "Register \"audio:bipper\|bipper\" is converted into an equivalent circuit using register \"audio:bipper\|bipper~_emulated\" and latch \"audio:bipper\|bipper~1\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|bipper"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[1\] audio:bipper\|second\[1\]~_emulated audio:bipper\|second\[1\]~151 " "Register \"audio:bipper\|second\[1\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[1\]~_emulated\" and latch \"audio:bipper\|second\[1\]~151\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio:bipper\|second\[0\] audio:bipper\|second\[0\]~_emulated audio:bipper\|second\[0\]~156 " "Register \"audio:bipper\|second\[0\]\" is converted into an equivalent circuit using register \"audio:bipper\|second\[0\]~_emulated\" and latch \"audio:bipper\|second\[0\]~156\"" {  } { { "../02_Projektaufgabe_2/audio.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1447838392996 "|timer|audio:bipper|second[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1447838392996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1447838411839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447838423621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447838423621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7816 " "Implemented 7816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447838424725 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447838424725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7774 " "Implemented 7774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447838424725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447838424725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 213 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 213 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447838424908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 10:20:24 2015 " "Processing ended: Wed Nov 18 10:20:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447838424908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447838424908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447838424908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447838424908 ""}
