	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 09003395"
	.compiler_invocation	"ctc -f cc35616a --dep-file=Mcal\\EB_Cfg\\src\\.Spi_PBcfg.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --fp-model=+float -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Lib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\App_Func -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\demo -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Adc_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Gtm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\AscLin_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Can_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\EthV2_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Stm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Main -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\APP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\BswM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanSm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Com -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\ComM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Common -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Crc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Det -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\DoIP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EcuM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Eth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthSM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FiM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FlsTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\MemIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Nm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\PduR -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\SoAd -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\StbM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\api -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\arch -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv4 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\arpa -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\net -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\sys -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\stdc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\apps -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\priv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\prot -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\UdpNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Cal -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Daq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pag -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pgm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Std -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\XcpOnEth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Library\\Vfx_ComE2E -g2 --make-target=Mcal\\EB_Cfg\\src\\Spi_PBcfg.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Mcal\\EB_Cfg\\src\\Spi_PBcfg.src ..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c"
	.compiler_name		"ctc"
	;source	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c'

	
$TC162
	
	.sdecl	'.rodata.SequenceLookupIndex.Config.Cpu0.32bit',data,rom,cluster('SequenceLookupIndex')
	.sect	'.rodata.SequenceLookupIndex.Config.Cpu0.32bit'
	.align	4
SequenceLookupIndex:	.type	object
	.size	SequenceLookupIndex,2
	.byte	1
	.space	1
	.sdecl	'.rodata.JobLookupIndex.Config.Cpu0.32bit',data,rom,cluster('JobLookupIndex')
	.sect	'.rodata.JobLookupIndex.Config.Cpu0.32bit'
	.align	4
JobLookupIndex:	.type	object
	.size	JobLookupIndex,4
	.half	1
	.space	2
	.sdecl	'.rodata.ChannelLookupIndex.Config.Cpu0.32bit',data,rom,cluster('ChannelLookupIndex')
	.sect	'.rodata.ChannelLookupIndex.Config.Cpu0.32bit'
	.align	4
ChannelLookupIndex:	.type	object
	.size	ChannelLookupIndex,2
	.byte	1
	.space	1
	.sdecl	'.rodata.SpiSequence_0_JobLinkPtr_Physical.Config.Cpu0.32bit',data,rom,cluster('SpiSequence_0_JobLinkPtr_Physical')
	.sect	'.rodata.SpiSequence_0_JobLinkPtr_Physical.Config.Cpu0.32bit'
	.align	4
SpiSequence_0_JobLinkPtr_Physical:	.type	object
	.size	SpiSequence_0_JobLinkPtr_Physical,4
	.half	1,65535
	.sdecl	'.rodata.SpiSequence_1_JobLinkPtr_Physical.Config.Cpu0.32bit',data,rom,cluster('SpiSequence_1_JobLinkPtr_Physical')
	.sect	'.rodata.SpiSequence_1_JobLinkPtr_Physical.Config.Cpu0.32bit'
	.align	4
SpiSequence_1_JobLinkPtr_Physical:	.type	object
	.size	SpiSequence_1_JobLinkPtr_Physical,4
	.space	2
	.half	65535
	.sdecl	'.rodata.SpiJob_0_ChannelLinkPtr_Physical.Config.Cpu0.32bit',data,rom,cluster('SpiJob_0_ChannelLinkPtr_Physical')
	.sect	'.rodata.SpiJob_0_ChannelLinkPtr_Physical.Config.Cpu0.32bit'
	.align	4
SpiJob_0_ChannelLinkPtr_Physical:	.type	object
	.size	SpiJob_0_ChannelLinkPtr_Physical,2
	.byte	1,255
	.sdecl	'.rodata.SpiJob_1_ChannelLinkPtr_Physical.Config.Cpu0.32bit',data,rom,cluster('SpiJob_1_ChannelLinkPtr_Physical')
	.sect	'.rodata.SpiJob_1_ChannelLinkPtr_Physical.Config.Cpu0.32bit'
	.align	4
SpiJob_1_ChannelLinkPtr_Physical:	.type	object
	.size	SpiJob_1_ChannelLinkPtr_Physical,2
	.space	1
	.byte	255
	.sdecl	'.rodata.Spi_kSequenceConfig_Core1.Config.Cpu1.32bit',data,rom,cluster('Spi_kSequenceConfig_Core1')
	.sect	'.rodata.Spi_kSequenceConfig_Core1.Config.Cpu1.32bit'
	.align	4
Spi_kSequenceConfig_Core1:	.type	object
	.size	Spi_kSequenceConfig_Core1,24
	.byte	1
	.space	3
	.word	SpiSequence_1_JobLinkPtr_Physical
	.half	1
	.byte	4
	.space	5
	.word	SpiSequence_0_JobLinkPtr_Physical
	.half	1
	.byte	5
	.space	1
	.sdecl	'.rodata.Spi_kJobConfig_Core1.Config.Cpu1.32bit',data,rom,cluster('Spi_kJobConfig_Core1')
	.sect	'.rodata.Spi_kJobConfig_Core1.Config.Cpu1.32bit'
	.align	4
Spi_kJobConfig_Core1:	.type	object
	.size	Spi_kJobConfig_Core1,48
	.half	1
	.word	607233,798914
	.space	2
	.word	SpiJob_1_ChannelLinkPtr_Physical
	.half	65535
	.space	2
	.byte	4
	.space	5
	.word	3216385,798914
	.space	2
	.word	SpiJob_0_ChannelLinkPtr_Physical
	.half	65535
	.space	2
	.byte	53,2
	.space	2
	.sdecl	'.rodata.Spi_kChannelConfig_Core1.Config.Cpu1.32bit',data,rom,cluster('Spi_kChannelConfig_Core1')
	.sect	'.rodata.Spi_kChannelConfig_Core1.Config.Cpu1.32bit'
	.align	4
Spi_kChannelConfig_Core1:	.type	object
	.size	Spi_kChannelConfig_Core1,24
	.space	4
	.half	8190
	.space	1
	.byte	143,1
	.space	7
	.half	8190
	.space	1
	.byte	136
	.space	4
	.sdecl	'.rodata.Spi_kQspiHwConfigQSPI4.Config.Cpu1.32bit',data,rom,cluster('Spi_kQspiHwConfigQSPI4')
	.sect	'.rodata.Spi_kQspiHwConfigQSPI4.Config.Cpu1.32bit'
	.align	4
Spi_kQspiHwConfigQSPI4:	.type	object
	.size	Spi_kQspiHwConfigQSPI4,16
	.word	65536
	.space	2
	.byte	8
	.space	1
	.byte	1
	.space	7
	.sdecl	'.rodata.Spi_kQspiHwConfigQSPI5.Config.Cpu1.32bit',data,rom,cluster('Spi_kQspiHwConfigQSPI5')
	.sect	'.rodata.Spi_kQspiHwConfigQSPI5.Config.Cpu1.32bit'
	.align	4
Spi_kQspiHwConfigQSPI5:	.type	object
	.size	Spi_kQspiHwConfigQSPI5,16
	.word	524288
	.space	2
	.byte	8,1,1
	.space	7
	.sdecl	'.rodata.Spi_ChannelOffsets_Core1.Config.Cpu1.32bit',data,rom,cluster('Spi_ChannelOffsets_Core1')
	.sect	'.rodata.Spi_ChannelOffsets_Core1.Config.Cpu1.32bit'
	.align	4
Spi_ChannelOffsets_Core1:	.type	object
	.size	Spi_ChannelOffsets_Core1,12
	.space	8
	.half	65535,65535
	.sdecl	'.rodata.Spi_Config_Core1.Config.Cpu1.32bit',data,rom,cluster('Spi_Config_Core1')
	.sect	'.rodata.Spi_Config_Core1.Config.Cpu1.32bit'
	.global	Spi_Config_Core1
	.align	4
Spi_Config_Core1:	.type	object
	.size	Spi_Config_Core1,52
	.word	Spi_kSequenceConfig_Core1,Spi_kJobConfig_Core1,Spi_kChannelConfig_Core1,Spi_ChannelOffsets_Core1
	.space	16
	.word	Spi_kQspiHwConfigQSPI4,Spi_kQspiHwConfigQSPI5,36864
	.byte	2
	.space	1
	.half	2
	.byte	2
	.space	3
	.sdecl	'.rodata.Spi_Config.Config.Cpu0.32bit',data,rom,cluster('Spi_Config')
	.sect	'.rodata.Spi_Config.Config.Cpu0.32bit'
	.global	Spi_Config
	.align	4
Spi_Config:	.type	object
	.size	Spi_Config,48
	.space	4
	.word	Spi_Config_Core1
	.space	16
	.word	SequenceLookupIndex,JobLookupIndex,ChannelLookupIndex
	.byte	2
	.space	1
	.half	2
	.byte	2
	.space	1
	.word	65535
	.space	2
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	2028
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L5
	.byte	2,1,3
	.word	154
	.byte	4
	.byte	'__codeptr',0,1,1,1
	.word	156
	.byte	5
	.byte	'unsigned char',0,1,8,4
	.byte	'uint8',0,2,106,29
	.word	179
	.byte	5
	.byte	'unsigned short int',0,2,7,4
	.byte	'uint16',0,2,110,29
	.word	210
	.byte	5
	.byte	'unsigned long int',0,4,7,4
	.byte	'uint32',0,2,114,29
	.word	247
	.byte	4
	.byte	'Spi_DataBufferType',0,3,222,1,15
	.word	179
	.byte	4
	.byte	'Spi_NumberOfDataType',0,3,229,1,16
	.word	210
	.byte	4
	.byte	'Spi_ChannelType',0,3,235,1,15
	.word	179
	.byte	4
	.byte	'Spi_JobType',0,3,241,1,16
	.word	210
	.byte	4
	.byte	'Spi_SequenceType',0,3,247,1,15
	.word	179
	.byte	4
	.byte	'Spi_HWUnitType',0,3,253,1,15
	.word	179
	.byte	4
	.byte	'Spi_QSPIHwMapConfigType',0,3,129,2,16
	.word	247
	.byte	6
	.word	210
	.byte	3
	.word	470
	.byte	7,3,164,2,9,12,8
	.byte	'SequenceId',0
	.word	179
	.byte	1,2,35,0,8
	.byte	'JobLinkPtrPhysical',0
	.word	475
	.byte	4,2,35,4,8
	.byte	'NoOfJobInSeq',0
	.word	210
	.byte	2,2,35,8,8
	.byte	'HwModuleUsed',0
	.word	179
	.byte	1,2,35,10,0,4
	.byte	'Spi_SequenceConfigType',0,3,198,2,3
	.word	480
	.byte	6
	.word	179
	.byte	3
	.word	611
	.byte	7,3,205,2,9,24,8
	.byte	'JobId',0
	.word	210
	.byte	2,2,35,0,8
	.byte	'BaudRateAndClockParam',0
	.word	247
	.byte	4,2,35,2,8
	.byte	'IdleLeadTrailDelay',0
	.word	247
	.byte	4,2,35,6,8
	.byte	'ChnlLinkPtrPhysical',0
	.word	616
	.byte	4,2,35,12,8
	.byte	'CSPortPin',0
	.word	210
	.byte	2,2,35,16,8
	.byte	'JobPriority',0
	.word	179
	.byte	1,2,35,18,8
	.byte	'CsPolarity',0
	.word	179
	.byte	1,2,35,19,8
	.byte	'HwUnit',0
	.word	179
	.byte	1,2,35,20,8
	.byte	'ParitySupport',0
	.word	179
	.byte	1,2,35,21,8
	.byte	'FramebasedCs',0
	.word	179
	.byte	1,2,35,22,0,4
	.byte	'Spi_JobConfigType',0,3,246,2,3
	.word	621
	.byte	7,3,254,2,9,16,8
	.byte	'ActiveChipSelectLevel',0
	.word	247
	.byte	4,2,35,0,8
	.byte	'JobQueueLength',0
	.word	210
	.byte	2,2,35,4,8
	.byte	'ClockSetting',0
	.word	179
	.byte	1,2,35,6,8
	.byte	'MasterReceivePortPin',0
	.word	179
	.byte	1,2,35,7,8
	.byte	'MaxSequence',0
	.word	179
	.byte	1,2,35,8,8
	.byte	'ExternalDemuxEnabled',0
	.word	179
	.byte	1,2,35,9,8
	.byte	'StrobeDelay',0
	.word	247
	.byte	4,2,35,10,0,4
	.byte	'Spi_QspiHwConfigType',0,3,164,3,3
	.word	879
	.byte	7,3,172,3,9,12,8
	.byte	'Defaultdata',0
	.word	247
	.byte	4,2,35,0,8
	.byte	'NoOfDataElements',0
	.word	210
	.byte	2,2,35,4,8
	.byte	'ChannelType',0
	.word	179
	.byte	1,2,35,6,8
	.byte	'DataConfig',0
	.word	179
	.byte	1,2,35,7,8
	.byte	'ChannelId',0
	.word	179
	.byte	1,2,35,8,0,4
	.byte	'Spi_ChannelConfigType',0,3,192,3,3
	.word	1095
	.byte	7,3,216,3,9,4,8
	.byte	'ChannelOffset',0
	.word	210
	.byte	2,2,35,0,8
	.byte	'DataTransferLength',0
	.word	210
	.byte	2,2,35,2,0,4
	.byte	'Spi_CoreChannelOffsetType',0,3,220,3,3
	.word	1240
	.byte	6
	.word	480
	.byte	3
	.word	1333
	.byte	6
	.word	621
	.byte	3
	.word	1343
	.byte	6
	.word	1095
	.byte	3
	.word	1353
	.byte	6
	.word	1240
	.byte	3
	.word	1363
	.byte	6
	.word	879
	.byte	3
	.word	1373
	.byte	9,24
	.word	1378
	.byte	10,5,0,6
	.word	247
	.byte	7,3,223,3,9,52,8
	.byte	'SequenceConfigPtr',0
	.word	1338
	.byte	4,2,35,0,8
	.byte	'JobConfigPtr',0
	.word	1348
	.byte	4,2,35,4,8
	.byte	'ChannelConfigPtr',0
	.word	1358
	.byte	4,2,35,8,8
	.byte	'ChannelOffsetInfo',0
	.word	1368
	.byte	4,2,35,12,8
	.byte	'QSPIHwConfigPtr',0
	.word	1383
	.byte	24,2,35,16,8
	.byte	'QSPIHwMap',0
	.word	1392
	.byte	4,2,35,40,8
	.byte	'NoOfSequences',0
	.word	179
	.byte	1,2,35,44,8
	.byte	'NoOfJobs',0
	.word	210
	.byte	2,2,35,46,8
	.byte	'NoOfChannels',0
	.word	179
	.byte	1,2,35,48,0,4
	.byte	'Spi_CoreConfigType',0,3,254,3,3
	.word	1397
	.byte	6
	.word	1397
	.byte	3
	.word	1641
	.byte	9,24
	.word	1646
	.byte	10,5,0,6
	.word	179
	.byte	3
	.word	1660
	.byte	6
	.word	210
	.byte	3
	.word	1670
	.byte	7,3,130,4,9,48,8
	.byte	'CoreConfigPtr',0
	.word	1651
	.byte	24,2,35,0,8
	.byte	'SequenceLookup',0
	.word	1665
	.byte	4,2,35,24,8
	.byte	'JobLookup',0
	.word	1675
	.byte	4,2,35,28,8
	.byte	'ChannelLookup',0
	.word	1665
	.byte	4,2,35,32,8
	.byte	'NoOfSequences',0
	.word	179
	.byte	1,2,35,36,8
	.byte	'NoOfJobs',0
	.word	210
	.byte	2,2,35,38,8
	.byte	'NoOfChannels',0
	.word	179
	.byte	1,2,35,40,8
	.byte	'SyncTimeout',0
	.word	247
	.byte	4,2,35,42,0,4
	.byte	'Spi_ConfigType',0,3,154,4,3
	.word	1680
.L36:
	.byte	6
	.word	1680
	.byte	9,2
	.word	179
	.byte	10,1,0
.L37:
	.byte	6
	.word	1889
	.byte	9,4
	.word	210
	.byte	10,1,0
.L38:
	.byte	6
	.word	1903
.L39:
	.byte	6
	.word	1889
	.byte	9,4
	.word	210
	.byte	10,1,0
.L40:
	.byte	6
	.word	1922
.L41:
	.byte	6
	.word	1922
	.byte	9,2
	.word	179
	.byte	10,1,0
.L42:
	.byte	6
	.word	1941
.L43:
	.byte	6
	.word	1941
	.byte	9,24
	.word	480
	.byte	10,1,0
.L44:
	.byte	6
	.word	1960
	.byte	9,48
	.word	621
	.byte	10,1,0
.L45:
	.byte	6
	.word	1974
	.byte	9,24
	.word	1095
	.byte	10,1,0
.L46:
	.byte	6
	.word	1988
.L47:
	.byte	6
	.word	879
.L48:
	.byte	6
	.word	879
	.byte	9,12
	.word	1240
	.byte	10,2,0
.L49:
	.byte	6
	.word	2012
.L50:
	.byte	6
	.word	1397
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,0,0,3,15,0,73,19,0,0,4,22,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,5,36,0,3,8,11,15,62,15,0,0,6,38,0,73,19,0,0,7,19,1,58,15,59,15,57,15,11,15,0,0,8,13,0
	.byte	3,8,73,19,11,15,56,9,0,0,9,1,1,11,15,73,19,0,0,10,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L52-.L51
.L51:
	.half	3
	.word	.L54-.L53
.L53:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc',0,0
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Spi.h',0,2,0,0,0
.L54:
.L52:
	.sdecl	'.debug_info',debug,cluster('Spi_Config')
	.sect	'.debug_info'
.L6:
	.word	179
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_Config',0,1,145,5,22
	.word	.L36
	.byte	1,5,3
	.word	Spi_Config
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_Config')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('SequenceLookupIndex')
	.sect	'.debug_info'
.L8:
	.word	186
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'SequenceLookupIndex',0,1,101,22
	.word	.L37
	.byte	5,3
	.word	SequenceLookupIndex
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('SequenceLookupIndex')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('JobLookupIndex')
	.sect	'.debug_info'
.L10:
	.word	181
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'JobLookupIndex',0,1,110,21
	.word	.L38
	.byte	5,3
	.word	JobLookupIndex
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('JobLookupIndex')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('ChannelLookupIndex')
	.sect	'.debug_info'
.L12:
	.word	185
	.half	3
	.word	.L13
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'ChannelLookupIndex',0,1,119,20
	.word	.L39
	.byte	5,3
	.word	ChannelLookupIndex
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('ChannelLookupIndex')
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('SpiSequence_0_JobLinkPtr_Physical')
	.sect	'.debug_info'
.L14:
	.word	201
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'SpiSequence_0_JobLinkPtr_Physical',0,1,129,1,26
	.word	.L40
	.byte	5,3
	.word	SpiSequence_0_JobLinkPtr_Physical
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('SpiSequence_0_JobLinkPtr_Physical')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('SpiSequence_1_JobLinkPtr_Physical')
	.sect	'.debug_info'
.L16:
	.word	201
	.half	3
	.word	.L17
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'SpiSequence_1_JobLinkPtr_Physical',0,1,136,1,26
	.word	.L41
	.byte	5,3
	.word	SpiSequence_1_JobLinkPtr_Physical
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('SpiSequence_1_JobLinkPtr_Physical')
	.sect	'.debug_abbrev'
.L17:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('SpiJob_0_ChannelLinkPtr_Physical')
	.sect	'.debug_info'
.L18:
	.word	200
	.half	3
	.word	.L19
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'SpiJob_0_ChannelLinkPtr_Physical',0,1,144,1,30
	.word	.L42
	.byte	5,3
	.word	SpiJob_0_ChannelLinkPtr_Physical
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('SpiJob_0_ChannelLinkPtr_Physical')
	.sect	'.debug_abbrev'
.L19:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('SpiJob_1_ChannelLinkPtr_Physical')
	.sect	'.debug_info'
.L20:
	.word	200
	.half	3
	.word	.L21
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'SpiJob_1_ChannelLinkPtr_Physical',0,1,151,1,30
	.word	.L43
	.byte	5,3
	.word	SpiJob_1_ChannelLinkPtr_Physical
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('SpiJob_1_ChannelLinkPtr_Physical')
	.sect	'.debug_abbrev'
.L21:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_kSequenceConfig_Core1')
	.sect	'.debug_info'
.L22:
	.word	193
	.half	3
	.word	.L23
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_kSequenceConfig_Core1',0,1,198,1,37
	.word	.L44
	.byte	5,3
	.word	Spi_kSequenceConfig_Core1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_kSequenceConfig_Core1')
	.sect	'.debug_abbrev'
.L23:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_kJobConfig_Core1')
	.sect	'.debug_info'
.L24:
	.word	188
	.half	3
	.word	.L25
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_kJobConfig_Core1',0,1,139,2,32
	.word	.L45
	.byte	5,3
	.word	Spi_kJobConfig_Core1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_kJobConfig_Core1')
	.sect	'.debug_abbrev'
.L25:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_kChannelConfig_Core1')
	.sect	'.debug_info'
.L26:
	.word	192
	.half	3
	.word	.L27
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_kChannelConfig_Core1',0,1,238,2,36
	.word	.L46
	.byte	5,3
	.word	Spi_kChannelConfig_Core1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_kChannelConfig_Core1')
	.sect	'.debug_abbrev'
.L27:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_kQspiHwConfigQSPI4')
	.sect	'.debug_info'
.L28:
	.word	190
	.half	3
	.word	.L29
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_kQspiHwConfigQSPI4',0,1,173,3,35
	.word	.L47
	.byte	5,3
	.word	Spi_kQspiHwConfigQSPI4
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_kQspiHwConfigQSPI4')
	.sect	'.debug_abbrev'
.L29:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_kQspiHwConfigQSPI5')
	.sect	'.debug_info'
.L30:
	.word	190
	.half	3
	.word	.L31
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_kQspiHwConfigQSPI5',0,1,221,3,35
	.word	.L48
	.byte	5,3
	.word	Spi_kQspiHwConfigQSPI5
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_kQspiHwConfigQSPI5')
	.sect	'.debug_abbrev'
.L31:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_ChannelOffsets_Core1')
	.sect	'.debug_info'
.L32:
	.word	192
	.half	3
	.word	.L33
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_ChannelOffsets_Core1',0,1,143,4,40
	.word	.L49
	.byte	5,3
	.word	Spi_ChannelOffsets_Core1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_ChannelOffsets_Core1')
	.sect	'.debug_abbrev'
.L33:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_Config_Core1')
	.sect	'.debug_info'
.L34:
	.word	185
	.half	3
	.word	.L35
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Spi_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Spi_Config_Core1',0,1,193,4,26
	.word	.L50
	.byte	1,5,3
	.word	Spi_Config_Core1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_Config_Core1')
	.sect	'.debug_abbrev'
.L35:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0

; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     1  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     2  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     3  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     4  ** Copyright (C) Infineon Technologies (2020)                                 **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     5  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     6  ** All rights reserved.                                                       **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     7  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     8  ** This document contains proprietary information belonging to Infineon       **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	     9  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    10  ** of its contents is not permitted without prior written authorization.      **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    11  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    12  ********************************************************************************
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    13  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    14  **  FILENAME  : Spi_PBCfg.c                                                   **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    15  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    16  **  VERSION   : 17.0.0                                                        **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    17  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    18  **  DATE, TIME: 2024-04-29, 19:19:22  !!!IGNORE-LINE!!!                   **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    19  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    20  **  GENERATOR : Build b191017-0938      !!!IGNORE-LINE!!!                   **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    21  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    22  **  BSW MODULE DECRIPTION : Spi.bmd                                           **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    23  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    24  **  VARIANT   : Variant PB                                                    **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    25  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    26  **  PLATFORM  : Infineon AURIX2G                                              **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    27  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    28  **  AUTHOR    : DL-AUTOSAR-Engineering                                        **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    29  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    30  **  VENDOR    : Infineon Technologies                                         **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    31  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    32  **  DESCRIPTION  : Spi configuration generated out of ECUC file               **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    33  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    34  **  SPECIFICATION(S) : Specification of Spi Driver, AUTOSAR Release 4.2.2     **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    35  **                     Specification of Spi Driver, AUTOSAR Release 4.4.0     **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    36  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    37  **  MAY BE CHANGED BY USER : no                                               **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    38  **                                                                            **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    39  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    40  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    41  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    42  **                      Includes                                              **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    43  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    44  /* Module header file */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    45  #include "Spi.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    46  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    47  **                      Private Macro definition                              **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    48  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    49  /* MISRA2012_RULE_4_9_JUSTIFICATION: More readble as macros. Code coplexity
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    50  reduces as well. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    51  #define Spi_BaudRateAndClockParam(TQ,LB,Q,A,B,C,CPH,CPOL,PAREN)                \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    52  (                                                                  \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    53  (uint32)(                                                         \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    54  ((uint32)TQ << 16U)|((uint32)LB << 30U)|((uint32)Q)|\ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    55  ((uint32)A << 6U)|((uint32)B << 8U)|         \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    56  ((uint32)C << 10U)|((uint32)CPH << 12U)|        \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    57  ((uint32)CPOL << 13U)|((uint32)PAREN << 14U)     \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    58  )                                                         \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    59  )
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    60  /* MISRA2012_RULE_4_9_JUSTIFICATION: More readble as macros. Code coplexity
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    61  reduces as well. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    62  #define Spi_IdleLeadTrailParam(IPRE,IDLE,LPRE,LEAD,TPRE,TRAIL,PARTYP)          \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    63  (                                                                  \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    64  (uint32)(                                                         \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    65  ((uint32)IPRE << 1U)|((uint32)IDLE << 4U)|    \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    66  ((uint32)LPRE << 7U)|((uint32)LEAD << 10U)|   \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    67  ((uint32)TPRE << 13U)|((uint32)TRAIL << 16U)| \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    68  ((uint32)PARTYP << 19U)            \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    69  )                                                         \ 
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    70  )
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    71  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    72  **                      Extern Declaration                                    **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    73  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    74  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    75  **                      Global Constant Definitions                           **
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    76  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    77  /******************* GLOBAL CONFIGURATION MEMMAP SECTION *********************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    78  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    79  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    80  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    81  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    82  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    83  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    84  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    85  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    86  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    87  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    88  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    89  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_GLOBAL_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    90  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    91  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    92  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    93  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    94  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    95  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    96  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    97      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    98            
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	    99              
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   100    /*Sequence Index Lookup*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   101    static const uint8 SequenceLookupIndex[2] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   102  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   103    /* Physical index value for Sequence SpiSequence_0 Sequence ID 0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   104    1U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   105      /* Physical index value for Sequence SpiSequence_1 Sequence ID 1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   106    0U  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   107  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   108  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   109    /*Job Index Lookup*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   110  static const uint16 JobLookupIndex[2] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   111  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   112    /* Physical index value for Job SpiJob_0 Job ID 0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   113    1U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   114      /* Physical index value for Job SpiJob_1 Job ID 1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   115    0U  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   116  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   117  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   118    /*Channel Index Lookup*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   119  static const uint8 ChannelLookupIndex[2] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   120  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   121    /* Physical index value for channel SpiChannel_0 channel ID 0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   122    1U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   123      /* Physical index value for channel SpiChannel_1 channel ID 1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   124    0U  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   125  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   126  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   127    /* Linked list for the Job[s] assigned to the sequence[s] Physical*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   128  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   129  static const Spi_JobType SpiSequence_0_JobLinkPtr_Physical[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   130  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   131    1U, /* Physical index value for Job SpiJob_0 Job ID 0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   132    
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   133    SPI_JOB_DELIMITER
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   134  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   135  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   136  static const Spi_JobType SpiSequence_1_JobLinkPtr_Physical[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   137  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   138    0U, /* Physical index value for Job SpiJob_1 Job ID 1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   139    
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   140    SPI_JOB_DELIMITER
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   141  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   142    /* Linked list for the channel[s] assigned to the job[s] Physical */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   143  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   144  static const Spi_ChannelType SpiJob_0_ChannelLinkPtr_Physical[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   145  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   146    1U, /* Physical index value for Channel SpiChannel_0 Channel ID 0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   147    
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   148    SPI_CHANNEL_DELIMITER
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   149  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   150  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   151  static const Spi_ChannelType SpiJob_1_ChannelLinkPtr_Physical[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   152  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   153    0U, /* Physical index value for Channel SpiChannel_1 Channel ID 1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   154    
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   155    SPI_CHANNEL_DELIMITER
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   156  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   157  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   158  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   159  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   160  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   161  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   162  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   163  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   164  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   165  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   166  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   167  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   168  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_GLOBAL_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   169  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   170  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   171  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   172  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   173  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   174  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   175  /******************* GLOBAL CONFIGURATION MEMMAP SECTION *********************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   176    
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   177      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   178      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   179   /******************* CORE1 SEQUENCE CONFIGURATION MEMMAP SECTION *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   180  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   181  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   182  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   183  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   184  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   185  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   186  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   187  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   188  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   189  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   190  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   191  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   192  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   193  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   194  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   195  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   196  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   197  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   198  static const Spi_SequenceConfigType Spi_kSequenceConfig_Core1[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   199  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   200      /* Synchronous Sequence[s] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   201      /* Sequence:SpiSequence_1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   202    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   203      SpiConf_SpiSequence_SpiSequence_1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   204      /* Job linked list */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   205      SpiSequence_1_JobLinkPtr_Physical,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   206      /* No. of jobs in Seq */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   207      1U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   208          /* Hw Module Used (b000100)*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   209      0x04U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   210              },
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   211      /* Synchronous Sequence[s] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   212      /* Sequence:SpiSequence_0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   213    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   214      SpiConf_SpiSequence_SpiSequence_0,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   215      /* Job linked list */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   216      SpiSequence_0_JobLinkPtr_Physical,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   217      /* No. of jobs in Seq */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   218      1U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   219          /* Hw Module Used (b000101)*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   220      0x05U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   221              }};
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   222  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   223  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   224  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   225  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   226  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   227  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   228  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   229  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   230  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   231  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   232  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   233  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   234  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   235  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   236  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   237  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   238  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   239  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   240  /***************** CORE1 SEQUENCE CONFIGURATION MEMMAP SECTION END *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   241      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   242      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   243      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   244      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   245      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   246      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   247  /******************* CORE1 JOB CONFIGURATION MEMMAP SECTION *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   248  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   249  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   250  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   251  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   252  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   253  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   254  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   255  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   256  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   257  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   258  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   259  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   260  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   261  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   262  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   263  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   264  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   265  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   266  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   267  static const Spi_JobConfigType Spi_kJobConfig_Core1[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   268  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   269        /* Synchronous Job[s] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   270    /* Job:SpiJob_1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   271    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   272      SpiConf_SpiJob_SpiJob_1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   273      Spi_BaudRateAndClockParam(  /* Baudrate = 5000000.0Hz */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   274      (0x09U), (0x00U),          /* TQ , LoopBack */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   275      (0x01U), (0x00U),          /*  Q , A        */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   276      (0x00U), (0x01U),          /*  B , C        */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   277      (0x00U), (0x00U),          /*  CPH , CPOL   */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   278      (0x01U)                    /*  PAREN        */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   279      ),
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   280    Spi_IdleLeadTrailParam(
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   281      (1U), (4U), /* IPRE,IDLE:   IdleA/B delay = 1.0E-7s */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   282      (1U), (4U), /* LPRE,LEAD:   Lead delay    = 1.0E-7s */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   283      (1U), (4U),/* TPRE, TRAIL: Trail delay   = 1.0E-7s */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   284      (1U)
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   285      ),
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   286    SpiJob_1_ChannelLinkPtr_Physical, /* Channel linked list Physical*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   287      SPI_CS_VIA_HW_OR_NONE,   /* CS_VIA_HW */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   288      (uint8)0U,               /* Job Priority : 0...3*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   289      (uint8)STD_LOW,              /* CS polarity */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   290      /* Chnl[bit:7:4],QSPI[3:0] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   291      (uint8)((SPI_QSPI_CHANNEL0 << 4U)|SPI_QSPI4_INDEX),
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   292      SPI_PARITY_EVEN,        /* Parity support */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   293      (0U)                    /*Frame based CS is disabled*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   294    },
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   295    /* Synchronous Job[s] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   296    /* Job:SpiJob_0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   297    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   298      SpiConf_SpiJob_SpiJob_0,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   299      Spi_BaudRateAndClockParam(  /* Baudrate = 1000000.0Hz */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   300      (0x31U), (0x00U),          /* TQ , LoopBack */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   301      (0x01U), (0x00U),          /*  Q , A        */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   302      (0x00U), (0x01U),          /*  B , C        */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   303      (0x01U), (0x00U),          /*  CPH , CPOL   */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   304      (0x00U)                    /*  PAREN        */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   305      ),
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   306    Spi_IdleLeadTrailParam(
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   307      (1U), (4U), /* IPRE,IDLE:   IdleA/B delay = 1.0E-7s */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   308      (1U), (4U), /* LPRE,LEAD:   Lead delay    = 1.0E-7s */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   309      (1U), (4U),/* TPRE, TRAIL: Trail delay   = 1.0E-7s */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   310      (1U)
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   311      ),
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   312    SpiJob_0_ChannelLinkPtr_Physical, /* Channel linked list Physical*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   313      SPI_CS_VIA_HW_OR_NONE,   /* CS_VIA_HW */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   314      (uint8)0U,               /* Job Priority : 0...3*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   315      (uint8)STD_LOW,              /* CS polarity */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   316      /* Chnl[bit:7:4],QSPI[3:0] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   317      (uint8)((SPI_QSPI_CHANNEL3 << 4U)|SPI_QSPI5_INDEX),
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   318      SPI_PARITY_UNUSED,        /* Parity support */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   319      (0U)                    /*Frame based CS is disabled*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   320    }};
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   321  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   322  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   323  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   324  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   325  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   326  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   327  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   328  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   329  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   330  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   331  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   332  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   333  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   334  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   335  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   336  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   337  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   338  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   339  /***************** CORE1 JOB CONFIGURATION MemMap SECTION END *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   340      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   341      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   342      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   343      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   344      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   345      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   346  /******************* CORE1 CHANNEL CONFIGURATION MEMMAP SECTION *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   347  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   348  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   349  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   350  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   351  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   352  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   353  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   354  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   355  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   356  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   357  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   358  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   359  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   360  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   361  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   362  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   363  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   364  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   365  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   366  static const Spi_ChannelConfigType Spi_kChannelConfig_Core1[] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   367  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   368        /* EB Chnl[s] on QSPI4 core1*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   369    /* Channel:SpiChannel_1 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   370    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   371      0x00000000U,     /* Default data */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   372      0x1ffeU,         /* Number of Data Elements */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   373      SPI_EB_CHANNEL,  /* External Buffer Channel */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   374      0x8fU,            /* MSB[7], DataWidth=15[6:0] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   375      SpiConf_SpiChannel_SpiChannel_1
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   376    },
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   377    /* EB Chnl[s] on QSPI5 core1*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   378    /* Channel:SpiChannel_0 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   379    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   380      0x00000000U,     /* Default data */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   381      0x1ffeU,         /* Number of Data Elements */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   382      SPI_EB_CHANNEL,  /* External Buffer Channel */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   383      0x88U,            /* MSB[7], DataWidth=8[6:0] */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   384      SpiConf_SpiChannel_SpiChannel_0
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   385    }};
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   386  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   387  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   388  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   389  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   390  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   391  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   392  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   393  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   394  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   395  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   396  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   397  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   398  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   399  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   400  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   401  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   402  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   403  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   404  /***************** CORE1 JOB CONFIGURATION MemMap SECTION END *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   405      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   406      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   407      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   408      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   409                    /******************* CORE1 QSPI4 CONFIGURATION MEMMAP SECTION *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   410  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   411  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   412  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   413  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   414  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   415  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   416  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   417  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   418  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   419  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   420  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   421  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   422  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   423  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   424  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   425  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   426  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   427  /* QSPI4 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   428  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   429  static const Spi_QspiHwConfigType Spi_kQspiHwConfigQSPI4 =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   430  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   431    0x00010000U,               /* Active CS Level, SSOC SFR value */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   432    0U,                        /* Queue length can be ignored for Sync */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   433    SPI_CLK_SLEEP_DISABLE,     /* Module Sleep disabled */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   434    (uint8)0U,                 /* Input class, MRIS bit field in PISEL SFR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   435    1U,                         /* Max Sequence Count on the QSPI */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   436    0U,  /* External Demultiplexer feature is disabled */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   437    0U /* SLSO0 Strobe delay */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   438  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   439  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   440  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   441  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   442  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   443  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   444  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   445  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   446  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   447  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   448  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   449  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   450  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   451  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   452  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   453  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   454  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   455  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   456  /***************** CORE1 QSPI4 CONFIGURATION MemMap SECTION END *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   457        /******************* CORE1 QSPI5 CONFIGURATION MEMMAP SECTION *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   458  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   459  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   460  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   461  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   462  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   463  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   464  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   465  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   466  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   467  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   468  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   469  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   470  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   471  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   472  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   473  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   474  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   475  /* QSPI5 */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   476  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   477  static const Spi_QspiHwConfigType Spi_kQspiHwConfigQSPI5 =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   478  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   479    0x00080000U,               /* Active CS Level, SSOC SFR value */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   480    0U,                        /* Queue length can be ignored for Sync */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   481    SPI_CLK_SLEEP_DISABLE,     /* Module Sleep disabled */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   482    (uint8)1U,                 /* Input class, MRIS bit field in PISEL SFR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   483    1U,                         /* Max Sequence Count on the QSPI */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   484    0U,  /* External Demultiplexer feature is disabled */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   485    0U /* SLSO0 Strobe delay */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   486  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   487  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   488  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   489  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   490  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   491  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   492  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   493  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   494  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   495  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   496  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   497  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   498  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   499  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   500  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   501  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   502  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   503  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   504  /***************** CORE1 QSPI5 CONFIGURATION MemMap SECTION END *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   505                                                  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   506  /********************CORE1 RX/TX BUFFERS MEMMAP SECTION***********************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   507  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   508  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   509  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   510  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   511  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   512  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   513  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   514  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   515  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   516  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   517  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   518  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   519  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   520  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   521  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   522  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   523  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   524  /* Lookup table to hold the offset in buffer and total elements to be transferred for all IB channels.
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   525  Index - Represents channel number, 1st element - Offset in buffer, 2nd element - Total elements to be transmitted */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   526  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   527  static const Spi_CoreChannelOffsetType Spi_ChannelOffsets_Core1[SPI_NUM_IB_CHANNELS_CORE1 +  SPI_NUM_EB_CHANNELS_CORE1 + 1U] =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   528  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   529    {0, 0},    /*SpiChannel_1*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   530    {0, 0},    /*SpiChannel_0*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   531    {0xFFFF, 0xFFFF}
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   532  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   533  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   534  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   535  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   536  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   537  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   538  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   539  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   540  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   541  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   542  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   543  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   544  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   545  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   546  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   547  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   548  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   549  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   550  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   551  /********************CORE1 RX/TX BUFFERS MEMMAP SECTION***********************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   552      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   553      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   554  /******************* CORE1 Spi_Config_Core CONFIGURATION MEMMAP SECTION *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   555  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   556  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   557  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   558  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   559  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   560  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   561  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   562  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   563  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   564  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   565  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   566  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   567  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   568  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   569  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   570  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   571  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   572  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   573  /* MISRA2012_RULE_8_7_JUSTIFICATION: Spi_Config_Core1 is used outside
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   574  * of this file and therefore it is not declared as static */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   575  /* MISRA2012_RULE_8_4_JUSTIFICATION: Agreed violation */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   576  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   577  const Spi_CoreConfigType Spi_Config_Core1 =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   578  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   579    /* Sequence Configuration */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   580    Spi_kSequenceConfig_Core1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   581    /* Job configuration */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   582    Spi_kJobConfig_Core1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   583    /* Channel Configuration */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   584    Spi_kChannelConfig_Core1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   585    Spi_ChannelOffsets_Core1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   586    /* QSPI Hw configuration */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   587    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   588      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   589      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   590      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   591      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   592      &Spi_kQspiHwConfigQSPI4,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   593      &Spi_kQspiHwConfigQSPI5,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   594    },
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   595    /* Hw Map Index */      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   596    /*
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   597    (000 QSPI not configured for core1)
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   598    (001 QSPI configured as Sync for core1)
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   599    (010 QSPI configured as Async for core1)
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   600    (011 QSPI configured for core1)
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   601    QSPI5 - 1
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   602    QSPI4 - 1
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   603    QSPI3 - 0
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   604    QSPI2 - 0
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   605    QSPI1 - 0
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   606    QSPI0 - 0*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   607    0x09000U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   608    /* No. of Sequences configured */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   609    2U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   610    /* No. of Jobs configured */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   611    2U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   612    /* No. of Channels configured */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   613    2U
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   614  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   615  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   616  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   617  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   618  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   619  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   620  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   621  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   622  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   623  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   624  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   625  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   626  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_CORE1_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   627  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   628  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   629  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   630  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   631  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   632  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   633  /***************** CORE1 Spi_Config_Core CONFIGURATION MemMap SECTION END *************/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   634            
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   635      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   636      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   637      
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   638  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   639  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   640  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   641  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   642  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   643  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   644  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   645  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   646  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   647  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   648  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   649  #define SPI_START_SEC_CONFIG_DATA_ASIL_B_GLOBAL_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   650  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   651  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   652  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   653  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   654  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   655  #include "Spi_MemMap.h"
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   656  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   657  const Spi_ConfigType Spi_Config =
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   658  {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   659    {
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   660      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   661      &Spi_Config_Core1,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   662      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   663      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   664      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   665      NULL_PTR
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   666    },
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   667    SequenceLookupIndex,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   668    JobLookupIndex,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   669    ChannelLookupIndex,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   670    /*Total number of Sequence*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   671    2U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   672    /*Total number of Jobs*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   673    2U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   674    /*Total number of Channels*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   675    2U,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   676    /*Sync Delay*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   677    65535U
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   678  };
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   679  
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   680  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   681  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   682  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers declared in the same scope
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   683  shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   684  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   685  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   686  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   687  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   688  names
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   689  * because of AS naming convention*/
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   690  #define SPI_STOP_SEC_CONFIG_DATA_ASIL_B_GLOBAL_32
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   691  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   692  * without include guard. This is as per AUTOSAR */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   693  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   694  * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   695  * the variable has to be placed. */
; ..\Mcal\EB_Cfg\src\Spi_PBcfg.c	   696  #include "Spi_MemMap.h"/* End Of File */

	; Module end
