Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 19 15:41:03 2025
| Host         : LAPTOP-2TEH7FQA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_nexys4ddr_control_sets_placed.rpt
| Design       : top_nexys4ddr
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   129 |
|    Minimum number of control sets                        |   129 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   337 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   129 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     1 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           23 |
| No           | No                    | Yes                    |             413 |          165 |
| No           | Yes                   | No                     |              84 |           38 |
| Yes          | No                    | No                     |              55 |           18 |
| Yes          | No                    | Yes                    |            1009 |          354 |
| Yes          | Yes                   | No                     |             611 |          180 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                          Enable Signal                                                         |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[7]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | thin_done_pe                                                                                                                   | u_cu/rst_sys_reg_1                                         |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | min_done_pe                                                                                                                    | u_cu/rst_sys_reg_0                                         |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | bin_done_pe                                                                                                                    | u_cu/rst_sys_reg                                           |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[1]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[0]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[2]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[5]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[6]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[3]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/p_0_in[4]                                                                                                            | rst_sys                                                    |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/uart_clk                                                                     | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/buf1_reg_0_15_0_0__0_i_1__0_n_0                                                                                      |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/buf2_reg_0_15_0_0__0_i_1__0_n_0                                                                                      |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/buf0_reg_0_15_0_0__0_i_1_n_0                                                                            |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/buf1_reg_0_63_0_0__0_i_1__0_n_0                                                                                      |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[1]_0[0]       | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/E[0]                    | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_out2 | u_vga/p_idx[3]_i_1_n_0                                                                                                         | u_cpu/u_bus/CPU_RESETN                                     |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/buf0_reg_0_63_0_0__0_i_2_n_0                                                                            |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/buf2_reg_0_63_0_0__0_i_1__0_n_0                                                                                      |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/buf1_reg_0_63_0_0__0_i_1_n_0                                                                            |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/sample_cnt[3]_i_1_n_0                                                                                                | rst_sys                                                    |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/buf2_reg_0_15_0_0__0_i_1_n_0                                                                            |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/buf0_reg_0_63_0_0__0_i_1__0_n_0                                                                                      |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/buf0_reg_0_15_0_0__0_i_1__0_n_0                                                                                      |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/buf1_reg_0_15_0_0__0_i_1_n_0                                                                            |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/buf2_reg_0_63_0_0__0_i_1_n_0                                                                            |                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[bitcnt][3]_i_1_n_0                                    | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine[state][3]_i_1_n_0          | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_out1 | u_thin/total_subiters[4]_i_1_n_0                                                                                               | rst_sys                                                    |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/mid_idx[1]_i_1__1_n_0                                                                                   | rst_sys                                                    |                3 |              6 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/mid_idx[1]_i_1__0_n_0                                                                                            | rst_sys                                                    |                2 |              6 |         3.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/E[0]                                                                                                             | rst_sys                                                    |                1 |              6 |         6.00 |
|  u_clk_wiz/inst/clk_out1 | p_0_in                                                                                                                         | rst_sys                                                    |                1 |              6 |         6.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/top_idx                                                                                                              | rst_sys                                                    |                1 |              6 |         6.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/row_cnt[6]_i_1__2_n_0                                                                                                | rst_sys                                                    |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/E[0]                                                                                                    | rst_sys                                                    |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/col_cnt[6]_i_1__2_n_0                                                                                                | rst_sys                                                    |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/row_cnt[6]_i_1_n_0                                                                                               | rst_sys                                                    |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/col_cnt[6]_i_1__1_n_0                                                                                   | rst_sys                                                    |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/col_cnt[6]_i_1_n_0                                                                                               | rst_sys                                                    |                4 |              7 |         1.75 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/buf1_reg_0_15_0_0_i_1_n_0                                                                                        |                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/sum_b_en                                                                                                         | rst_sys                                                    |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/sum_a_en                                                                                                         | rst_sys                                                    |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/idx_thr[7]_i_1_n_0                                                                                               | rst_sys                                                    |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/bidx[7]_i_1_n_0                                                                                                  | rst_sys                                                    |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/we                                          | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                1 |              8 |         8.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/E[0]                                                     | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/buf2_reg_0_15_0_0_i_1_n_0                                                                                        |                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/buf2_reg_0_63_0_0_i_1_n_0                                                                                        |                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/buf1_reg_0_63_0_0_i_1_n_0                                                                                        |                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cu/E[0]                                                                                                                      | u_cpu/u_bus/CPU_RESETN                                     |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/buf0_reg_0_63_0_0_i_1_n_0                                                                                        |                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/buf0_reg_0_15_0_0_i_1_n_0                                                                                        |                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out2 | u_vga/min_idx[8]_i_1_n_0                                                                                                       | u_cpu/u_bus/CPU_RESETN                                     |                4 |              9 |         2.25 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[sreg][8]_i_1_n_0                                      | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                2 |              9 |         4.50 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/data_reg[7]_i_1_n_0                                                                                                  | rst_sys                                                    |                3 |              9 |         3.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine[baudcnt][9]_i_1_n_0                                   | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[baudcnt][9]_i_1_n_0                                   | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/dbus_req_o_reg[rw]_0[0] | u_cpu/u_bus/CPU_RESETN                                     |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out2 | u_vga/u_tmg/v_cnt10                                                                                                            | u_cpu/u_bus/CPU_RESETN                                     |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/row_cnt[6]_i_1__0_n_0                                                                                            | rst_sys                                                    |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/CEC                                                                                                              | rst_sys                                                    |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/neorv32_bus_gateway_inst/keeper[cnt][11]_i_1_n_0                                                                   | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                3 |             12 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[addr]                                            | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                5 |             12 |         2.40 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/wr_addr0                                                                                                             | data_bram_inst/wr_addr[0]_i_1_n_0                          |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/addr_count[12]_i_1__0_n_0                                                                               | rst_sys                                                    |                3 |             13 |         4.33 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/rd_en_s_i_1__1_n_0                                                                                      | rst_sys                                                    |                3 |             13 |         4.33 |
|  u_clk_wiz/inst/clk_out1 | u_thin/clear_addr[12]_i_1_n_0                                                                                                  | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/addr_count[12]_i_1__1_n_0                                                                                            | rst_sys                                                    |                3 |             13 |         4.33 |
|  u_clk_wiz/inst/clk_out2 | u_vga/clear_addr[12]_i_1__0_n_0                                                                                                | u_cpu/u_bus/CPU_RESETN                                     |                5 |             13 |         2.60 |
|  u_clk_wiz/inst/clk_out2 | u_vga/ovl_a_addr[12]_i_1_n_0                                                                                                   | u_cpu/u_bus/CPU_RESETN                                     |                2 |             13 |         6.50 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/data_valid_reg_0[0]                                                                                              | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/addr_count[12]_i_1_n_0                                                                                           | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/rd_en_s_i_1__0_n_0                                                                                               | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/addr_issued_0                                                                                                    | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/rd_en_s_i_1__2_n_0                                                                                                   | rst_sys                                                    |                2 |             13 |         6.50 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/busy_r_reg_0[0]                                                                                                  | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | caddr_rd[12]_i_1_n_0                                                                                                           | rst_sys                                                    |                3 |             13 |         4.33 |
|  u_clk_wiz/inst/clk_out1 | caddr[12]_i_1_n_0                                                                                                              | rst_sys                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine[bitcnt][3]_i_1_n_0                                    | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                2 |             13 |         6.50 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/rd_addr_s                                                                                                        | rst_sys                                                    |                3 |             13 |         4.33 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/wr_addr0                                                                                                             | u_cu/SR[0]                                                 |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_out1 | u_bin/bin_stream_inst/FSM_onehot_state_reg[4][0]                                                                               | rst_sys                                                    |                5 |             14 |         2.80 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/center_y_r[7]_i_1_n_0                                                                                                | rst_sys                                                    |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/E[0]                                                                                                             | rst_sys                                                    |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_bin/ir_inst/data_valid                                                                                                       | rst_sys                                                    |                7 |             16 |         2.29 |
|  u_clk_wiz/inst/clk_out2 | u_vga/min_valid                                                                                                                | u_cpu/u_bus/CPU_RESETN                                     |                6 |             17 |         2.83 |
|  u_clk_wiz/inst/clk_out1 | vgaA_addr                                                                                                                      |                                                            |                7 |             17 |         2.43 |
|  u_clk_wiz/inst/clk_out1 | vgaB_addr                                                                                                                      |                                                            |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_firq]                                        | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               10 |             19 |         1.90 |
|  u_clk_wiz/inst/clk_out1 | u_min/feat_count_i                                                                                                             | rst_sys                                                    |                4 |             19 |         4.75 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][2]_0[0]       | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                5 |             20 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_uart_rx/E[0]                                                                                                                 |                                                            |                6 |             21 |         3.50 |
|  u_clk_wiz/inst/clk_out1 |                                                                                                                                | u_cpu/u_bus/CPU_RESETN                                     |                9 |             21 |         2.33 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/cnt_q[6]_i_1_n_0                                                                                                 | rst_sys                                                    |                6 |             23 |         3.83 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/rst_sys_reg_1                                                                                                        | rst_sys                                                    |                8 |             24 |         3.00 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/sum_a_din                                                                                                        | rst_sys                                                    |                5 |             24 |         4.80 |
|  u_clk_wiz/inst/clk_out2 |                                                                                                                                |                                                            |                8 |             24 |         3.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/feat_din_i                                                                                                               | rst_sys                                                    |                8 |             26 |         3.25 |
|  u_clk_wiz/inst/clk_out1 |                                                                                                                                |                                                            |               15 |             27 |         1.80 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                       | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               12 |             31 |         2.58 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0                          | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               19 |             31 |         1.63 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec][31]_i_1_n_0                               | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               10 |             31 |         3.10 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch[pc]                                           | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               11 |             31 |         2.82 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                            | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                8 |             32 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch_reg[pc][2]_3[0]                               | u_cpu/u_bus/CPU_RESETN                                     |               10 |             32 |         3.20 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_bus/E[0]                                                                                                               | u_cpu/u_bus/CPU_RESETN                                     |               19 |             32 |         1.68 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[rw]_1[0]            | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |                5 |             32 |         6.40 |
|  u_clk_wiz/inst/clk_out1 | u_cu/FSM_sequential_st_reg[2]_0[0]                                                                                             | u_cpu/u_bus/CPU_RESETN                                     |               15 |             32 |         2.13 |
|  u_clk_wiz/inst/clk_out1 | u_cu/FSM_sequential_st_reg[3]_0[0]                                                                                             | u_cpu/u_bus/CPU_RESETN                                     |               12 |             32 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch_reg[pc][2]_2[0]                               | u_cpu/u_bus/CPU_RESETN                                     |               12 |             32 |         2.67 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mar_reg[3][0]                                       | u_cpu/u_bus/CPU_RESETN                                     |               13 |             32 |         2.46 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch_reg[pc][2]_4[0]                               | u_cpu/u_bus/CPU_RESETN                                     |                9 |             32 |         3.56 |
|  u_clk_wiz/inst/clk_out1 | u_bin/tb_inst/thr_we_r                                                                                                         | rst_sys                                                    |                9 |             32 |         3.56 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch_reg[pc][2]_0[0]                               | u_cpu/u_bus/CPU_RESETN                                     |               15 |             32 |         2.13 |
|  u_clk_wiz/inst/clk_out2 |                                                                                                                                | u_cpu/u_bus/CPU_RESETN                                     |               16 |             34 |         2.12 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mar_reg[3]_0[0]                                     | u_cpu/u_bus/CPU_RESETN                                     |               15 |             35 |         2.33 |
|  u_clk_wiz/inst/clk_out1 | u_thin/win_reader_inst/data_valid                                                                                              | rst_sys                                                    |                9 |             36 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | u_min/rdr/data_valid                                                                                                           | rst_sys                                                    |                8 |             36 |         4.50 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               15 |             37 |         2.47 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/we_i                    |                                                            |                6 |             48 |         8.00 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/fetch_reg[pc][21]_0[0]  | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               11 |             48 |         4.36 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt[ir]                                   | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               20 |             63 |         3.15 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcause]                                          | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               17 |             69 |         4.06 |
|  u_clk_wiz/inst/clk_out1 | u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                 | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |               18 |             70 |         3.89 |
|  u_clk_wiz/inst/clk_out1 |                                                                                                                                | rst_sys                                                    |               51 |            122 |         2.39 |
|  u_clk_wiz/inst/clk_out1 |                                                                                                                                | u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys |              127 |            320 |         2.52 |
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


