// Seed: 4230019231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout logic [7:0] id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  or primCall (id_9, id_4, id_2, id_8, id_5);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  wire _id_10;
  assign  {  id_8  [  1  ]  ,  id_2  [  -1 'h0 ]  -  id_9  ?  id_5  : 'b0 ,  id_2  ,  id_9  [  1 'b0 :  1  |  ~  id_10  ]  ,  -1  ,  ~  1 'b0 ,  !  1 'b0 ,  id_9  ,  id_5  &&  -1  ,  1  }  =  id_2  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
