--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top_Level_preroute.twx Top_Level_map.ncd -o
Top_Level_preroute.twr Top_Level.pcf -ucf toplevel_ucf.ucf

Design file:              Top_Level_map.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
inc         |   -2.878(R)|      FAST  |    3.427(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |   -2.974(R)|      FAST  |    3.414(R)|      FAST  |clk_BUFGP         |   0.000|
uphdnl      |   -2.006(R)|      SLOW  |    3.534(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        11.215(R)|      SLOW  |         6.675(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        11.104(R)|      SLOW  |         6.717(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        11.054(R)|      SLOW  |         6.500(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        11.451(R)|      SLOW  |         6.836(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        10.199(R)|      SLOW  |         5.600(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        11.074(R)|      SLOW  |         6.599(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        10.624(R)|      SLOW  |         6.120(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.544|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 30 23:13:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 626 MB



