<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/A0A585E0-6B0D-4643-A3A6-47943B4CBFEF"><gtr:id>A0A585E0-6B0D-4643-A3A6-47943B4CBFEF</gtr:id><gtr:name>University of Liverpool</gtr:name><gtr:department>Electrical Engineering and Electronics</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line2>Abercromby Square</gtr:line2><gtr:line4>Liverpool</gtr:line4><gtr:postCode>L69 3BX</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/A0A585E0-6B0D-4643-A3A6-47943B4CBFEF"><gtr:id>A0A585E0-6B0D-4643-A3A6-47943B4CBFEF</gtr:id><gtr:name>University of Liverpool</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line2>Abercromby Square</gtr:line2><gtr:line4>Liverpool</gtr:line4><gtr:postCode>L69 3BX</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/F972FEFB-9082-43D7-9F63-88F50A613076"><gtr:id>F972FEFB-9082-43D7-9F63-88F50A613076</gtr:id><gtr:firstName>Steve</gtr:firstName><gtr:surname>Hall</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/9D68E669-9482-4BF8-BBC7-5CB923402E56"><gtr:id>9D68E669-9482-4BF8-BBC7-5CB923402E56</gtr:id><gtr:firstName>Octavian</gtr:firstName><gtr:surname>Buiu</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FE012078%2F1"><gtr:id>5937A9C3-3BA6-4DBC-82C8-DD336E3AAD39</gtr:id><gtr:title>Feasibility of Novel Deca-nanometer vertical MOSFETs for low-cost Radio Frequency Application</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E012078/1</gtr:grantReference><gtr:abstractText>Markets for radio frequency (RF) devices are various and cover ranges of low voltages (1.5, 3V etc.) for mobile applications. Conventionally, the devices required to build the front-end amplifiers are built within the same process as the digital CMOS circuitry which dominates the overall system realisation. The state-of the-art (SOA) CMOS processes are relatively expensive especially for lower volume production which is attractive to smaller companies and start-ups. Our proposal is to provide a high performance vertical MOSFET within a standard digital CMOS process such that the minimum feature size can be rather larger than SOA allowing a lower cost solution. The higher performance for the vMOST comes from the ease of producing a very short channel vertically using standard ion-implantation, rather than laterally which requires expensive patterning techniques (lithography). We have already shown the feasibility of a number of novel solutions to address some of the inherent propblems of vMOSTs. We believe that a high performance 0.1um vertical transistor with high gain and high operating voltage will be able to provide significant advantages for the market. Like all developments, it depends on the performance that can be achieved economically, and this is a key aim of this project. A sub- 0.1um transistor should exhibit an fT of around 100GHz and so provide useful power to over 10GHz. This would allow the replacement of GaAs and LDMOS devices in power stages of cellular and wireless LAN applications up to 5GHz. New connectivity and satellite uplink applications operate in frequencies up to 12GHz, and so the feasibility of the vertical MOSFET for this regime is a further objective.</gtr:abstractText><gtr:fund><gtr:end>2010-02-28</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2007-03-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>624844</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Some companies have expressed an interest, following conference presentations, but nothing has yet transpired to our knowledge.</gtr:description><gtr:id>A2D21F18-6FDA-4310-BC31-422F7CEC8DBF</gtr:id><gtr:impactTypes/></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>A number of technological fabrication design steps or 'boosters' have been applied to the design of vertical MOSFETs to overcome their physical disadvantages. Such MOSFETs could be incorporated into a more relaxed lithographic process to realise a high performance RF transistor.</gtr:description><gtr:exploitationPathways>The fabrication steps are well described in the many journal papers arising from the project. It would be interesting to integrate the transistor into an RF circuit.</gtr:exploitationPathways><gtr:id>377E7628-9FA9-4014-A35F-4E86225C1089</gtr:id><gtr:sectors><gtr:sector>Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E393089D-EC60-45C8-A664-49E4CA5E8A98"><gtr:id>E393089D-EC60-45C8-A664-49E4CA5E8A98</gtr:id><gtr:title>The influence of junction depth on short channel effects in vertical sidewall MOSFETs</gtr:title><gtr:parentPublicationTitle>Solid-State Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/455a84b93aefbf86b2bdcb87b72facd1"><gtr:id>455a84b93aefbf86b2bdcb87b72facd1</gtr:id><gtr:otherNames>Tan L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BA647EC4-EC8C-44BF-8F9A-1D3AADC46D48"><gtr:id>BA647EC4-EC8C-44BF-8F9A-1D3AADC46D48</gtr:id><gtr:title>A Self-Aligned Silicidation Technology for Surround-Gate Vertical Vertical MOSFETS using a Frame Gate Architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/27c903d4db68ee765b104aed9027da7c"><gtr:id>27c903d4db68ee765b104aed9027da7c</gtr:id><gtr:otherNames>M Hakim</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/978404B2-682E-4A13-AB34-7277B7639253"><gtr:id>978404B2-682E-4A13-AB34-7277B7639253</gtr:id><gtr:title>Vertical MOSFETs for High Performance, Low Cost CMOS</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/cca1835b55788557f6e651c21b73e529"><gtr:id>cca1835b55788557f6e651c21b73e529</gtr:id><gtr:otherNames>Hall S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:isbn>978-1-4244-0847-4</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B319E393-CB29-4254-BD1F-F70A41DA431E"><gtr:id>B319E393-CB29-4254-BD1F-F70A41DA431E</gtr:id><gtr:title>Improved sub-threshold slope in short-channel vertical MOSFETs using FILOX oxidation</gtr:title><gtr:parentPublicationTitle>Solid-State Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a16b383414b4a24ab523483db5d08bdb"><gtr:id>a16b383414b4a24ab523483db5d08bdb</gtr:id><gtr:otherNames>Hakim M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B9393AB7-5F4A-4E78-828E-79BE9162A93D"><gtr:id>B9393AB7-5F4A-4E78-828E-79BE9162A93D</gtr:id><gtr:title>Characterization of CMOS Compatible Vertical MOSFETs with New Architectures through EKV Parameters Extraction and RF Measurement</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/1e68b474a822f8ebb8b7f35f3b0db81c"><gtr:id>1e68b474a822f8ebb8b7f35f3b0db81c</gtr:id><gtr:otherNames>L Tan</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BF6A565A-6F70-4D21-99CD-B3366683F8AC"><gtr:id>BF6A565A-6F70-4D21-99CD-B3366683F8AC</gtr:id><gtr:title>Drain current multiplication in thin pillar vertical MOSFETs due to depletion isolation and charge coupling</gtr:title><gtr:parentPublicationTitle>Journal of Computational Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a16b383414b4a24ab523483db5d08bdb"><gtr:id>a16b383414b4a24ab523483db5d08bdb</gtr:id><gtr:otherNames>Hakim M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4E545E60-DA55-4979-92F2-F1ADFB60EAC5"><gtr:id>4E545E60-DA55-4979-92F2-F1ADFB60EAC5</gtr:id><gtr:title>Self-Aligned Silicidation of Surround Gate Vertical MOSFETs for Low Cost RF Applications</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a16b383414b4a24ab523483db5d08bdb"><gtr:id>a16b383414b4a24ab523483db5d08bdb</gtr:id><gtr:otherNames>Hakim M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BAD94362-0165-4281-9CEE-0D3C9BDC6A7B"><gtr:id>BAD94362-0165-4281-9CEE-0D3C9BDC6A7B</gtr:id><gtr:title>Improved vertical MOSFET performance using an epitaxial channel and a stacked silicon-insulator structure</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7696a8bdc39759806017a59005694499"><gtr:id>7696a8bdc39759806017a59005694499</gtr:id><gtr:otherNames>Uchino T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C5D96E12-8DEE-4F54-8A9B-F6519679AE1F"><gtr:id>C5D96E12-8DEE-4F54-8A9B-F6519679AE1F</gtr:id><gtr:title>Improved Drive Current in RF Vertical MOSFETS Using Hydrogen Anneal</gtr:title><gtr:parentPublicationTitle>IEEE Electron Device Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a16b383414b4a24ab523483db5d08bdb"><gtr:id>a16b383414b4a24ab523483db5d08bdb</gtr:id><gtr:otherNames>Hakim M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E012078/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>60</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>CEDD6868-376B-45CB-BAB7-5AD38D089AC0</gtr:id><gtr:percentage>40</gtr:percentage><gtr:text>RF &amp; Microwave Technology</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>