<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
:4  %empty = alloca [9 x i16], align 2

]]></Node>
<StgValue><ssdm name="empty"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="6">
<![CDATA[
:5  %zext_ln37 = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="6">
<![CDATA[
:6  %zext_ln37_6_cast = zext i6 %input_width_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln37_6_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="5">
<![CDATA[
:7  %zext_ln45 = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="5">
<![CDATA[
:8  %zext_ln45_1_cast = zext i5 %output_width_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln45_1_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="5">
<![CDATA[
:9  %empty_65 = trunc i5 %output_width_read to i4

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="5">
<![CDATA[
:10  %empty_66 = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit8:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit8:1  %phi_mul = phi i7 [ 0, %0 ], [ %add_ln22_3, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit8:2  %phi_mul2 = phi i7 [ 0, %0 ], [ %add_ln22, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit8:3  %add_ln22 = add i7 %phi_mul2, %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit8:4  %add_ln22_3 = add i7 %phi_mul, %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln22_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit8:5  %icmp_ln22 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit8:6  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit8:7  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit8:8  br i1 %icmp_ln22, label %5, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
.preheader7.preheader:0  %trunc_ln26 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader7.preheader:1  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln26, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="6">
<![CDATA[
.preheader7.preheader:2  %zext_ln26_4 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:3  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0  %i_0 = phi i4 [ %i, %1 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1  %icmp_ln24 = icmp eq i4 %i_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln24, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln26_1 = add i4 %out_d_0, %i_0

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="4">
<![CDATA[
:1  %zext_ln26 = zext i4 %add_ln26_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln26 = add i7 %zext_ln26, %zext_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
:3  %zext_ln26_5 = zext i7 %add_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="7">
<![CDATA[
:5  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln29 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
:2  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="7">
<![CDATA[
:5  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln26_3 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %p_addr = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:8  store i16 %kernel_0_load, i16* %p_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
:2  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="16">
<![CDATA[
:3  %buffer_6 = sext i16 %bias_load to i32

]]></Node>
<StgValue><ssdm name="buffer_6"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_h_0 = phi i4 [ 0, %2 ], [ %out_h, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:1  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:2  %icmp_ln31 = icmp eq i4 %out_h_0, %empty_66

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln31, label %.loopexit8.loopexit, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="4">
<![CDATA[
.preheader6.preheader:0  %zext_ln37_7_cast = zext i4 %out_h_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln37_7_cast"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.preheader:1  %tmp7 = add i7 %phi_mul2, %zext_ln37_7_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="7">
<![CDATA[
.preheader6.preheader:2  %tmp7_cast = zext i7 %tmp7 to i11

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.preheader:3  %tmp8 = mul i11 %tmp7_cast, %zext_ln45_1_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:4  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0  %out_w_0 = phi i4 [ %out_w, %4 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2  %icmp_ln32 = icmp eq i4 %out_w_0, %empty_65

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:3  %out_w = add i4 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln32, label %.loopexit.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %zext_ln35 = zext i4 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:0  %buffer_0 = phi i32 [ %buffer_6, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5:1  %k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h_0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:2  %icmp_ln35 = icmp eq i2 %k_h_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:4  %k_h = add i2 %k_h_0, 1

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln35, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln37_15 = zext i2 %k_h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln37_15"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %zext_ln37_16 = zext i2 %k_h_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln37_16"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %shl_ln5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %zext_ln37_17 = zext i4 %shl_ln5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln37_17"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %sub_ln37 = sub i5 %zext_ln37_17, %zext_ln37_15

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:5  %tmp2 = add i4 %zext_ln37_16, %out_h_0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp2_cast = zext i4 %tmp2 to i7

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7  %tmp = add i7 %phi_mul, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:8  %tmp_cast = zext i7 %tmp to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:9  %tmp6 = mul i11 %zext_ln37_6_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32">
<![CDATA[
:0  %trunc_ln45 = trunc i32 %buffer_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln45 = add i11 %tmp8, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln45_2 = zext i11 %add_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 %trunc_ln45, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %buffer_1 = phi i32 [ %buffer, %3 ], [ %buffer_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %k_w_0 = phi i2 [ %k_w, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w_0"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln36 = icmp eq i2 %k_w_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %k_w = add i2 %k_w_0, 1

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln36, label %.preheader5.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="2">
<![CDATA[
:0  %zext_ln37_18 = zext i2 %k_w_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln37_18"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="2">
<![CDATA[
:1  %zext_ln37_19 = zext i2 %k_w_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln37_19"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln37 = add i4 %zext_ln37_19, %out_w_0

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="4">
<![CDATA[
:3  %zext_ln37_20 = zext i4 %add_ln37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln37_20"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln37_4 = add i11 %zext_ln37_20, %tmp6

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
:5  %zext_ln37_21 = zext i11 %add_ln37_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_21"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_21

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %add_ln37_5 = add i5 %sub_ln37, %zext_ln37_18

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
:10  %sext_ln37 = sext i5 %add_ln37_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:11  %zext_ln37_11 = zext i32 %sext_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_11"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %p_addr_2 = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln37_11

]]></Node>
<StgValue><ssdm name="p_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="4">
<![CDATA[
:13  %empty_73 = load i16* %p_addr_2, align 2

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="16">
<![CDATA[
:8  %sext_ln37_2 = sext i16 %input_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="4">
<![CDATA[
:13  %empty_73 = load i16* %p_addr_2, align 2

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="16">
<![CDATA[
:14  %sext_ln37_11 = sext i16 %empty_73 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_11"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %mul_ln37 = mul nsw i32 %sext_ln37_11, %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="19">
<![CDATA[
:17  %sext_ln37_3 = sext i19 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %buffer = add nsw i32 %sext_ln37_3, %buffer_1

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="152" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="153" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="154" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="156" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="157" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="bias" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="kernel_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="161" from="_ssdm_op_Read.ap_auto.i5" to="output_width_read" fromId="160" toId="13">
</dataflow>
<dataflow id="162" from="output_width" to="output_width_read" fromId="156" toId="13">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.ap_auto.i5" to="output_height_read" fromId="160" toId="14">
</dataflow>
<dataflow id="164" from="output_height" to="output_height_read" fromId="155" toId="14">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="165" toId="15">
</dataflow>
<dataflow id="167" from="input_width" to="input_width_read" fromId="153" toId="15">
</dataflow>
<dataflow id="168" from="_ssdm_op_Read.ap_auto.i6" to="input_height_read" fromId="165" toId="16">
</dataflow>
<dataflow id="169" from="input_height" to="input_height_read" fromId="152" toId="16">
</dataflow>
<dataflow id="171" from="StgValue_170" to="empty" fromId="170" toId="17">
</dataflow>
<dataflow id="172" from="input_height_read" to="zext_ln37" fromId="16" toId="18">
</dataflow>
<dataflow id="173" from="input_width_read" to="zext_ln37_6_cast" fromId="15" toId="19">
</dataflow>
<dataflow id="174" from="output_height_read" to="zext_ln45" fromId="14" toId="20">
</dataflow>
<dataflow id="175" from="output_width_read" to="zext_ln45_1_cast" fromId="13" toId="21">
</dataflow>
<dataflow id="176" from="output_width_read" to="empty_65" fromId="13" toId="22">
</dataflow>
<dataflow id="177" from="output_height_read" to="empty_66" fromId="14" toId="23">
</dataflow>
<dataflow id="179" from="StgValue_178" to="out_d_0" fromId="178" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln22" to="out_d_0" fromId="24" toId="25">
</dataflow>
<dataflow id="181" from="out_d" to="out_d_0" fromId="32" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="br_ln0" to="out_d_0" fromId="71" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="184" from="StgValue_183" to="phi_mul" fromId="183" toId="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln22" to="phi_mul" fromId="24" toId="26">
</dataflow>
<dataflow id="186" from="add_ln22_3" to="phi_mul" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln0" to="phi_mul" fromId="71" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="188" from="StgValue_183" to="phi_mul2" fromId="183" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="br_ln22" to="phi_mul2" fromId="24" toId="27">
</dataflow>
<dataflow id="190" from="add_ln22" to="phi_mul2" fromId="28" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="br_ln0" to="phi_mul2" fromId="71" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="192" from="phi_mul2" to="add_ln22" fromId="27" toId="28">
</dataflow>
<dataflow id="193" from="zext_ln45" to="add_ln22" fromId="20" toId="28">
</dataflow>
<dataflow id="194" from="phi_mul" to="add_ln22_3" fromId="26" toId="29">
</dataflow>
<dataflow id="195" from="zext_ln37" to="add_ln22_3" fromId="18" toId="29">
</dataflow>
<dataflow id="196" from="out_d_0" to="icmp_ln22" fromId="25" toId="30">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln22" fromId="197" toId="30">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopTripCount" to="empty_67" fromId="199" toId="31">
</dataflow>
<dataflow id="202" from="StgValue_201" to="empty_67" fromId="201" toId="31">
</dataflow>
<dataflow id="203" from="StgValue_201" to="empty_67" fromId="201" toId="31">
</dataflow>
<dataflow id="204" from="StgValue_201" to="empty_67" fromId="201" toId="31">
</dataflow>
<dataflow id="205" from="out_d_0" to="out_d" fromId="25" toId="32">
</dataflow>
<dataflow id="207" from="StgValue_206" to="out_d" fromId="206" toId="32">
</dataflow>
<dataflow id="208" from="icmp_ln22" to="br_ln22" fromId="30" toId="33">
</dataflow>
<dataflow id="209" from="out_d_0" to="trunc_ln26" fromId="25" toId="34">
</dataflow>
<dataflow id="211" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="210" toId="35">
</dataflow>
<dataflow id="212" from="trunc_ln26" to="shl_ln" fromId="34" toId="35">
</dataflow>
<dataflow id="214" from="StgValue_213" to="shl_ln" fromId="213" toId="35">
</dataflow>
<dataflow id="215" from="shl_ln" to="zext_ln26_4" fromId="35" toId="36">
</dataflow>
<dataflow id="216" from="i" to="i_0" fromId="42" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="br_ln24" to="i_0" fromId="57" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="218" from="StgValue_178" to="i_0" fromId="178" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln24" to="i_0" fromId="37" toId="39">
</dataflow>
<dataflow id="220" from="i_0" to="icmp_ln24" fromId="39" toId="40">
</dataflow>
<dataflow id="222" from="StgValue_221" to="icmp_ln24" fromId="221" toId="40">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopTripCount" to="empty_68" fromId="199" toId="41">
</dataflow>
<dataflow id="225" from="StgValue_224" to="empty_68" fromId="224" toId="41">
</dataflow>
<dataflow id="226" from="StgValue_224" to="empty_68" fromId="224" toId="41">
</dataflow>
<dataflow id="227" from="StgValue_224" to="empty_68" fromId="224" toId="41">
</dataflow>
<dataflow id="228" from="i_0" to="i" fromId="39" toId="42">
</dataflow>
<dataflow id="229" from="StgValue_206" to="i" fromId="206" toId="42">
</dataflow>
<dataflow id="230" from="icmp_ln24" to="br_ln24" fromId="40" toId="43">
</dataflow>
<dataflow id="231" from="out_d_0" to="add_ln26_1" fromId="25" toId="44">
</dataflow>
<dataflow id="232" from="i_0" to="add_ln26_1" fromId="39" toId="44">
</dataflow>
<dataflow id="233" from="add_ln26_1" to="zext_ln26" fromId="44" toId="45">
</dataflow>
<dataflow id="234" from="zext_ln26" to="add_ln26" fromId="45" toId="46">
</dataflow>
<dataflow id="235" from="zext_ln26_4" to="add_ln26" fromId="36" toId="46">
</dataflow>
<dataflow id="236" from="add_ln26" to="zext_ln26_5" fromId="46" toId="47">
</dataflow>
<dataflow id="237" from="kernel_0" to="kernel_0_addr" fromId="159" toId="48">
</dataflow>
<dataflow id="239" from="StgValue_238" to="kernel_0_addr" fromId="238" toId="48">
</dataflow>
<dataflow id="240" from="zext_ln26_5" to="kernel_0_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="241" from="kernel_0_addr" to="kernel_0_load" fromId="48" toId="49">
</dataflow>
<dataflow id="242" from="out_d_0" to="zext_ln29" fromId="25" toId="50">
</dataflow>
<dataflow id="243" from="bias" to="bias_addr" fromId="158" toId="51">
</dataflow>
<dataflow id="244" from="StgValue_238" to="bias_addr" fromId="238" toId="51">
</dataflow>
<dataflow id="245" from="zext_ln29" to="bias_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="246" from="bias_addr" to="bias_load" fromId="51" toId="52">
</dataflow>
<dataflow id="247" from="kernel_0_addr" to="kernel_0_load" fromId="48" toId="53">
</dataflow>
<dataflow id="248" from="i_0" to="zext_ln26_3" fromId="39" toId="54">
</dataflow>
<dataflow id="249" from="empty" to="p_addr" fromId="17" toId="55">
</dataflow>
<dataflow id="250" from="StgValue_238" to="p_addr" fromId="238" toId="55">
</dataflow>
<dataflow id="251" from="zext_ln26_3" to="p_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="252" from="kernel_0_load" to="store_ln26" fromId="53" toId="56">
</dataflow>
<dataflow id="253" from="p_addr" to="store_ln26" fromId="55" toId="56">
</dataflow>
<dataflow id="254" from="bias_addr" to="bias_load" fromId="51" toId="58">
</dataflow>
<dataflow id="255" from="bias_load" to="buffer_6" fromId="58" toId="59">
</dataflow>
<dataflow id="256" from="StgValue_178" to="out_h_0" fromId="178" toId="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="br_ln31" to="out_h_0" fromId="60" toId="61">
</dataflow>
<dataflow id="258" from="out_h" to="out_h_0" fromId="64" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="br_ln0" to="out_h_0" fromId="79" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecLoopTripCount" to="empty_69" fromId="199" toId="62">
</dataflow>
<dataflow id="262" from="StgValue_261" to="empty_69" fromId="261" toId="62">
</dataflow>
<dataflow id="264" from="StgValue_263" to="empty_69" fromId="263" toId="62">
</dataflow>
<dataflow id="265" from="StgValue_238" to="empty_69" fromId="238" toId="62">
</dataflow>
<dataflow id="266" from="out_h_0" to="icmp_ln31" fromId="61" toId="63">
</dataflow>
<dataflow id="267" from="empty_66" to="icmp_ln31" fromId="23" toId="63">
</dataflow>
<dataflow id="268" from="out_h_0" to="out_h" fromId="61" toId="64">
</dataflow>
<dataflow id="269" from="StgValue_206" to="out_h" fromId="206" toId="64">
</dataflow>
<dataflow id="270" from="icmp_ln31" to="br_ln31" fromId="63" toId="65">
</dataflow>
<dataflow id="271" from="out_h_0" to="zext_ln37_7_cast" fromId="61" toId="66">
</dataflow>
<dataflow id="272" from="phi_mul2" to="tmp7" fromId="27" toId="67">
</dataflow>
<dataflow id="273" from="zext_ln37_7_cast" to="tmp7" fromId="66" toId="67">
</dataflow>
<dataflow id="274" from="tmp7" to="tmp7_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="275" from="tmp7_cast" to="tmp8" fromId="68" toId="69">
</dataflow>
<dataflow id="276" from="zext_ln45_1_cast" to="tmp8" fromId="21" toId="69">
</dataflow>
<dataflow id="277" from="out_w" to="out_w_0" fromId="75" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="br_ln32" to="out_w_0" fromId="102" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="279" from="StgValue_178" to="out_w_0" fromId="178" toId="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="br_ln32" to="out_w_0" fromId="70" toId="72">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopTripCount" to="empty_70" fromId="199" toId="73">
</dataflow>
<dataflow id="282" from="StgValue_261" to="empty_70" fromId="261" toId="73">
</dataflow>
<dataflow id="283" from="StgValue_263" to="empty_70" fromId="263" toId="73">
</dataflow>
<dataflow id="284" from="StgValue_238" to="empty_70" fromId="238" toId="73">
</dataflow>
<dataflow id="285" from="out_w_0" to="icmp_ln32" fromId="72" toId="74">
</dataflow>
<dataflow id="286" from="empty_65" to="icmp_ln32" fromId="22" toId="74">
</dataflow>
<dataflow id="287" from="out_w_0" to="out_w" fromId="72" toId="75">
</dataflow>
<dataflow id="288" from="StgValue_206" to="out_w" fromId="206" toId="75">
</dataflow>
<dataflow id="289" from="icmp_ln32" to="br_ln32" fromId="74" toId="76">
</dataflow>
<dataflow id="290" from="out_w_0" to="zext_ln35" fromId="72" toId="77">
</dataflow>
<dataflow id="291" from="buffer_6" to="buffer_0" fromId="59" toId="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="292" from="br_ln35" to="buffer_0" fromId="78" toId="80">
</dataflow>
<dataflow id="293" from="buffer_1" to="buffer_0" fromId="103" toId="80">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="294" from="br_ln0" to="buffer_0" fromId="118" toId="80">
<BackEdge/>
</dataflow>
<dataflow id="296" from="StgValue_295" to="k_h_0" fromId="295" toId="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="297" from="br_ln35" to="k_h_0" fromId="78" toId="81">
</dataflow>
<dataflow id="298" from="k_h" to="k_h_0" fromId="84" toId="81">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="299" from="br_ln0" to="k_h_0" fromId="118" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="300" from="k_h_0" to="icmp_ln35" fromId="81" toId="82">
</dataflow>
<dataflow id="302" from="StgValue_301" to="icmp_ln35" fromId="301" toId="82">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecLoopTripCount" to="empty_71" fromId="199" toId="83">
</dataflow>
<dataflow id="305" from="StgValue_304" to="empty_71" fromId="304" toId="83">
</dataflow>
<dataflow id="306" from="StgValue_304" to="empty_71" fromId="304" toId="83">
</dataflow>
<dataflow id="307" from="StgValue_304" to="empty_71" fromId="304" toId="83">
</dataflow>
<dataflow id="308" from="k_h_0" to="k_h" fromId="81" toId="84">
</dataflow>
<dataflow id="310" from="StgValue_309" to="k_h" fromId="309" toId="84">
</dataflow>
<dataflow id="311" from="icmp_ln35" to="br_ln35" fromId="82" toId="85">
</dataflow>
<dataflow id="312" from="k_h_0" to="zext_ln37_15" fromId="81" toId="86">
</dataflow>
<dataflow id="313" from="k_h_0" to="zext_ln37_16" fromId="81" toId="87">
</dataflow>
<dataflow id="315" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln5" fromId="314" toId="88">
</dataflow>
<dataflow id="316" from="k_h_0" to="shl_ln5" fromId="81" toId="88">
</dataflow>
<dataflow id="317" from="StgValue_295" to="shl_ln5" fromId="295" toId="88">
</dataflow>
<dataflow id="318" from="shl_ln5" to="zext_ln37_17" fromId="88" toId="89">
</dataflow>
<dataflow id="319" from="zext_ln37_17" to="sub_ln37" fromId="89" toId="90">
</dataflow>
<dataflow id="320" from="zext_ln37_15" to="sub_ln37" fromId="86" toId="90">
</dataflow>
<dataflow id="321" from="zext_ln37_16" to="tmp2" fromId="87" toId="91">
</dataflow>
<dataflow id="322" from="out_h_0" to="tmp2" fromId="61" toId="91">
</dataflow>
<dataflow id="323" from="tmp2" to="tmp2_cast" fromId="91" toId="92">
</dataflow>
<dataflow id="324" from="phi_mul" to="tmp" fromId="26" toId="93">
</dataflow>
<dataflow id="325" from="tmp2_cast" to="tmp" fromId="92" toId="93">
</dataflow>
<dataflow id="326" from="tmp" to="tmp_cast" fromId="93" toId="94">
</dataflow>
<dataflow id="327" from="zext_ln37_6_cast" to="tmp6" fromId="19" toId="95">
</dataflow>
<dataflow id="328" from="tmp_cast" to="tmp6" fromId="94" toId="95">
</dataflow>
<dataflow id="329" from="buffer_0" to="trunc_ln45" fromId="80" toId="97">
</dataflow>
<dataflow id="330" from="tmp8" to="add_ln45" fromId="69" toId="98">
</dataflow>
<dataflow id="331" from="zext_ln35" to="add_ln45" fromId="77" toId="98">
</dataflow>
<dataflow id="332" from="add_ln45" to="zext_ln45_2" fromId="98" toId="99">
</dataflow>
<dataflow id="333" from="output_r" to="output_addr" fromId="157" toId="100">
</dataflow>
<dataflow id="334" from="StgValue_238" to="output_addr" fromId="238" toId="100">
</dataflow>
<dataflow id="335" from="zext_ln45_2" to="output_addr" fromId="99" toId="100">
</dataflow>
<dataflow id="336" from="trunc_ln45" to="store_ln45" fromId="97" toId="101">
</dataflow>
<dataflow id="337" from="output_addr" to="store_ln45" fromId="100" toId="101">
</dataflow>
<dataflow id="338" from="buffer" to="buffer_1" fromId="130" toId="103">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="339" from="br_ln36" to="buffer_1" fromId="131" toId="103">
<BackEdge/>
</dataflow>
<dataflow id="340" from="buffer_0" to="buffer_1" fromId="80" toId="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="br_ln36" to="buffer_1" fromId="96" toId="103">
</dataflow>
<dataflow id="342" from="k_w" to="k_w_0" fromId="107" toId="104">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="343" from="br_ln36" to="k_w_0" fromId="131" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="344" from="StgValue_295" to="k_w_0" fromId="295" toId="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="345" from="br_ln36" to="k_w_0" fromId="96" toId="104">
</dataflow>
<dataflow id="346" from="k_w_0" to="icmp_ln36" fromId="104" toId="105">
</dataflow>
<dataflow id="347" from="StgValue_301" to="icmp_ln36" fromId="301" toId="105">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecLoopTripCount" to="empty_72" fromId="199" toId="106">
</dataflow>
<dataflow id="349" from="StgValue_304" to="empty_72" fromId="304" toId="106">
</dataflow>
<dataflow id="350" from="StgValue_304" to="empty_72" fromId="304" toId="106">
</dataflow>
<dataflow id="351" from="StgValue_304" to="empty_72" fromId="304" toId="106">
</dataflow>
<dataflow id="352" from="k_w_0" to="k_w" fromId="104" toId="107">
</dataflow>
<dataflow id="353" from="StgValue_309" to="k_w" fromId="309" toId="107">
</dataflow>
<dataflow id="354" from="icmp_ln36" to="br_ln36" fromId="105" toId="108">
</dataflow>
<dataflow id="355" from="k_w_0" to="zext_ln37_18" fromId="104" toId="109">
</dataflow>
<dataflow id="356" from="k_w_0" to="zext_ln37_19" fromId="104" toId="110">
</dataflow>
<dataflow id="357" from="zext_ln37_19" to="add_ln37" fromId="110" toId="111">
</dataflow>
<dataflow id="358" from="out_w_0" to="add_ln37" fromId="72" toId="111">
</dataflow>
<dataflow id="359" from="add_ln37" to="zext_ln37_20" fromId="111" toId="112">
</dataflow>
<dataflow id="360" from="zext_ln37_20" to="add_ln37_4" fromId="112" toId="113">
</dataflow>
<dataflow id="361" from="tmp6" to="add_ln37_4" fromId="95" toId="113">
</dataflow>
<dataflow id="362" from="add_ln37_4" to="zext_ln37_21" fromId="113" toId="114">
</dataflow>
<dataflow id="363" from="input_r" to="input_addr" fromId="154" toId="115">
</dataflow>
<dataflow id="364" from="StgValue_238" to="input_addr" fromId="238" toId="115">
</dataflow>
<dataflow id="365" from="zext_ln37_21" to="input_addr" fromId="114" toId="115">
</dataflow>
<dataflow id="366" from="input_addr" to="input_load" fromId="115" toId="116">
</dataflow>
<dataflow id="367" from="sub_ln37" to="add_ln37_5" fromId="90" toId="117">
</dataflow>
<dataflow id="368" from="zext_ln37_18" to="add_ln37_5" fromId="109" toId="117">
</dataflow>
<dataflow id="369" from="input_addr" to="input_load" fromId="115" toId="119">
</dataflow>
<dataflow id="370" from="add_ln37_5" to="sext_ln37" fromId="117" toId="120">
</dataflow>
<dataflow id="371" from="sext_ln37" to="zext_ln37_11" fromId="120" toId="121">
</dataflow>
<dataflow id="372" from="empty" to="p_addr_2" fromId="17" toId="122">
</dataflow>
<dataflow id="373" from="StgValue_238" to="p_addr_2" fromId="238" toId="122">
</dataflow>
<dataflow id="374" from="zext_ln37_11" to="p_addr_2" fromId="121" toId="122">
</dataflow>
<dataflow id="375" from="p_addr_2" to="empty_73" fromId="122" toId="123">
</dataflow>
<dataflow id="376" from="input_load" to="sext_ln37_2" fromId="119" toId="124">
</dataflow>
<dataflow id="377" from="p_addr_2" to="empty_73" fromId="122" toId="125">
</dataflow>
<dataflow id="378" from="empty_73" to="sext_ln37_11" fromId="125" toId="126">
</dataflow>
<dataflow id="379" from="sext_ln37_11" to="mul_ln37" fromId="126" toId="127">
</dataflow>
<dataflow id="380" from="sext_ln37_2" to="mul_ln37" fromId="124" toId="127">
</dataflow>
<dataflow id="382" from="_ssdm_op_PartSelect.i19.i32.i32.i32" to="trunc_ln" fromId="381" toId="128">
</dataflow>
<dataflow id="383" from="mul_ln37" to="trunc_ln" fromId="127" toId="128">
</dataflow>
<dataflow id="385" from="StgValue_384" to="trunc_ln" fromId="384" toId="128">
</dataflow>
<dataflow id="387" from="StgValue_386" to="trunc_ln" fromId="386" toId="128">
</dataflow>
<dataflow id="388" from="trunc_ln" to="sext_ln37_3" fromId="128" toId="129">
</dataflow>
<dataflow id="389" from="sext_ln37_3" to="buffer" fromId="129" toId="130">
</dataflow>
<dataflow id="390" from="buffer_1" to="buffer" fromId="103" toId="130">
</dataflow>
<dataflow id="391" from="icmp_ln22" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="392" from="icmp_ln24" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="393" from="icmp_ln31" to="StgValue_6" fromId="63" toId="6">
</dataflow>
<dataflow id="394" from="icmp_ln32" to="StgValue_7" fromId="74" toId="7">
</dataflow>
<dataflow id="395" from="icmp_ln35" to="StgValue_8" fromId="82" toId="8">
</dataflow>
<dataflow id="396" from="icmp_ln36" to="StgValue_9" fromId="105" toId="9">
</dataflow>
</dataflows>


</stg>
