ARM GAS  /tmp/ccmis0RO.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.MX_TIM4_Init.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 5372632F 		.ascii	"Src/tim.c\000"
  20      74696D2E 
  20      6300
  21              		.section	.text.MX_TIM4_Init,"ax",%progbits
  22              		.align	1
  23              		.global	MX_TIM4_Init
  24              		.arch armv7e-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu fpv4-sp-d16
  30              	MX_TIM4_Init:
  31              	.LFB309:
  32              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   ** This notice applies to any and all portions of this file
   8:Src/tim.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/tim.c     ****   * USER CODE END. Other portions of this file, whether
  10:Src/tim.c     ****   * inserted by the user or by software development tools
  11:Src/tim.c     ****   * are owned by their respective copyright owners.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/tim.c     ****   *
  15:Src/tim.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/tim.c     ****   * are permitted provided that the following conditions are met:
  17:Src/tim.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/tim.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/tim.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/tim.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/tim.c     ****   *      and/or other materials provided with the distribution.
  22:Src/tim.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/tim.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/tim.c     ****   *      without specific prior written permission.
ARM GAS  /tmp/ccmis0RO.s 			page 2


  25:Src/tim.c     ****   *
  26:Src/tim.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/tim.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/tim.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/tim.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/tim.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/tim.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/tim.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/tim.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/tim.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/tim.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/tim.c     ****   *
  37:Src/tim.c     ****   ******************************************************************************
  38:Src/tim.c     ****   */
  39:Src/tim.c     **** 
  40:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/tim.c     **** #include "tim.h"
  42:Src/tim.c     **** 
  43:Src/tim.c     **** /* USER CODE BEGIN 0 */
  44:Src/tim.c     **** 
  45:Src/tim.c     **** /* USER CODE END 0 */
  46:Src/tim.c     **** 
  47:Src/tim.c     **** TIM_HandleTypeDef htim4;
  48:Src/tim.c     **** 
  49:Src/tim.c     **** /* TIM4 init function */
  50:Src/tim.c     **** void MX_TIM4_Init(void)
  51:Src/tim.c     **** {
  33              		.loc 1 51 1 view -0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 16
  36              		@ frame_needed = 0, uses_anonymous_args = 0
  37 0000 00B5     		push	{lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40              		.cfi_offset 14, -4
  41 0002 85B0     		sub	sp, sp, #20
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 24
  52:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig;
  44              		.loc 1 52 3 view .LVU1
  53:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC;
  45              		.loc 1 53 3 view .LVU2
  54:Src/tim.c     **** 
  55:Src/tim.c     ****   htim4.Instance = TIM4;
  46              		.loc 1 55 3 view .LVU3
  47              		.loc 1 55 18 is_stmt 0 view .LVU4
  48 0004 1148     		ldr	r0, .L7
  49 0006 124B     		ldr	r3, .L7+4
  50 0008 0360     		str	r3, [r0]
  56:Src/tim.c     ****   htim4.Init.Prescaler = 0;
  51              		.loc 1 56 3 is_stmt 1 view .LVU5
  52              		.loc 1 56 24 is_stmt 0 view .LVU6
  53 000a 0023     		movs	r3, #0
  54 000c 4360     		str	r3, [r0, #4]
  57:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  55              		.loc 1 57 3 is_stmt 1 view .LVU7
  56              		.loc 1 57 26 is_stmt 0 view .LVU8
ARM GAS  /tmp/ccmis0RO.s 			page 3


  57 000e 8360     		str	r3, [r0, #8]
  58:Src/tim.c     ****   htim4.Init.Period = 8000;
  58              		.loc 1 58 3 is_stmt 1 view .LVU9
  59              		.loc 1 58 21 is_stmt 0 view .LVU10
  60 0010 4FF4FA52 		mov	r2, #8000
  61 0014 C260     		str	r2, [r0, #12]
  59:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  62              		.loc 1 59 3 is_stmt 1 view .LVU11
  63              		.loc 1 59 28 is_stmt 0 view .LVU12
  64 0016 0361     		str	r3, [r0, #16]
  60:Src/tim.c     ****   if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
  65              		.loc 1 60 3 is_stmt 1 view .LVU13
  66              		.loc 1 60 7 is_stmt 0 view .LVU14
  67 0018 FFF7FEFF 		bl	HAL_TIM_OC_Init
  68              	.LVL0:
  69              		.loc 1 60 6 view .LVU15
  70 001c 58B9     		cbnz	r0, .L5
  71              	.L2:
  61:Src/tim.c     ****   {
  62:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  63:Src/tim.c     ****   }
  64:Src/tim.c     **** 
  65:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  72              		.loc 1 65 3 is_stmt 1 view .LVU16
  73              		.loc 1 65 37 is_stmt 0 view .LVU17
  74 001e 2023     		movs	r3, #32
  75 0020 0193     		str	r3, [sp, #4]
  66:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  76              		.loc 1 66 3 is_stmt 1 view .LVU18
  77              		.loc 1 66 33 is_stmt 0 view .LVU19
  78 0022 0023     		movs	r3, #0
  79 0024 0393     		str	r3, [sp, #12]
  67:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  80              		.loc 1 67 3 is_stmt 1 view .LVU20
  81              		.loc 1 67 7 is_stmt 0 view .LVU21
  82 0026 01A9     		add	r1, sp, #4
  83 0028 0848     		ldr	r0, .L7
  84 002a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  85              	.LVL1:
  86              		.loc 1 67 6 view .LVU22
  87 002e 38B9     		cbnz	r0, .L6
  88              	.L1:
  68:Src/tim.c     ****   {
  69:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  70:Src/tim.c     ****   }
  71:Src/tim.c     **** 
  72:Src/tim.c     **** 
  73:Src/tim.c     **** }
  89              		.loc 1 73 1 view .LVU23
  90 0030 05B0     		add	sp, sp, #20
  91              	.LCFI2:
  92              		.cfi_remember_state
  93              		.cfi_def_cfa_offset 4
  94              		@ sp needed
  95 0032 5DF804FB 		ldr	pc, [sp], #4
  96              	.L5:
  97              	.LCFI3:
ARM GAS  /tmp/ccmis0RO.s 			page 4


  98              		.cfi_restore_state
  62:Src/tim.c     ****   }
  99              		.loc 1 62 5 is_stmt 1 view .LVU24
 100 0036 3E21     		movs	r1, #62
 101 0038 0648     		ldr	r0, .L7+8
 102 003a FFF7FEFF 		bl	_Error_Handler
 103              	.LVL2:
 104 003e EEE7     		b	.L2
 105              	.L6:
  69:Src/tim.c     ****   }
 106              		.loc 1 69 5 view .LVU25
 107 0040 4521     		movs	r1, #69
 108 0042 0448     		ldr	r0, .L7+8
 109 0044 FFF7FEFF 		bl	_Error_Handler
 110              	.LVL3:
 111              		.loc 1 73 1 is_stmt 0 view .LVU26
 112 0048 F2E7     		b	.L1
 113              	.L8:
 114 004a 00BF     		.align	2
 115              	.L7:
 116 004c 00000000 		.word	htim4
 117 0050 00080040 		.word	1073743872
 118 0054 00000000 		.word	.LC0
 119              		.cfi_endproc
 120              	.LFE309:
 122              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 123              		.align	1
 124              		.global	HAL_TIM_OC_MspInit
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	HAL_TIM_OC_MspInit:
 131              	.LVL4:
 132              	.LFB310:
  74:Src/tim.c     **** 
  75:Src/tim.c     **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
  76:Src/tim.c     **** {
 133              		.loc 1 76 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 8
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
  77:Src/tim.c     **** 
  78:Src/tim.c     ****   if(tim_ocHandle->Instance==TIM4)
 138              		.loc 1 78 3 view .LVU28
 139              		.loc 1 78 18 is_stmt 0 view .LVU29
 140 0000 0268     		ldr	r2, [r0]
 141              		.loc 1 78 5 view .LVU30
 142 0002 094B     		ldr	r3, .L16
 143 0004 9A42     		cmp	r2, r3
 144 0006 00D0     		beq	.L15
 145 0008 7047     		bx	lr
 146              	.L15:
  76:Src/tim.c     **** 
 147              		.loc 1 76 1 view .LVU31
 148 000a 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccmis0RO.s 			page 5


 149              	.LCFI4:
 150              		.cfi_def_cfa_offset 8
  79:Src/tim.c     ****   {
  80:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  81:Src/tim.c     **** 
  82:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
  83:Src/tim.c     ****     /* TIM4 clock enable */
  84:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 151              		.loc 1 84 5 is_stmt 1 view .LVU32
 152              	.LBB2:
 153              		.loc 1 84 5 view .LVU33
 154              		.loc 1 84 5 view .LVU34
 155 000c 03F50233 		add	r3, r3, #133120
 156 0010 9A6D     		ldr	r2, [r3, #88]
 157 0012 42F00402 		orr	r2, r2, #4
 158 0016 9A65     		str	r2, [r3, #88]
 159              		.loc 1 84 5 view .LVU35
 160 0018 9B6D     		ldr	r3, [r3, #88]
 161 001a 03F00403 		and	r3, r3, #4
 162 001e 0193     		str	r3, [sp, #4]
 163              		.loc 1 84 5 view .LVU36
 164 0020 019B     		ldr	r3, [sp, #4]
 165              	.LBE2:
 166              		.loc 1 84 5 view .LVU37
  85:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  86:Src/tim.c     **** 
  87:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
  88:Src/tim.c     ****   }
  89:Src/tim.c     **** }
 167              		.loc 1 89 1 is_stmt 0 view .LVU38
 168 0022 02B0     		add	sp, sp, #8
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 0
 171              		@ sp needed
 172 0024 7047     		bx	lr
 173              	.L17:
 174 0026 00BF     		.align	2
 175              	.L16:
 176 0028 00080040 		.word	1073743872
 177              		.cfi_endproc
 178              	.LFE310:
 180              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 181              		.align	1
 182              		.global	HAL_TIM_OC_MspDeInit
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	HAL_TIM_OC_MspDeInit:
 189              	.LVL5:
 190              	.LFB311:
  90:Src/tim.c     **** 
  91:Src/tim.c     **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* tim_ocHandle)
  92:Src/tim.c     **** {
 191              		.loc 1 92 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccmis0RO.s 			page 6


 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
  93:Src/tim.c     **** 
  94:Src/tim.c     ****   if(tim_ocHandle->Instance==TIM4)
 196              		.loc 1 94 3 view .LVU40
 197              		.loc 1 94 18 is_stmt 0 view .LVU41
 198 0000 0268     		ldr	r2, [r0]
 199              		.loc 1 94 5 view .LVU42
 200 0002 054B     		ldr	r3, .L21
 201 0004 9A42     		cmp	r2, r3
 202 0006 00D0     		beq	.L20
 203              	.L18:
  95:Src/tim.c     ****   {
  96:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
  97:Src/tim.c     **** 
  98:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
  99:Src/tim.c     ****     /* Peripheral clock disable */
 100:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 101:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 102:Src/tim.c     **** 
 103:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 1 */
 104:Src/tim.c     ****   }
 105:Src/tim.c     **** }
 204              		.loc 1 105 1 view .LVU43
 205 0008 7047     		bx	lr
 206              	.L20:
 100:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 207              		.loc 1 100 5 is_stmt 1 view .LVU44
 208 000a 044A     		ldr	r2, .L21+4
 209 000c 936D     		ldr	r3, [r2, #88]
 210 000e 23F00403 		bic	r3, r3, #4
 211 0012 9365     		str	r3, [r2, #88]
 212              		.loc 1 105 1 is_stmt 0 view .LVU45
 213 0014 F8E7     		b	.L18
 214              	.L22:
 215 0016 00BF     		.align	2
 216              	.L21:
 217 0018 00080040 		.word	1073743872
 218 001c 00100240 		.word	1073876992
 219              		.cfi_endproc
 220              	.LFE311:
 222              		.comm	htim4,64,4
 223              		.text
 224              	.Letext0:
 225              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 226              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 227              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 228              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 229              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 230              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 231              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 232              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.0/include/stddef.h"
 233              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 234              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 235              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 236              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 237              		.file 14 "Inc/tim.h"
ARM GAS  /tmp/ccmis0RO.s 			page 7


 238              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccmis0RO.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccmis0RO.s:18     .rodata.MX_TIM4_Init.str1.4:0000000000000000 $d
     /tmp/ccmis0RO.s:22     .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccmis0RO.s:30     .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccmis0RO.s:116    .text.MX_TIM4_Init:000000000000004c $d
                            *COM*:0000000000000040 htim4
     /tmp/ccmis0RO.s:123    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/ccmis0RO.s:130    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/ccmis0RO.s:176    .text.HAL_TIM_OC_MspInit:0000000000000028 $d
     /tmp/ccmis0RO.s:181    .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/ccmis0RO.s:188    .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/ccmis0RO.s:217    .text.HAL_TIM_OC_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
_Error_Handler
