#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jun 22 22:45:21 2024
# Process ID: 104688
# Current directory: /home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1
# Command line: vivado -log ram_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_test.tcl
# Log file: /home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/ram_test.vds
# Journal file: /home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/vivado.jou
# Running On        :qian
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2601.382 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16648 MB
# Swap memory       :4294 MB
# Total Virtual     :20943 MB
# Available Virtual :12303 MB
#-----------------------------------------------------------
source ram_test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.797 ; gain = 0.027 ; free physical = 799 ; free virtual = 11368
Command: synth_design -top ram_test -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104789
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2158.816 ; gain = 411.746 ; free physical = 191 ; free virtual = 10318
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_test' [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/sources_1/new/ram_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/.Xil/Vivado-104688-qian/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/.Xil/Vivado-104688-qian/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/sources_1/new/ram_test.v:68]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/.Xil/Vivado-104688-qian/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/.Xil/Vivado-104688-qian/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_test' (0#1) [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/sources_1/new/ram_test.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ram_ip_inst'. This will prevent further optimization [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/sources_1/new/ram_test.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/sources_1/new/ram_test.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.785 ; gain = 497.715 ; free physical = 183 ; free virtual = 10212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.660 ; gain = 509.590 ; free physical = 183 ; free virtual = 10212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.660 ; gain = 509.590 ; free physical = 183 ; free virtual = 10212
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.660 ; gain = 0.000 ; free physical = 183 ; free virtual = 10212
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram_ip_inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram_ip_inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/constrs_1/new/ram.xdc]
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/constrs_1/new/ram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashima/projects/zynq-7010/tutorial/ram/ram.srcs/constrs_1/new/ram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ram_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ram_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.441 ; gain = 0.000 ; free physical = 185 ; free virtual = 10214
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2381.441 ; gain = 0.000 ; free physical = 185 ; free virtual = 10214
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.441 ; gain = 634.371 ; free physical = 186 ; free virtual = 10217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 186 ; free virtual = 10217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ram_ip_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 186 ; free virtual = 10217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 210 ; free virtual = 10241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 188 ; free virtual = 10223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 226 ; free virtual = 10246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 226 ; free virtual = 10246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 226 ; free virtual = 10246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 222 ; free virtual = 10239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 222 ; free virtual = 10239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 223 ; free virtual = 10239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 223 ; free virtual = 10239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 223 ; free virtual = 10239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 223 ; free virtual = 10239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |ila         |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |     4|
|5     |LUT1        |     3|
|6     |LUT2        |     2|
|7     |LUT3        |     2|
|8     |LUT4        |     9|
|9     |LUT5        |     6|
|10    |LUT6        |     6|
|11    |FDCE        |    34|
|12    |FDPE        |     1|
|13    |IBUF        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.445 ; gain = 642.375 ; free physical = 223 ; free virtual = 10239
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2389.445 ; gain = 517.594 ; free physical = 222 ; free virtual = 10239
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.453 ; gain = 642.375 ; free physical = 222 ; free virtual = 10239
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.453 ; gain = 0.000 ; free physical = 220 ; free virtual = 10240
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.473 ; gain = 0.000 ; free physical = 519 ; free virtual = 10535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8b91e6c0
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.473 ; gain = 1025.676 ; free physical = 517 ; free virtual = 10533
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1919.347; main = 1577.688; forked = 384.092
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3434.082; main = 2445.477; forked = 1044.633
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.484 ; gain = 0.000 ; free physical = 517 ; free virtual = 10533
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/ram/ram.runs/synth_1/ram_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ram_test_utilization_synth.rpt -pb ram_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 22 22:45:59 2024...
