(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h23):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire9;
  wire [(2'h2):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire [(2'h3):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($unsigned(wire0) ?
                     (wire2 > (8'ha1)) : ((wire1[(4'h8):(2'h2)] && (~^(8'ha3))) ?
                         ((wire0 || wire2) ?
                             $signed(wire3) : ((8'ha9) ?
                                 (8'h9c) : wire1)) : (wire0 > $unsigned(wire3))));
  assign wire5 = (wire2[(1'h1):(1'h0)] << (^~(~^wire0[(3'h6):(3'h6)])));
  assign wire6 = (^~($unsigned($signed(wire3)) - (wire1[(2'h3):(1'h0)] << wire4[(2'h2):(2'h2)])));
  assign wire7 = ({{(wire3 ? wire2 : wire0)}} ?
                     $unsigned(wire1[(2'h2):(1'h0)]) : $unsigned(wire1[(3'h7):(3'h4)]));
  assign wire8 = (-$signed($signed($unsigned(wire5))));
  assign wire9 = wire6;
  assign wire10 = (~&{($unsigned(wire5) >>> (wire7 ? wire0 : (8'ha5)))});
endmodule