# SPI Master-Slave Verification System (SystemVerilog + Vivado)

This project implements and verifies a **Serial Peripheral Interface (SPI)** Master-Slave communication protocol using SystemVerilog and Vivado.

## Project Structure

‚îú‚îÄ‚îÄ rtl/ # RTL design files
‚îÇ ‚îú‚îÄ‚îÄ spi_master.sv
‚îÇ ‚îú‚îÄ‚îÄ spi_slave.sv
‚îÇ ‚îî‚îÄ‚îÄ top.sv
‚îÇ
‚îú‚îÄ‚îÄ pkg/ # SystemVerilog package
‚îÇ ‚îî‚îÄ‚îÄ spi_pkg.sv
‚îÇ
‚îú‚îÄ‚îÄ classes/ # UVM-style components
‚îÇ ‚îú‚îÄ‚îÄ transaction.sv
‚îÇ ‚îú‚îÄ‚îÄ generator.sv
‚îÇ ‚îú‚îÄ‚îÄ driver.sv
‚îÇ ‚îú‚îÄ‚îÄ monitor.sv
‚îÇ ‚îú‚îÄ‚îÄ scoreboard.sv
‚îÇ ‚îî‚îÄ‚îÄ environment.sv
‚îÇ
‚îú‚îÄ‚îÄ sim/ # Interface definition
‚îÇ ‚îî‚îÄ‚îÄ waveform
‚îÇ
‚îú‚îÄ‚îÄ tb/
‚îÇ   ‚îú‚îÄ‚îÄ tb_top.sv
‚îÇ   ‚îî‚îÄ‚îÄ spi_if.sv 
‚îÇ
‚îú‚îÄ‚îÄ .gitignore
‚îî‚îÄ‚îÄ README.md

## ---

## üöÄ Features

- ‚úîÔ∏è SPI Master-Slave full-duplex data communication
- ‚úîÔ∏è Modular UVM-style testbench (lightweight, no UVM library)
- ‚úîÔ∏è Self-checking scoreboard for data validation
- ‚úîÔ∏è Fully synthesizable and testable RTL

---

## üõ†Ô∏è Tools Used

- **Vivado (Xilinx)**
- **SystemVerilog (IEEE 1800)**
- **GTKWave** (for viewing VCD if needed)

---

## ‚ñ∂Ô∏è Running the Simulation in Vivado

> ‚ö†Ô∏è **Follow this exactly to avoid simulation errors.**

### Step-by-Step Vivado Setup

1. Create a **new RTL project** in Vivado (don't add sources yet).
2. In **Sources ‚Üí Add Files**:
   - **Design Sources**:
     - `rtl/top.sv`, `rtl/spi_master.sv`, `rtl/spi_slave.sv`
   - **Simulation Sources**:
     - `pkg/spi_pkg.sv`
     - `sim/spi_if.sv`
     - `tb/tb_top.sv`
     - All `classes/*.sv` files

3. Ensure `spi_pkg.sv` is added *after* all the `classes/*.sv` files.

4. Set include path:
   - Go to `Tools ‚Üí Settings ‚Üí Simulation ‚Üí Verilog Options`
   - Add this under "Other Verilog options":
     ```
     +incdir+./classes
     ```

5. **Run Behavioral Simulation** from `tb_top.sv`.
## Author

Shubhamjeet Singh ‚Äì M.Eng ‚Äì Electrical & Computer Engineering, Concordia University, Canada

---

