INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_lmb_bram_0/sim/Project_FPGA_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_xbar_0/sim/Project_FPGA_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
