<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: SDIO_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_s_d_i_o___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SDIO_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>SDIO Control Registers (SDIO)  
 <a href="struct_s_d_i_o___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa80c3e99358a36055cca71617e61aa8d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa4e2102f07a834e0ea64ab7807860620"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa4e2102f07a834e0ea64ab7807860620">SDMA</a></td></tr>
<tr class="separator:aa4e2102f07a834e0ea64ab7807860620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4128ac6c3d5262b2e8fbcd8ec18b6451"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a48e8cc794251ba8e11b884c59c64b267"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a48e8cc794251ba8e11b884c59c64b267">SDMASYSTEMADDRESS</a>: 32</td></tr>
<tr class="separator:a48e8cc794251ba8e11b884c59c64b267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4128ac6c3d5262b2e8fbcd8ec18b6451"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4128ac6c3d5262b2e8fbcd8ec18b6451">SDMA_b</a></td></tr>
<tr class="separator:a4128ac6c3d5262b2e8fbcd8ec18b6451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80c3e99358a36055cca71617e61aa8d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa80c3e99358a36055cca71617e61aa8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca165e7082ef759cfe2acc0a9d2a83a4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae5844c4f2acad4b3f539b7a9e7d29032"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae5844c4f2acad4b3f539b7a9e7d29032">BLOCK</a></td></tr>
<tr class="separator:ae5844c4f2acad4b3f539b7a9e7d29032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3915f098532fc61b2b3dbd21f23840f9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3c0460542677a52d9da65c07afd90db0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3c0460542677a52d9da65c07afd90db0">TRANSFERBLOCKSIZE</a>: 12</td></tr>
<tr class="separator:a3c0460542677a52d9da65c07afd90db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9f9f3436cffcce1f708e0662b34f29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0e9f9f3436cffcce1f708e0662b34f29">HOSTSDMABUFSZ</a>: 3</td></tr>
<tr class="separator:a0e9f9f3436cffcce1f708e0662b34f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58d223b9af0e8a4178d536b04481a42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad58d223b9af0e8a4178d536b04481a42">BLKCNT</a>: 16</td></tr>
<tr class="separator:ad58d223b9af0e8a4178d536b04481a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3915f098532fc61b2b3dbd21f23840f9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3915f098532fc61b2b3dbd21f23840f9">BLOCK_b</a></td></tr>
<tr class="separator:a3915f098532fc61b2b3dbd21f23840f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca165e7082ef759cfe2acc0a9d2a83a4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aca165e7082ef759cfe2acc0a9d2a83a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d7041181872d8123a946028aa0707a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0373466ca0f6c6c5ca719c6d759d73ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0373466ca0f6c6c5ca719c6d759d73ca">ARGUMENT1</a></td></tr>
<tr class="separator:a0373466ca0f6c6c5ca719c6d759d73ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a55256e579921842906bb6da882f791"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad4b402c8cc78b670d8aefb3cbc57f042"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad4b402c8cc78b670d8aefb3cbc57f042">CMDARG1</a>: 32</td></tr>
<tr class="separator:ad4b402c8cc78b670d8aefb3cbc57f042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a55256e579921842906bb6da882f791"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7a55256e579921842906bb6da882f791">ARGUMENT1_b</a></td></tr>
<tr class="separator:a7a55256e579921842906bb6da882f791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d7041181872d8123a946028aa0707a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a30d7041181872d8123a946028aa0707a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6902078fb1b931bf90190e684022bdd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad0da6a3dd981027f1736808adfa4a3a3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad0da6a3dd981027f1736808adfa4a3a3">TRANSFER</a></td></tr>
<tr class="separator:ad0da6a3dd981027f1736808adfa4a3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1197d6c7bcdbe92b8adb372398913a03"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa6a5c08428a102eb6b8b0a27076c474e">DMAEN</a>: 1</td></tr>
<tr class="separator:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf46cc6061abc29925933162d8dcab7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abdf46cc6061abc29925933162d8dcab7">BLKCNTEN</a>: 1</td></tr>
<tr class="separator:abdf46cc6061abc29925933162d8dcab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e59930ca54ac92c34f39be3775819ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a8e59930ca54ac92c34f39be3775819ff">ACMDEN</a>: 2</td></tr>
<tr class="separator:a8e59930ca54ac92c34f39be3775819ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6847ecfb468c3f8c55f9f21d9b6df1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad6847ecfb468c3f8c55f9f21d9b6df1d">DXFERDIRSEL</a>: 1</td></tr>
<tr class="separator:ad6847ecfb468c3f8c55f9f21d9b6df1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9368446f9d471b01f96048f9722509cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9368446f9d471b01f96048f9722509cb">BLKSEL</a>: 1</td></tr>
<tr class="separator:a9368446f9d471b01f96048f9722509cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fc2a289687738e739286c19a004d0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a98fc2a289687738e739286c19a004d0b">RESPTYPESEL</a>: 2</td></tr>
<tr class="separator:a98fc2a289687738e739286c19a004d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bc7aa0df3b70a79401e03ab24da13c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae5bc7aa0df3b70a79401e03ab24da13c">CMDCRCCHKEN</a>: 1</td></tr>
<tr class="separator:ae5bc7aa0df3b70a79401e03ab24da13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc37ee652ca9e43d540c1d71b41ee00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#adfc37ee652ca9e43d540c1d71b41ee00">CMDIDXCHKEN</a>: 1</td></tr>
<tr class="separator:adfc37ee652ca9e43d540c1d71b41ee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ee5890c4b69a38db3ec2a377265a43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa6ee5890c4b69a38db3ec2a377265a43">DATAPRSNTSEL</a>: 1</td></tr>
<tr class="separator:aa6ee5890c4b69a38db3ec2a377265a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffbc9fbfa14137e18eb178b467bfdfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#adffbc9fbfa14137e18eb178b467bfdfd">CMDTYPE</a>: 2</td></tr>
<tr class="separator:adffbc9fbfa14137e18eb178b467bfdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe9b751a8d08a5063d27cd75edacada"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4fe9b751a8d08a5063d27cd75edacada">CMDIDX</a>: 6</td></tr>
<tr class="separator:a4fe9b751a8d08a5063d27cd75edacada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 2</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1197d6c7bcdbe92b8adb372398913a03"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1197d6c7bcdbe92b8adb372398913a03">TRANSFER_b</a></td></tr>
<tr class="separator:a1197d6c7bcdbe92b8adb372398913a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6902078fb1b931bf90190e684022bdd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab6902078fb1b931bf90190e684022bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9b88a2e66d50155aee8666ba5b301c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd00b37af1a94ea9a1f53a609f6ad45b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#acd00b37af1a94ea9a1f53a609f6ad45b">RESPONSE0</a></td></tr>
<tr class="separator:acd00b37af1a94ea9a1f53a609f6ad45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e0ebafd091f96723c3c2f13d195411"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e96696943effb4e502338da43392159"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e96696943effb4e502338da43392159">CMDRESP0</a>: 32</td></tr>
<tr class="separator:a3e96696943effb4e502338da43392159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e0ebafd091f96723c3c2f13d195411"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a96e0ebafd091f96723c3c2f13d195411">RESPONSE0_b</a></td></tr>
<tr class="separator:a96e0ebafd091f96723c3c2f13d195411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9b88a2e66d50155aee8666ba5b301c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6c9b88a2e66d50155aee8666ba5b301c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed54b1dd5c818740cc9a368adbe1a12"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a06eb9f34b4a80c2f2c93b8d409b4e3e5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a06eb9f34b4a80c2f2c93b8d409b4e3e5">RESPONSE1</a></td></tr>
<tr class="separator:a06eb9f34b4a80c2f2c93b8d409b4e3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e907bb0dd8b2eae0d69a8f2db33af50"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2a4e4cefefbe4ef5aa0f1cbd3c409d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2a4e4cefefbe4ef5aa0f1cbd3c409d60">CMDRESP1</a>: 32</td></tr>
<tr class="separator:a2a4e4cefefbe4ef5aa0f1cbd3c409d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e907bb0dd8b2eae0d69a8f2db33af50"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6e907bb0dd8b2eae0d69a8f2db33af50">RESPONSE1_b</a></td></tr>
<tr class="separator:a6e907bb0dd8b2eae0d69a8f2db33af50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed54b1dd5c818740cc9a368adbe1a12"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6ed54b1dd5c818740cc9a368adbe1a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca304ba273246b7aa20ad9bc0cff8482"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abc8414b7b4a8995378f9b1df30c2276f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abc8414b7b4a8995378f9b1df30c2276f">RESPONSE2</a></td></tr>
<tr class="separator:abc8414b7b4a8995378f9b1df30c2276f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374527ff251f739883d2962c492b3751"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a359b94b42d0721e254c7e886569c9e2a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a359b94b42d0721e254c7e886569c9e2a">CMDRESP2</a>: 32</td></tr>
<tr class="separator:a359b94b42d0721e254c7e886569c9e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374527ff251f739883d2962c492b3751"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a374527ff251f739883d2962c492b3751">RESPONSE2_b</a></td></tr>
<tr class="separator:a374527ff251f739883d2962c492b3751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca304ba273246b7aa20ad9bc0cff8482"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aca304ba273246b7aa20ad9bc0cff8482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a36e5ea620d68b5fdbe4b91f29f4a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4378c92ecf31b8e522607c9b0e333e2c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4378c92ecf31b8e522607c9b0e333e2c">RESPONSE3</a></td></tr>
<tr class="separator:a4378c92ecf31b8e522607c9b0e333e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e25bcd07087decddf07fcf1910bef31"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a20737a6a3ac4fca23bb2c5c9061cfdc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a20737a6a3ac4fca23bb2c5c9061cfdc5">CMDRESP3</a>: 32</td></tr>
<tr class="separator:a20737a6a3ac4fca23bb2c5c9061cfdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e25bcd07087decddf07fcf1910bef31"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7e25bcd07087decddf07fcf1910bef31">RESPONSE3_b</a></td></tr>
<tr class="separator:a7e25bcd07087decddf07fcf1910bef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a36e5ea620d68b5fdbe4b91f29f4a6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a36a36e5ea620d68b5fdbe4b91f29f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30aefb978f7407e0eec89a8eb4c670f0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5660bc429f5d93a1d45957b24592ef5c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5660bc429f5d93a1d45957b24592ef5c">BUFFER</a></td></tr>
<tr class="separator:a5660bc429f5d93a1d45957b24592ef5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfe9cce787dfccc5d7d5934f17d2d4f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae3792974a77ad52f10d829c1f7fff9a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae3792974a77ad52f10d829c1f7fff9a5">BUFFERDATA</a>: 32</td></tr>
<tr class="separator:ae3792974a77ad52f10d829c1f7fff9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfe9cce787dfccc5d7d5934f17d2d4f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1dfe9cce787dfccc5d7d5934f17d2d4f">BUFFER_b</a></td></tr>
<tr class="separator:a1dfe9cce787dfccc5d7d5934f17d2d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30aefb978f7407e0eec89a8eb4c670f0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a30aefb978f7407e0eec89a8eb4c670f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982bd708d16e3d6d6b3340167164ad8e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0892d791bd4624d7c2d485e20eea67e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0892d791bd4624d7c2d485e20eea67e4">PRESENT</a></td></tr>
<tr class="separator:a0892d791bd4624d7c2d485e20eea67e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5231af421fa1b9658c32e5d3db86a2a8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1232e8bd58678282230f8d881c0bcca5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1232e8bd58678282230f8d881c0bcca5">CMDINHCMD</a>: 1</td></tr>
<tr class="separator:a1232e8bd58678282230f8d881c0bcca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb65900963bd613eff077a4c0975fd88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#afb65900963bd613eff077a4c0975fd88">CMDINHDAT</a>: 1</td></tr>
<tr class="separator:afb65900963bd613eff077a4c0975fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac113fefd000b77aef2bf3f238ff7b8ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac113fefd000b77aef2bf3f238ff7b8ee">DLINEACT</a>: 1</td></tr>
<tr class="separator:ac113fefd000b77aef2bf3f238ff7b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b92562d1eae1c9dfd56a3bd3b3c2fee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7b92562d1eae1c9dfd56a3bd3b3c2fee">RETUNINGREQUEST</a>: 1</td></tr>
<tr class="separator:a7b92562d1eae1c9dfd56a3bd3b3c2fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b209b807030ab4074e9fabf6cd4d51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a11b209b807030ab4074e9fabf6cd4d51">WRXFERACT</a>: 1</td></tr>
<tr class="separator:a11b209b807030ab4074e9fabf6cd4d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa571a667efde5d920edef716f1308541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa571a667efde5d920edef716f1308541">RDXFERACT</a>: 1</td></tr>
<tr class="separator:aa571a667efde5d920edef716f1308541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad4c320a6cfb1177beaa72c3faa36f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aaad4c320a6cfb1177beaa72c3faa36f4">BUFWREN</a>: 1</td></tr>
<tr class="separator:aaad4c320a6cfb1177beaa72c3faa36f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d694b4c4098d4d54273b6d869af7e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a41d694b4c4098d4d54273b6d869af7e2">BUFRDEN</a>: 1</td></tr>
<tr class="separator:a41d694b4c4098d4d54273b6d869af7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32de57d45464e839bf304c2f0c673c44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a32de57d45464e839bf304c2f0c673c44">CARDINSERTED</a>: 1</td></tr>
<tr class="separator:a32de57d45464e839bf304c2f0c673c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30c5d7362519929116059d991894ba8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad30c5d7362519929116059d991894ba8">CARDSTABLE</a>: 1</td></tr>
<tr class="separator:ad30c5d7362519929116059d991894ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe942f1e7ab1ef08ced36eafe2db7e98"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abe942f1e7ab1ef08ced36eafe2db7e98">CARDDET</a>: 1</td></tr>
<tr class="separator:abe942f1e7ab1ef08ced36eafe2db7e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3864aca9307929afc25fd7369f87001"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af3864aca9307929afc25fd7369f87001">WRPROTSW</a>: 1</td></tr>
<tr class="separator:af3864aca9307929afc25fd7369f87001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f31add9fd14b057c01e7a2b2be54eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a66f31add9fd14b057c01e7a2b2be54eb">DAT30LINE</a>: 4</td></tr>
<tr class="separator:a66f31add9fd14b057c01e7a2b2be54eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731a1f8eedbfc6871e8c5bf2ad2c9124"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a731a1f8eedbfc6871e8c5bf2ad2c9124">CMDLINE</a>: 1</td></tr>
<tr class="separator:a731a1f8eedbfc6871e8c5bf2ad2c9124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae228eb8a6c62bc8d19485cc920b38d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4ae228eb8a6c62bc8d19485cc920b38d">DAT74LINE</a>: 4</td></tr>
<tr class="separator:a4ae228eb8a6c62bc8d19485cc920b38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 3</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5231af421fa1b9658c32e5d3db86a2a8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5231af421fa1b9658c32e5d3db86a2a8">PRESENT_b</a></td></tr>
<tr class="separator:a5231af421fa1b9658c32e5d3db86a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982bd708d16e3d6d6b3340167164ad8e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a982bd708d16e3d6d6b3340167164ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3544f2f514323294440f9617464b8de"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1970dd1e8cf2d913ec367d6e436cfeaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1970dd1e8cf2d913ec367d6e436cfeaf">HOSTCTRL1</a></td></tr>
<tr class="separator:a1970dd1e8cf2d913ec367d6e436cfeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d62587a7c68351ca7390232fa49aab5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7fda8c4b7eb8f4eb1ea630a986932e65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7fda8c4b7eb8f4eb1ea630a986932e65">LEDCONTROL</a>: 1</td></tr>
<tr class="separator:a7fda8c4b7eb8f4eb1ea630a986932e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b7fbda8c9ee63acf47ae5917a1ae6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab9b7fbda8c9ee63acf47ae5917a1ae6d">DATATRANSFERWIDTH</a>: 1</td></tr>
<tr class="separator:ab9b7fbda8c9ee63acf47ae5917a1ae6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6573f35371f8471f1a60258c58003fd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6573f35371f8471f1a60258c58003fd4">HISPEEDEN</a>: 1</td></tr>
<tr class="separator:a6573f35371f8471f1a60258c58003fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120efad4f7f2de6a3e90655e97fe03f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a120efad4f7f2de6a3e90655e97fe03f0">DMASELECT</a>: 2</td></tr>
<tr class="separator:a120efad4f7f2de6a3e90655e97fe03f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc906afe97e34a91d388be56a6a4a8c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abc906afe97e34a91d388be56a6a4a8c7">XFERWIDTH</a>: 1</td></tr>
<tr class="separator:abc906afe97e34a91d388be56a6a4a8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f25beeb59628b421959ab327f5b026e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0f25beeb59628b421959ab327f5b026e">TESTLEVEL</a>: 1</td></tr>
<tr class="separator:a0f25beeb59628b421959ab327f5b026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4532ff93552c4a1ded143683c5b90be7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4532ff93552c4a1ded143683c5b90be7">CARDSRC</a>: 1</td></tr>
<tr class="separator:a4532ff93552c4a1ded143683c5b90be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7e01949faa6bac8920eead75170354"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0d7e01949faa6bac8920eead75170354">SDBUSPOWER</a>: 1</td></tr>
<tr class="separator:a0d7e01949faa6bac8920eead75170354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5abfd2ef8e6bb3d90f1ce86e96baa07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac5abfd2ef8e6bb3d90f1ce86e96baa07">VOLTSELECT</a>: 3</td></tr>
<tr class="separator:ac5abfd2ef8e6bb3d90f1ce86e96baa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa189a910b3b725fd6a0c36763024b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#adfa189a910b3b725fd6a0c36763024b5">HWRESET</a>: 1</td></tr>
<tr class="separator:adfa189a910b3b725fd6a0c36763024b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1c669d3f725729b5654aaa0461ceb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5b1c669d3f725729b5654aaa0461ceb9">STOPATBLOCKGAPREQUEST</a>: 1</td></tr>
<tr class="separator:a5b1c669d3f725729b5654aaa0461ceb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b9d6f4283c44655e08709e9eae9b0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a56b9d6f4283c44655e08709e9eae9b0b">CONTREQ</a>: 1</td></tr>
<tr class="separator:a56b9d6f4283c44655e08709e9eae9b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef362b3c4daa8352d84acecd85094352"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aef362b3c4daa8352d84acecd85094352">READWAITCTRL</a>: 1</td></tr>
<tr class="separator:aef362b3c4daa8352d84acecd85094352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45cf49ed4dde07d0945feeeb9e32923e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a45cf49ed4dde07d0945feeeb9e32923e">GAP</a>: 1</td></tr>
<tr class="separator:a45cf49ed4dde07d0945feeeb9e32923e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d1c754e58bd415a276f27b3b20513e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac0d1c754e58bd415a276f27b3b20513e">SPIMODE</a>: 1</td></tr>
<tr class="separator:ac0d1c754e58bd415a276f27b3b20513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1a10224a84c8183e9d7225d7e2622c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aac1a10224a84c8183e9d7225d7e2622c">BOOTEN</a>: 1</td></tr>
<tr class="separator:aac1a10224a84c8183e9d7225d7e2622c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfd8f2afa0d16b84936c61f22d07057"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#adcfd8f2afa0d16b84936c61f22d07057">ALTBOOTEN</a>: 1</td></tr>
<tr class="separator:adcfd8f2afa0d16b84936c61f22d07057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab818de9b456c362f0c65489ee78e8900"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab818de9b456c362f0c65489ee78e8900">BOOTACKCHK</a>: 1</td></tr>
<tr class="separator:ab818de9b456c362f0c65489ee78e8900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bddcf6bef55ada899c8a6790458b067"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9bddcf6bef55ada899c8a6790458b067">WUENCARDINT</a>: 1</td></tr>
<tr class="separator:a9bddcf6bef55ada899c8a6790458b067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070770dc6ab9eef1fe2765a36f8adafb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a070770dc6ab9eef1fe2765a36f8adafb">WUENCARDINSERT</a>: 1</td></tr>
<tr class="separator:a070770dc6ab9eef1fe2765a36f8adafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ba620a38c105ad80ff631b2da5f6ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a00ba620a38c105ad80ff631b2da5f6ac">WUENCARDREMOVL</a>: 1</td></tr>
<tr class="separator:a00ba620a38c105ad80ff631b2da5f6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d62587a7c68351ca7390232fa49aab5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3d62587a7c68351ca7390232fa49aab5">HOSTCTRL1_b</a></td></tr>
<tr class="separator:a3d62587a7c68351ca7390232fa49aab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3544f2f514323294440f9617464b8de"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae3544f2f514323294440f9617464b8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f136d614041a7ebe9e7c135ad6c475"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af88381f382e27897e6a7acf549ff6cd6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af88381f382e27897e6a7acf549ff6cd6">CLOCKCTRL</a></td></tr>
<tr class="separator:af88381f382e27897e6a7acf549ff6cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ff0db481bfd97f9d5e691235af7928"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aef5a5342f004ec33f427546e1e7942cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aef5a5342f004ec33f427546e1e7942cc">CLKEN</a>: 1</td></tr>
<tr class="separator:aef5a5342f004ec33f427546e1e7942cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5826c8219d1c04136cf45164a1f81b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4b5826c8219d1c04136cf45164a1f81b">CLKSTABLE</a>: 1</td></tr>
<tr class="separator:a4b5826c8219d1c04136cf45164a1f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5552664a462afca94af31679051f8742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5552664a462afca94af31679051f8742">SDCLKEN</a>: 1</td></tr>
<tr class="separator:a5552664a462afca94af31679051f8742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d8d037231fc909ceb06d8a43ea6e5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad6d8d037231fc909ceb06d8a43ea6e5d">CLKGENSEL</a>: 1</td></tr>
<tr class="separator:ad6d8d037231fc909ceb06d8a43ea6e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184bfc7f5c414c9744c37ad44bbd2b5b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a184bfc7f5c414c9744c37ad44bbd2b5b">UPRCLKDIV</a>: 2</td></tr>
<tr class="separator:a184bfc7f5c414c9744c37ad44bbd2b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85370f66e70e81c7d46c523a1713675e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a85370f66e70e81c7d46c523a1713675e">FREQSEL</a>: 8</td></tr>
<tr class="separator:a85370f66e70e81c7d46c523a1713675e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2b411fde198050e4d9ad90a95e4e24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aad2b411fde198050e4d9ad90a95e4e24">TIMEOUTCNT</a>: 4</td></tr>
<tr class="separator:aad2b411fde198050e4d9ad90a95e4e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f96faf0cff6403226cdcff164952b5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3f96faf0cff6403226cdcff164952b5f">SWRSTALL</a>: 1</td></tr>
<tr class="separator:a3f96faf0cff6403226cdcff164952b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d7885bcf577b0afc370526941634af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab1d7885bcf577b0afc370526941634af">SWRSTCMD</a>: 1</td></tr>
<tr class="separator:ab1d7885bcf577b0afc370526941634af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5097d5053e241616237e155ddcbf97d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5097d5053e241616237e155ddcbf97d0">SWRSTDAT</a>: 1</td></tr>
<tr class="separator:a5097d5053e241616237e155ddcbf97d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ff0db481bfd97f9d5e691235af7928"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a60ff0db481bfd97f9d5e691235af7928">CLOCKCTRL_b</a></td></tr>
<tr class="separator:a60ff0db481bfd97f9d5e691235af7928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f136d614041a7ebe9e7c135ad6c475"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa2f136d614041a7ebe9e7c135ad6c475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabe3c705d524d7b0d5299562e5d904a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec97846f756bfd37f6ecf2a1ec9c6be"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af94f7b5b673c67c33534af48fb9fc353"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af94f7b5b673c67c33534af48fb9fc353">COMMANDCOMPLETE</a>: 1</td></tr>
<tr class="separator:af94f7b5b673c67c33534af48fb9fc353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87dd90706b60a1154b13d52de9fb0ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac87dd90706b60a1154b13d52de9fb0ac">TRANSFERCOMPLETE</a>: 1</td></tr>
<tr class="separator:ac87dd90706b60a1154b13d52de9fb0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e914b77bc9b3b932e6b3b43c7336ff9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7e914b77bc9b3b932e6b3b43c7336ff9">BLOCKGAPEVENT</a>: 1</td></tr>
<tr class="separator:a7e914b77bc9b3b932e6b3b43c7336ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7144ed00e512a460a93bc9033a10f95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa7144ed00e512a460a93bc9033a10f95">DMAINTERRUPT</a>: 1</td></tr>
<tr class="separator:aa7144ed00e512a460a93bc9033a10f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad303d3183971dc425d9be8f7d8921d23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad303d3183971dc425d9be8f7d8921d23">BUFFERWRITEREADY</a>: 1</td></tr>
<tr class="separator:ad303d3183971dc425d9be8f7d8921d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c52e0f0a7eb703a32d9286cffb7c854"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7c52e0f0a7eb703a32d9286cffb7c854">BUFFERREADREADY</a>: 1</td></tr>
<tr class="separator:a7c52e0f0a7eb703a32d9286cffb7c854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd48a962036c517a51ef8fae971d247"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6fd48a962036c517a51ef8fae971d247">CARDINSERTION</a>: 1</td></tr>
<tr class="separator:a6fd48a962036c517a51ef8fae971d247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce51a81df8d265adb7707a778a59ed8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5ce51a81df8d265adb7707a778a59ed8">CARDREMOVAL</a>: 1</td></tr>
<tr class="separator:a5ce51a81df8d265adb7707a778a59ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13af882aa557bacdd758546e8822fdce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a13af882aa557bacdd758546e8822fdce">CARDINTERRUPT</a>: 1</td></tr>
<tr class="separator:a13af882aa557bacdd758546e8822fdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1283b5b2b4980ad885f432380dcc83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2b1283b5b2b4980ad885f432380dcc83">INTA</a>: 1</td></tr>
<tr class="separator:a2b1283b5b2b4980ad885f432380dcc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f73d0db92ceef0d60ec25d30f0284c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad2f73d0db92ceef0d60ec25d30f0284c">INTB</a>: 1</td></tr>
<tr class="separator:ad2f73d0db92ceef0d60ec25d30f0284c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506218631fa62224c47ebdc5c4e80e00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a506218631fa62224c47ebdc5c4e80e00">INTC</a>: 1</td></tr>
<tr class="separator:a506218631fa62224c47ebdc5c4e80e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cbf5bfe0b8f7b08bedf2e08e40fc90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a08cbf5bfe0b8f7b08bedf2e08e40fc90">RETUNINGEVENT</a>: 1</td></tr>
<tr class="separator:a08cbf5bfe0b8f7b08bedf2e08e40fc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d359959ef518fbeca65bcf91e728ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae7d359959ef518fbeca65bcf91e728ca">BOOTACKRCV</a>: 1</td></tr>
<tr class="separator:ae7d359959ef518fbeca65bcf91e728ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b5761f5165af3db7362272167223b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a29b5761f5165af3db7362272167223b7">BOOTTERMINATE</a>: 1</td></tr>
<tr class="separator:a29b5761f5165af3db7362272167223b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563e594f25268b1ab6ef03ea6330b51b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a563e594f25268b1ab6ef03ea6330b51b">ERRORINTERRUPT</a>: 1</td></tr>
<tr class="separator:a563e594f25268b1ab6ef03ea6330b51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6f66e980466424d9ab2f81ef76ca1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#adb6f66e980466424d9ab2f81ef76ca1e">COMMANDTIMEOUTERROR</a>: 1</td></tr>
<tr class="separator:adb6f66e980466424d9ab2f81ef76ca1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e91fab6246f0d71fc6adf1e515ec76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac9e91fab6246f0d71fc6adf1e515ec76">COMMANDCRCERROR</a>: 1</td></tr>
<tr class="separator:ac9e91fab6246f0d71fc6adf1e515ec76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa159c67d3c7eab4f884ac9b39585571c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa159c67d3c7eab4f884ac9b39585571c">COMMANDENDBITERROR</a>: 1</td></tr>
<tr class="separator:aa159c67d3c7eab4f884ac9b39585571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e2a6f892c1261cdb0d5c8b6e9e339d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af8e2a6f892c1261cdb0d5c8b6e9e339d">COMMANDINDEXERROR</a>: 1</td></tr>
<tr class="separator:af8e2a6f892c1261cdb0d5c8b6e9e339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8722a3e49b3e36da95f5ae425cbf9d3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a8722a3e49b3e36da95f5ae425cbf9d3f">DATATIMEOUTERROR</a>: 1</td></tr>
<tr class="separator:a8722a3e49b3e36da95f5ae425cbf9d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67c23157ff14e0b6f175fb603e7b1b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af67c23157ff14e0b6f175fb603e7b1b1">DATACRCERROR</a>: 1</td></tr>
<tr class="separator:af67c23157ff14e0b6f175fb603e7b1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a275a5f49e4131f4065a5cebca7621"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a73a275a5f49e4131f4065a5cebca7621">DATAENDBITERROR</a>: 1</td></tr>
<tr class="separator:a73a275a5f49e4131f4065a5cebca7621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09ff58906d75cdc22b92f4a87c33574"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af09ff58906d75cdc22b92f4a87c33574">CURRENTLIMITERROR</a>: 1</td></tr>
<tr class="separator:af09ff58906d75cdc22b92f4a87c33574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe2fc8bc274677133d17c1cc27552bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aebe2fc8bc274677133d17c1cc27552bf">AUTOCMDERROR</a>: 1</td></tr>
<tr class="separator:aebe2fc8bc274677133d17c1cc27552bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfb38785ca05075baf2aaffc8a9c4a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0cfb38785ca05075baf2aaffc8a9c4a1">ADMAERROR</a>: 1</td></tr>
<tr class="separator:a0cfb38785ca05075baf2aaffc8a9c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e85bf0cb0b69176653bd6e60572ee3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a41e85bf0cb0b69176653bd6e60572ee3">TGTRESPERR</a>: 1</td></tr>
<tr class="separator:a41e85bf0cb0b69176653bd6e60572ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdaac52bd7dae6aee6f4cd2482e6164"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2cdaac52bd7dae6aee6f4cd2482e6164">VNDERRSTAT</a>: 3</td></tr>
<tr class="separator:a2cdaac52bd7dae6aee6f4cd2482e6164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec97846f756bfd37f6ecf2a1ec9c6be"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ec97846f756bfd37f6ecf2a1ec9c6be">INTSTAT_b</a></td></tr>
<tr class="separator:a9ec97846f756bfd37f6ecf2a1ec9c6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabe3c705d524d7b0d5299562e5d904a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaabe3c705d524d7b0d5299562e5d904a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9598d099fd4867f21e0e710d85883f34"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0e032b83e023b98f7f6e80628e255b0d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0e032b83e023b98f7f6e80628e255b0d">INTENABLE</a></td></tr>
<tr class="separator:a0e032b83e023b98f7f6e80628e255b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186f7d86f946e91cd44b3cf7d23fe640"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a28bfdd43f4ee4dc17a0b736801d936a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a28bfdd43f4ee4dc17a0b736801d936a1">COMMANDCOMPLETESTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a28bfdd43f4ee4dc17a0b736801d936a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb3c34283682b1f82463ac08baabf6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#afeb3c34283682b1f82463ac08baabf6a">TRANSFERCOMPLETESTATUSENABLE</a>: 1</td></tr>
<tr class="separator:afeb3c34283682b1f82463ac08baabf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42815861a12e8a098c556336c315cd09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a42815861a12e8a098c556336c315cd09">BLOCKGAPEVENTSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a42815861a12e8a098c556336c315cd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f729ede408389b2f5e3d7b27e152e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae8f729ede408389b2f5e3d7b27e152e0">DMAINTERRUPTSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:ae8f729ede408389b2f5e3d7b27e152e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00c78516ad210f4ac34e29599618060"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa00c78516ad210f4ac34e29599618060">BUFFERWRITEREADYSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:aa00c78516ad210f4ac34e29599618060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ea275f205e6ebf4c74f2dd52a386c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac0ea275f205e6ebf4c74f2dd52a386c3">BUFFERREADREADYSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:ac0ea275f205e6ebf4c74f2dd52a386c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9925f94690431cefed61cc48ee7a81b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9925f94690431cefed61cc48ee7a81b7">CARDINSERTIONSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a9925f94690431cefed61cc48ee7a81b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdfe8dcee771d6438b8cbc044969b75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aefdfe8dcee771d6438b8cbc044969b75">CARDREMOVALSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:aefdfe8dcee771d6438b8cbc044969b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac283bd9ee04402b13dd40e81bba29075"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac283bd9ee04402b13dd40e81bba29075">CARDINTERRUPTSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:ac283bd9ee04402b13dd40e81bba29075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88ff7ad5663a93689163a2917479e42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad88ff7ad5663a93689163a2917479e42">INTASTATUSENABLE</a>: 1</td></tr>
<tr class="separator:ad88ff7ad5663a93689163a2917479e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae8fbf1cb8010776499f7516fca678f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2ae8fbf1cb8010776499f7516fca678f">INTBSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a2ae8fbf1cb8010776499f7516fca678f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34ecd4f0dea8de070664a4e44b7d139"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af34ecd4f0dea8de070664a4e44b7d139">INTCSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:af34ecd4f0dea8de070664a4e44b7d139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff4409510e354b1e79f270c845115c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abff4409510e354b1e79f270c845115c3">RETUNINGEVENTSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:abff4409510e354b1e79f270c845115c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921f1248a9964ac1826575c56cb3d11d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a921f1248a9964ac1826575c56cb3d11d">BOOTACKRCVENABLE</a>: 1</td></tr>
<tr class="separator:a921f1248a9964ac1826575c56cb3d11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b5761f5165af3db7362272167223b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a29b5761f5165af3db7362272167223b7">BOOTTERMINATE</a>: 1</td></tr>
<tr class="separator:a29b5761f5165af3db7362272167223b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbd4886d73b7922bb947df6bc9095c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9cbd4886d73b7922bb947df6bc9095c1">FIXEDTO0</a>: 1</td></tr>
<tr class="separator:a9cbd4886d73b7922bb947df6bc9095c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064a447c214e7f91c6241ff361d5c8d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a064a447c214e7f91c6241ff361d5c8d7">COMMANDTIMEOUTERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a064a447c214e7f91c6241ff361d5c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af441f06353728964bf1fcdecd77be8aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af441f06353728964bf1fcdecd77be8aa">COMMANDCRCERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:af441f06353728964bf1fcdecd77be8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75300a36ee92df9697422bb949ce58f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa75300a36ee92df9697422bb949ce58f">COMMANDENDBITERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:aa75300a36ee92df9697422bb949ce58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288e488e21a65e410e9722ad21632937"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a288e488e21a65e410e9722ad21632937">COMMANDINDEXERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a288e488e21a65e410e9722ad21632937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf30a2a0b5f32bddee1a6ea6d472f3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#afaf30a2a0b5f32bddee1a6ea6d472f3c">DATATIMEOUTERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:afaf30a2a0b5f32bddee1a6ea6d472f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337aff5d3f6eb11ea28986a7ea9232ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a337aff5d3f6eb11ea28986a7ea9232ef">DATACRCERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a337aff5d3f6eb11ea28986a7ea9232ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37e998a08ece3b001b49d26896c61a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac37e998a08ece3b001b49d26896c61a2">DATAENDBITERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:ac37e998a08ece3b001b49d26896c61a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b7d316ef6eb611639e1946e91da83c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a02b7d316ef6eb611639e1946e91da83c">CURRENTLIMITERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a02b7d316ef6eb611639e1946e91da83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e5360fe7653fc7891191d17aa851b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a44e5360fe7653fc7891191d17aa851b9">AUTOCMD12ERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a44e5360fe7653fc7891191d17aa851b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750c1e744ba5abe0dd6056728847b48e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a750c1e744ba5abe0dd6056728847b48e">ADMAERRORSTATUSENABLE</a>: 1</td></tr>
<tr class="separator:a750c1e744ba5abe0dd6056728847b48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb7d46eb51376a785ea8daaa0603f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#accb7d46eb51376a785ea8daaa0603f75">TUNINGERRORSTATUS</a>: 1</td></tr>
<tr class="separator:accb7d46eb51376a785ea8daaa0603f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13a03b63c318d897541d8da7e6b9b0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa13a03b63c318d897541d8da7e6b9b0b">TGTRESPERRHOSTERRSTATEN</a>: 1</td></tr>
<tr class="separator:aa13a03b63c318d897541d8da7e6b9b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f7cf279bfc807e2de441dc87afcbf5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac5f7cf279bfc807e2de441dc87afcbf5">VENDORSPECIFICERRORSTATUSENABLE</a>: 3</td></tr>
<tr class="separator:ac5f7cf279bfc807e2de441dc87afcbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186f7d86f946e91cd44b3cf7d23fe640"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a186f7d86f946e91cd44b3cf7d23fe640">INTENABLE_b</a></td></tr>
<tr class="separator:a186f7d86f946e91cd44b3cf7d23fe640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9598d099fd4867f21e0e710d85883f34"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9598d099fd4867f21e0e710d85883f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ebfda371c460de65de5f0cd65018cc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9f3be74197ca5c390181dd41a4834f85"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9f3be74197ca5c390181dd41a4834f85">INTSIG</a></td></tr>
<tr class="separator:a9f3be74197ca5c390181dd41a4834f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfe43c0f651f71f152ffaa5c32bc6e3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac65d373301cdaf75e3c3579e53e41781"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac65d373301cdaf75e3c3579e53e41781">CMDCMPEN</a>: 1</td></tr>
<tr class="separator:ac65d373301cdaf75e3c3579e53e41781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b64538d3720b0186d6d292088033215"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0b64538d3720b0186d6d292088033215">XFERCMPEN</a>: 1</td></tr>
<tr class="separator:a0b64538d3720b0186d6d292088033215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5a901e78a0c362f82491e7ebbf32ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abe5a901e78a0c362f82491e7ebbf32ca">BLOCKGAPEN</a>: 1</td></tr>
<tr class="separator:abe5a901e78a0c362f82491e7ebbf32ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245de60fdd34d720c887268159b9c880"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a245de60fdd34d720c887268159b9c880">DMAINTEN</a>: 1</td></tr>
<tr class="separator:a245de60fdd34d720c887268159b9c880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea46f8a095f89fa6b8a2744ce45f92ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aea46f8a095f89fa6b8a2744ce45f92ae">BUFFERWREN</a>: 1</td></tr>
<tr class="separator:aea46f8a095f89fa6b8a2744ce45f92ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9eb75eba26e6beab6dffbbd324b593"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1b9eb75eba26e6beab6dffbbd324b593">BUFFERRDEN</a>: 1</td></tr>
<tr class="separator:a1b9eb75eba26e6beab6dffbbd324b593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09f3587b7635327bc83644f9c89b22d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae09f3587b7635327bc83644f9c89b22d">CARDINSERTEN</a>: 1</td></tr>
<tr class="separator:ae09f3587b7635327bc83644f9c89b22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c0b8c31f09b77e65a69895405ac3fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a05c0b8c31f09b77e65a69895405ac3fd">CARDREMOVALEN</a>: 1</td></tr>
<tr class="separator:a05c0b8c31f09b77e65a69895405ac3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f9dfb200d2eba2e83808e1f74b63f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a53f9dfb200d2eba2e83808e1f74b63f4">CARDINTEN</a>: 1</td></tr>
<tr class="separator:a53f9dfb200d2eba2e83808e1f74b63f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e21956b0eccc0d652e6dd0a085ec02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac2e21956b0eccc0d652e6dd0a085ec02">INTAEN</a>: 1</td></tr>
<tr class="separator:ac2e21956b0eccc0d652e6dd0a085ec02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb2650e890f11a3bd77d2422f5b1e01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aedb2650e890f11a3bd77d2422f5b1e01">INTBEN</a>: 1</td></tr>
<tr class="separator:aedb2650e890f11a3bd77d2422f5b1e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf848986a793d303e2d4782e3e306011"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#acf848986a793d303e2d4782e3e306011">INTCEN</a>: 1</td></tr>
<tr class="separator:acf848986a793d303e2d4782e3e306011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab263f7bc32a539c93420739e7eb1d869"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab263f7bc32a539c93420739e7eb1d869">RETUNEEVENTEN</a>: 1</td></tr>
<tr class="separator:ab263f7bc32a539c93420739e7eb1d869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91c19bfc687065a69351774f426a82c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af91c19bfc687065a69351774f426a82c">BOOTACKEN</a>: 1</td></tr>
<tr class="separator:af91c19bfc687065a69351774f426a82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2117599fc3223a53e30ab1eafb70295"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab2117599fc3223a53e30ab1eafb70295">BOOTTERM</a>: 1</td></tr>
<tr class="separator:ab2117599fc3223a53e30ab1eafb70295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231cec46e15049a8a30015802ec5cbee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a231cec46e15049a8a30015802ec5cbee">FIXED0</a>: 1</td></tr>
<tr class="separator:a231cec46e15049a8a30015802ec5cbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e45aed2d1f636ec9affb0f97751b879"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a0e45aed2d1f636ec9affb0f97751b879">CMDTOERREN</a>: 1</td></tr>
<tr class="separator:a0e45aed2d1f636ec9affb0f97751b879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1431024db434a8316d2fc6dc7a839804"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1431024db434a8316d2fc6dc7a839804">CMDCRCERREN</a>: 1</td></tr>
<tr class="separator:a1431024db434a8316d2fc6dc7a839804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e299d6fa1c09d0c67fd9f9f24614c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a48e299d6fa1c09d0c67fd9f9f24614c9">CMDENDBITERREN</a>: 1</td></tr>
<tr class="separator:a48e299d6fa1c09d0c67fd9f9f24614c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b0d8da6c8312bb6c573fcfa5cb101d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a42b0d8da6c8312bb6c573fcfa5cb101d">CMDIDXERREN</a>: 1</td></tr>
<tr class="separator:a42b0d8da6c8312bb6c573fcfa5cb101d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9334eb0ff8342aaa2fa972355f7e95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4f9334eb0ff8342aaa2fa972355f7e95">DATATOERROREN</a>: 1</td></tr>
<tr class="separator:a4f9334eb0ff8342aaa2fa972355f7e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a76295009fdb639b17dd2c453b1f829"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a8a76295009fdb639b17dd2c453b1f829">DATACRCERREN</a>: 1</td></tr>
<tr class="separator:a8a76295009fdb639b17dd2c453b1f829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb2ef263a04d21991e1f79908b7cce6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#afdb2ef263a04d21991e1f79908b7cce6">DATAENDERREN</a>: 1</td></tr>
<tr class="separator:afdb2ef263a04d21991e1f79908b7cce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b125e9152766ac6d0f9411369c17c99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9b125e9152766ac6d0f9411369c17c99">CURRLMTERREN</a>: 1</td></tr>
<tr class="separator:a9b125e9152766ac6d0f9411369c17c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac060bb08dce375b5f9a91a9dd972f95a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac060bb08dce375b5f9a91a9dd972f95a">AUTOCMD12ERREN</a>: 1</td></tr>
<tr class="separator:ac060bb08dce375b5f9a91a9dd972f95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2494c1c25b3758f94ee5a5f1f88959eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2494c1c25b3758f94ee5a5f1f88959eb">ADMAERREN</a>: 1</td></tr>
<tr class="separator:a2494c1c25b3758f94ee5a5f1f88959eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b69d3bed5b5cafe83934e62df551f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a35b69d3bed5b5cafe83934e62df551f3">TUNINGERREN</a>: 1</td></tr>
<tr class="separator:a35b69d3bed5b5cafe83934e62df551f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7b3af604a69ba807b6ed71028a3217"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abb7b3af604a69ba807b6ed71028a3217">TGTRESPEN</a>: 1</td></tr>
<tr class="separator:abb7b3af604a69ba807b6ed71028a3217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5a8904862c18675f18e34c05c79075"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2b5a8904862c18675f18e34c05c79075">VNDERREN</a>: 3</td></tr>
<tr class="separator:a2b5a8904862c18675f18e34c05c79075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfe43c0f651f71f152ffaa5c32bc6e3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2cfe43c0f651f71f152ffaa5c32bc6e3">INTSIG_b</a></td></tr>
<tr class="separator:a2cfe43c0f651f71f152ffaa5c32bc6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ebfda371c460de65de5f0cd65018cc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab6ebfda371c460de65de5f0cd65018cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89db9091000f3f30eabe814b274e007b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a24d3b3e533e036b79b60eb9a4ea600e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a24d3b3e533e036b79b60eb9a4ea600e4">AUTO</a></td></tr>
<tr class="separator:a24d3b3e533e036b79b60eb9a4ea600e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeed38a8c369b0a0272e2fcf8d575ef3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a317230ba95acdf0fa4c2fb855960f352"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a317230ba95acdf0fa4c2fb855960f352">CMD12NOTEXEC</a>: 1</td></tr>
<tr class="separator:a317230ba95acdf0fa4c2fb855960f352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee890f8ec85fdeaaff883b71ece5f9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#afee890f8ec85fdeaaff883b71ece5f9e">CMDTOERR</a>: 1</td></tr>
<tr class="separator:afee890f8ec85fdeaaff883b71ece5f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af959373b921376d433a541a35f57bd9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af959373b921376d433a541a35f57bd9e">CMDCRCERR</a>: 1</td></tr>
<tr class="separator:af959373b921376d433a541a35f57bd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6dae1a97f14076d2887d3030cc9727f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad6dae1a97f14076d2887d3030cc9727f">CMDENDERR</a>: 1</td></tr>
<tr class="separator:ad6dae1a97f14076d2887d3030cc9727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3c3a8c0e8acd6912f9a1e920fc9e4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aeb3c3a8c0e8acd6912f9a1e920fc9e4a">CMDIDXERR</a>: 1</td></tr>
<tr class="separator:aeb3c3a8c0e8acd6912f9a1e920fc9e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e08527316ecb5810511f5ffca5746aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2e08527316ecb5810511f5ffca5746aa">NOTAUTOCMD12ERR</a>: 1</td></tr>
<tr class="separator:a2e08527316ecb5810511f5ffca5746aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 8</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c44378d3ace1583e151110c86e8cc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a22c44378d3ace1583e151110c86e8cc8">UHSMODESEL</a>: 3</td></tr>
<tr class="separator:a22c44378d3ace1583e151110c86e8cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c78ded8a9444c2f5d7785793c79185b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6c78ded8a9444c2f5d7785793c79185b">SIGNALVOLT</a>: 1</td></tr>
<tr class="separator:a6c78ded8a9444c2f5d7785793c79185b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6d18cec6e7c1db42e916322fc51d9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9a6d18cec6e7c1db42e916322fc51d9e">DRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:a9a6d18cec6e7c1db42e916322fc51d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74183f41a9044ab66baec8af841ef499"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a74183f41a9044ab66baec8af841ef499">STARTTUNING</a>: 1</td></tr>
<tr class="separator:a74183f41a9044ab66baec8af841ef499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeb252e0d695e751b75015f2023ef66"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aaaeb252e0d695e751b75015f2023ef66">SAMPLCLKSEL</a>: 1</td></tr>
<tr class="separator:aaaeb252e0d695e751b75015f2023ef66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 6</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18276500b50dd3c05bf92be340a5c4bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a18276500b50dd3c05bf92be340a5c4bc">ASYNCINTEN</a>: 1</td></tr>
<tr class="separator:a18276500b50dd3c05bf92be340a5c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac399fbe7035faa205903f7f54ff32d7d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac399fbe7035faa205903f7f54ff32d7d">PRESETEN</a>: 1</td></tr>
<tr class="separator:ac399fbe7035faa205903f7f54ff32d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeed38a8c369b0a0272e2fcf8d575ef3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abeed38a8c369b0a0272e2fcf8d575ef3">AUTO_b</a></td></tr>
<tr class="separator:abeed38a8c369b0a0272e2fcf8d575ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89db9091000f3f30eabe814b274e007b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a89db9091000f3f30eabe814b274e007b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce7130ecd70e174fe5034bec6e8770e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3ff02296c45892133afc29f209f223de"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3ff02296c45892133afc29f209f223de">CAPABILITIES0</a></td></tr>
<tr class="separator:a3ff02296c45892133afc29f209f223de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34863b90357257d73964303e85189f20"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a28ff50daadd922b60d0ad667d0c57327"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a28ff50daadd922b60d0ad667d0c57327">TOCLKFREQ</a>: 6</td></tr>
<tr class="separator:a28ff50daadd922b60d0ad667d0c57327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cfadee2e5df78b071d185dc259a9f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad3cfadee2e5df78b071d185dc259a9f1">TOCLKUNIT</a>: 1</td></tr>
<tr class="separator:ad3cfadee2e5df78b071d185dc259a9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac016495066b403cd0f638757c07a5ea7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac016495066b403cd0f638757c07a5ea7">SDCLKFREQ</a>: 8</td></tr>
<tr class="separator:ac016495066b403cd0f638757c07a5ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f8d88413d45cc3c71ea639dec3a047"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae5f8d88413d45cc3c71ea639dec3a047">MAXBLKLEN</a>: 2</td></tr>
<tr class="separator:ae5f8d88413d45cc3c71ea639dec3a047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5c0d306fb38c8b2e4faa1fe68819e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#afb5c0d306fb38c8b2e4faa1fe68819e3">EXTMEDIA</a>: 1</td></tr>
<tr class="separator:afb5c0d306fb38c8b2e4faa1fe68819e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda04a30c823f5c698310d23b4b6376a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aeda04a30c823f5c698310d23b4b6376a">ADMA2</a>: 1</td></tr>
<tr class="separator:aeda04a30c823f5c698310d23b4b6376a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e6614930b4a95a83fb0da1a3ccfd65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac8e6614930b4a95a83fb0da1a3ccfd65">HIGHSPEED</a>: 1</td></tr>
<tr class="separator:ac8e6614930b4a95a83fb0da1a3ccfd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e2102f07a834e0ea64ab7807860620"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa4e2102f07a834e0ea64ab7807860620">SDMA</a>: 1</td></tr>
<tr class="separator:aa4e2102f07a834e0ea64ab7807860620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a595d5f9fac49d11b6bda5160b8e7e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7a595d5f9fac49d11b6bda5160b8e7e6">SUSPRES</a>: 1</td></tr>
<tr class="separator:a7a595d5f9fac49d11b6bda5160b8e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560701de3ba1a2aaa88c5c3615c577e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a560701de3ba1a2aaa88c5c3615c577e3">VOLT33V</a>: 1</td></tr>
<tr class="separator:a560701de3ba1a2aaa88c5c3615c577e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee1540a33ebe3f4002abb8593364584"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5ee1540a33ebe3f4002abb8593364584">VOLT30V</a>: 1</td></tr>
<tr class="separator:a5ee1540a33ebe3f4002abb8593364584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419df1e8da83e93d80b1b06f3f601650"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a419df1e8da83e93d80b1b06f3f601650">VOLT18V</a>: 1</td></tr>
<tr class="separator:a419df1e8da83e93d80b1b06f3f601650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 1</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07807125fcad5d22d9efaf4e3bd15378"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a07807125fcad5d22d9efaf4e3bd15378">SYSBUS64</a>: 1</td></tr>
<tr class="separator:a07807125fcad5d22d9efaf4e3bd15378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6841ce24eff94ad3dde658ee7a82fe0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab6841ce24eff94ad3dde658ee7a82fe0">ASYNCINT</a>: 1</td></tr>
<tr class="separator:ab6841ce24eff94ad3dde658ee7a82fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20bc7eee439fe507d86981346c580df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af20bc7eee439fe507d86981346c580df">SLOTTYPE</a>: 2</td></tr>
<tr class="separator:af20bc7eee439fe507d86981346c580df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34863b90357257d73964303e85189f20"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a34863b90357257d73964303e85189f20">CAPABILITIES0_b</a></td></tr>
<tr class="separator:a34863b90357257d73964303e85189f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce7130ecd70e174fe5034bec6e8770e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adce7130ecd70e174fe5034bec6e8770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1660c88c1c5cf3699efaab4a728872"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3b254f25f800b780771307d48a4b8295"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3b254f25f800b780771307d48a4b8295">CAPABILITIES1</a></td></tr>
<tr class="separator:a3b254f25f800b780771307d48a4b8295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4f2fa52acfaa3658b435c148b32abd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8f4d771aec18bd0aa37fd6849bcba624"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a8f4d771aec18bd0aa37fd6849bcba624">SDR50</a>: 1</td></tr>
<tr class="separator:a8f4d771aec18bd0aa37fd6849bcba624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910f1cca8785afed428914f19ae12755"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a910f1cca8785afed428914f19ae12755">SDR104</a>: 1</td></tr>
<tr class="separator:a910f1cca8785afed428914f19ae12755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e723337f6271d7cc55d4af9e4190dff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5e723337f6271d7cc55d4af9e4190dff">DDR50</a>: 1</td></tr>
<tr class="separator:a5e723337f6271d7cc55d4af9e4190dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fef36962297a33de5b688df9f96a73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a12fef36962297a33de5b688df9f96a73">TYPEA</a>: 1</td></tr>
<tr class="separator:a12fef36962297a33de5b688df9f96a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe8046a49de39b228af60dc036543b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aebe8046a49de39b228af60dc036543b1">TYPEC</a>: 1</td></tr>
<tr class="separator:aebe8046a49de39b228af60dc036543b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac068f616366d0142b68c7acb4368948a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac068f616366d0142b68c7acb4368948a">TYPED</a>: 1</td></tr>
<tr class="separator:ac068f616366d0142b68c7acb4368948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e91f2203d059b3c6d4bb003179578d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a7e91f2203d059b3c6d4bb003179578d9">RETUNINGTMRCNT</a>: 4</td></tr>
<tr class="separator:a7e91f2203d059b3c6d4bb003179578d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 1</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66079f0b947c78bee1f0db889fe9d36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae66079f0b947c78bee1f0db889fe9d36">TUNINGSDR50</a>: 1</td></tr>
<tr class="separator:ae66079f0b947c78bee1f0db889fe9d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2189b6a901f9d01c5470c9706b88abde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2189b6a901f9d01c5470c9706b88abde">RETUNINGMODES</a>: 2</td></tr>
<tr class="separator:a2189b6a901f9d01c5470c9706b88abde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cadc7a648e6481c47dadf7ed2957efe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5cadc7a648e6481c47dadf7ed2957efe">CLKMULT</a>: 8</td></tr>
<tr class="separator:a5cadc7a648e6481c47dadf7ed2957efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d1c754e58bd415a276f27b3b20513e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac0d1c754e58bd415a276f27b3b20513e">SPIMODE</a>: 1</td></tr>
<tr class="separator:ac0d1c754e58bd415a276f27b3b20513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2023bd224c857d63cc5d32ec02c6f2ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2023bd224c857d63cc5d32ec02c6f2ec">SPIBLOCKMODE</a>: 1</td></tr>
<tr class="separator:a2023bd224c857d63cc5d32ec02c6f2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 6</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4f2fa52acfaa3658b435c148b32abd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abc4f2fa52acfaa3658b435c148b32abd">CAPABILITIES1_b</a></td></tr>
<tr class="separator:abc4f2fa52acfaa3658b435c148b32abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1660c88c1c5cf3699efaab4a728872"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d1660c88c1c5cf3699efaab4a728872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75716e3e92efd1c2532e684bfcc589a8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6ec2e202b78b8f6428788a319cb3b6dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6ec2e202b78b8f6428788a319cb3b6dd">MAXIMUM0</a></td></tr>
<tr class="separator:a6ec2e202b78b8f6428788a319cb3b6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eace00678f5918b767e8fe0ca0302e6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adf0dfe60e0cb765eb0004cd25860453f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#adf0dfe60e0cb765eb0004cd25860453f">ALLBITSRSVD</a>: 32</td></tr>
<tr class="separator:adf0dfe60e0cb765eb0004cd25860453f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eace00678f5918b767e8fe0ca0302e6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2eace00678f5918b767e8fe0ca0302e6">MAXIMUM0_b</a></td></tr>
<tr class="separator:a2eace00678f5918b767e8fe0ca0302e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75716e3e92efd1c2532e684bfcc589a8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75716e3e92efd1c2532e684bfcc589a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67060b3a665de0e581c6e0b34f0bbd7e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab573536800db06032ca4aa3cc2ad2044"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab573536800db06032ca4aa3cc2ad2044">MAXIMUM1</a></td></tr>
<tr class="separator:ab573536800db06032ca4aa3cc2ad2044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0806cda11ac7da89caa287814e88360"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad6ef825386d8c71033f940b11fa1c5ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad6ef825386d8c71033f940b11fa1c5ae">MAXCURR33V</a>: 8</td></tr>
<tr class="separator:ad6ef825386d8c71033f940b11fa1c5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1deeb46b5c89dfccbe37e1f92d9ebcaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1deeb46b5c89dfccbe37e1f92d9ebcaa">MAXCURR30V</a>: 8</td></tr>
<tr class="separator:a1deeb46b5c89dfccbe37e1f92d9ebcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e1ccd34c10445521f32071d3236542"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a41e1ccd34c10445521f32071d3236542">MAXCURR18V</a>: 8</td></tr>
<tr class="separator:a41e1ccd34c10445521f32071d3236542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0806cda11ac7da89caa287814e88360"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa0806cda11ac7da89caa287814e88360">MAXIMUM1_b</a></td></tr>
<tr class="separator:aa0806cda11ac7da89caa287814e88360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67060b3a665de0e581c6e0b34f0bbd7e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a67060b3a665de0e581c6e0b34f0bbd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c37104dbff4ef2dbada4fc7e8cf041"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa2387ebf35e22d429469b8de75983375"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa2387ebf35e22d429469b8de75983375">FORCE</a></td></tr>
<tr class="separator:aa2387ebf35e22d429469b8de75983375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a76b0e3b8d3374ad0324c2ec6fac9f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9ec4f7cc0cb9bfb07bb722146e8881cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ec4f7cc0cb9bfb07bb722146e8881cb">FORCEACMD12NOT</a>: 1</td></tr>
<tr class="separator:a9ec4f7cc0cb9bfb07bb722146e8881cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec0e8fc4a39c35a1cc1da4a683a61ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ec0e8fc4a39c35a1cc1da4a683a61ba">FORCEACMDTOERR</a>: 1</td></tr>
<tr class="separator:a9ec0e8fc4a39c35a1cc1da4a683a61ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f708185adf6cc332f0c8e532e24f100"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3f708185adf6cc332f0c8e532e24f100">FORCEACMDCRCERR</a>: 1</td></tr>
<tr class="separator:a3f708185adf6cc332f0c8e532e24f100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc6cba4ae98d56b799f51f990d7a781"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a2bc6cba4ae98d56b799f51f990d7a781">FORCEACMDENDERR</a>: 1</td></tr>
<tr class="separator:a2bc6cba4ae98d56b799f51f990d7a781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4fbed3a6b7b6675eafa235f1eec60f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aaa4fbed3a6b7b6675eafa235f1eec60f">FORCEACMDIDXERR</a>: 1</td></tr>
<tr class="separator:aaa4fbed3a6b7b6675eafa235f1eec60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ece54420045971d7b2d545dfeb9b23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a16ece54420045971d7b2d545dfeb9b23">FORCEACMDISSUEDERR</a>: 1</td></tr>
<tr class="separator:a16ece54420045971d7b2d545dfeb9b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 8</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e7e77ca132ef13291ec2a2051c33fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae0e7e77ca132ef13291ec2a2051c33fd">FORCECMDTOERR</a>: 1</td></tr>
<tr class="separator:ae0e7e77ca132ef13291ec2a2051c33fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19872f306317b45ff03aeb2a49f6d10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad19872f306317b45ff03aeb2a49f6d10">FORCECMDCRCERR</a>: 1</td></tr>
<tr class="separator:ad19872f306317b45ff03aeb2a49f6d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761b84a36d436ae7f618c8042fd082ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a761b84a36d436ae7f618c8042fd082ec">FORCECMDENDERR</a>: 1</td></tr>
<tr class="separator:a761b84a36d436ae7f618c8042fd082ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fd07bbe8588d388206acc0ca792073"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a95fd07bbe8588d388206acc0ca792073">FORCECMDIDXERR</a>: 1</td></tr>
<tr class="separator:a95fd07bbe8588d388206acc0ca792073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4a1cb42942033393cfc645298b602a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3c4a1cb42942033393cfc645298b602a">FORCEDATATOERR</a>: 1</td></tr>
<tr class="separator:a3c4a1cb42942033393cfc645298b602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bc4dfd633b1a15310a7c391b17c7ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae1bc4dfd633b1a15310a7c391b17c7ed">FORCEDATACRCERR</a>: 1</td></tr>
<tr class="separator:ae1bc4dfd633b1a15310a7c391b17c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5560d21ba8332c6c61dc8ca104c747bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5560d21ba8332c6c61dc8ca104c747bd">FORCEDATAENDERR</a>: 1</td></tr>
<tr class="separator:a5560d21ba8332c6c61dc8ca104c747bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fadd6b4eb5f1f48786af183a30ec73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae5fadd6b4eb5f1f48786af183a30ec73">FORCECURRLIMITERR</a>: 1</td></tr>
<tr class="separator:ae5fadd6b4eb5f1f48786af183a30ec73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f0b8d76f04844cc7a0f511b9c30ae7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab8f0b8d76f04844cc7a0f511b9c30ae7">FORCEACMDERR</a>: 1</td></tr>
<tr class="separator:ab8f0b8d76f04844cc7a0f511b9c30ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d5615fc2352c8905a323ccd6f53bf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a73d5615fc2352c8905a323ccd6f53bf7">FORCEADMAERR</a>: 1</td></tr>
<tr class="separator:a73d5615fc2352c8905a323ccd6f53bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 6</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a76b0e3b8d3374ad0324c2ec6fac9f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae0a76b0e3b8d3374ad0324c2ec6fac9f">FORCE_b</a></td></tr>
<tr class="separator:ae0a76b0e3b8d3374ad0324c2ec6fac9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c37104dbff4ef2dbada4fc7e8cf041"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a03c37104dbff4ef2dbada4fc7e8cf041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db507b85f3e0c47a5a97d78af7be4b1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad59c22ae085b5db624cf83ab9d5c0841"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ad59c22ae085b5db624cf83ab9d5c0841">ADMA</a></td></tr>
<tr class="separator:ad59c22ae085b5db624cf83ab9d5c0841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e318ab71412136a6003b9062028a8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3af4a5049ba5a519e42a62ee995cf31f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3af4a5049ba5a519e42a62ee995cf31f">ADMAERRORSTATE</a>: 2</td></tr>
<tr class="separator:a3af4a5049ba5a519e42a62ee995cf31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b99c1ad6fc2db65c7c0cec45014194"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a89b99c1ad6fc2db65c7c0cec45014194">ADMALENMISMATCHERR</a>: 1</td></tr>
<tr class="separator:a89b99c1ad6fc2db65c7c0cec45014194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e318ab71412136a6003b9062028a8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae08e318ab71412136a6003b9062028a8">ADMA_b</a></td></tr>
<tr class="separator:ae08e318ab71412136a6003b9062028a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db507b85f3e0c47a5a97d78af7be4b1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5db507b85f3e0c47a5a97d78af7be4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748de7da4049f6ce40abc7cc606c31e6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a25ac6bc17d3b08f93b5612b39f952dce"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a25ac6bc17d3b08f93b5612b39f952dce">ADMALOWD</a></td></tr>
<tr class="separator:a25ac6bc17d3b08f93b5612b39f952dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc13b2424d11bf22fcc4c086c144cd7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5082d6f658bf94224cdaabf5cfcbb588"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5082d6f658bf94224cdaabf5cfcbb588">LOWD</a>: 32</td></tr>
<tr class="separator:a5082d6f658bf94224cdaabf5cfcbb588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc13b2424d11bf22fcc4c086c144cd7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3bc13b2424d11bf22fcc4c086c144cd7">ADMALOWD_b</a></td></tr>
<tr class="separator:a3bc13b2424d11bf22fcc4c086c144cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748de7da4049f6ce40abc7cc606c31e6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a748de7da4049f6ce40abc7cc606c31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fcb40f364f52971ef31aa2cb5ea692"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a596f6cf2f8976dca886dc09f21f300cb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a596f6cf2f8976dca886dc09f21f300cb">ADMAHIWD</a></td></tr>
<tr class="separator:a596f6cf2f8976dca886dc09f21f300cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd3f245fc4d5eace053b13a0e559501"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a86d087ffd985bda75cbe6242a0af5dac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a86d087ffd985bda75cbe6242a0af5dac">HIWD</a>: 32</td></tr>
<tr class="separator:a86d087ffd985bda75cbe6242a0af5dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd3f245fc4d5eace053b13a0e559501"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1fd3f245fc4d5eace053b13a0e559501">ADMAHIWD_b</a></td></tr>
<tr class="separator:a1fd3f245fc4d5eace053b13a0e559501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fcb40f364f52971ef31aa2cb5ea692"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af4fcb40f364f52971ef31aa2cb5ea692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe25aab202bf47222c099ef6fbc8d41"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abc3aef8145bfc991782b1b064a3433ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abc3aef8145bfc991782b1b064a3433ef">PRESET0</a></td></tr>
<tr class="separator:abc3aef8145bfc991782b1b064a3433ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05fb85597fe1b6867dc850ca03966116"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acb8ad4633f7317dffbaaa5fc84267cc4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#acb8ad4633f7317dffbaaa5fc84267cc4">HISPSDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:acb8ad4633f7317dffbaaa5fc84267cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd165b6a386ad1214491ee10127465ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#abd165b6a386ad1214491ee10127465ed">HISPCLKGENSEL</a>: 1</td></tr>
<tr class="separator:abd165b6a386ad1214491ee10127465ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae855817aff7403c9331abf0cd3f28515"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae855817aff7403c9331abf0cd3f28515">HISPDRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:ae855817aff7403c9331abf0cd3f28515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8237d5664472707944592b0987cd0b71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a8237d5664472707944592b0987cd0b71">DEFSPSDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:a8237d5664472707944592b0987cd0b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953b487a30a668ec3ab18fb3efe88fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a1953b487a30a668ec3ab18fb3efe88fc">DEFSPCLKGENSEL</a>: 1</td></tr>
<tr class="separator:a1953b487a30a668ec3ab18fb3efe88fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2736a5759ad19caafbfa6f4b066242"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9e2736a5759ad19caafbfa6f4b066242">DEFSPDRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:a9e2736a5759ad19caafbfa6f4b066242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05fb85597fe1b6867dc850ca03966116"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a05fb85597fe1b6867dc850ca03966116">PRESET0_b</a></td></tr>
<tr class="separator:a05fb85597fe1b6867dc850ca03966116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe25aab202bf47222c099ef6fbc8d41"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1fe25aab202bf47222c099ef6fbc8d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080e1f396cce01ca4eb8de28d5cea676"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a27ea7a71f233e22b93ebc7239884a733"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a27ea7a71f233e22b93ebc7239884a733">PRESET1</a></td></tr>
<tr class="separator:a27ea7a71f233e22b93ebc7239884a733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e9f5a119bc65201612ec9ba9102a11"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8b428c8b8848e560e8ddae80a101ae0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a8b428c8b8848e560e8ddae80a101ae0d">HSSDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:a8b428c8b8848e560e8ddae80a101ae0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e0210ecdb1139d1242e675713bfcbc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a72e0210ecdb1139d1242e675713bfcbc">HSCLKGENSEL</a>: 1</td></tr>
<tr class="separator:a72e0210ecdb1139d1242e675713bfcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03c81a4e7e761bb6b638c489045f62a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ab03c81a4e7e761bb6b638c489045f62a">HSDRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:ab03c81a4e7e761bb6b638c489045f62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115dff3c34284d535e3ff0606d3dd41d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a115dff3c34284d535e3ff0606d3dd41d">SDR12SDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:a115dff3c34284d535e3ff0606d3dd41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d49e90aa489a46b8b966f8fe9c3d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac4d49e90aa489a46b8b966f8fe9c3d14">SDR12CLKGENSEL</a>: 1</td></tr>
<tr class="separator:ac4d49e90aa489a46b8b966f8fe9c3d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07fd5d80acd1d2545446af168a40a67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af07fd5d80acd1d2545446af168a40a67">SDR12DRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:af07fd5d80acd1d2545446af168a40a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e9f5a119bc65201612ec9ba9102a11"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a78e9f5a119bc65201612ec9ba9102a11">PRESET1_b</a></td></tr>
<tr class="separator:a78e9f5a119bc65201612ec9ba9102a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080e1f396cce01ca4eb8de28d5cea676"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a080e1f396cce01ca4eb8de28d5cea676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d66f5c72a466f2ba29af52e2b6d7b49"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa04b711508a7764b518c5a94f3ec0c1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa04b711508a7764b518c5a94f3ec0c1e">PRESET2</a></td></tr>
<tr class="separator:aa04b711508a7764b518c5a94f3ec0c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6533137956a4c34aa14aa0652c72ac92"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae2a9de3a0068cc3d46ce005f343a0356"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae2a9de3a0068cc3d46ce005f343a0356">SDR25SDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:ae2a9de3a0068cc3d46ce005f343a0356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e089e519c020cd4f83a6c07f57cfc07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5e089e519c020cd4f83a6c07f57cfc07">SDR25CLKGENSEL</a>: 1</td></tr>
<tr class="separator:a5e089e519c020cd4f83a6c07f57cfc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1a1ae893a3d355111c053d1574fc66"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ada1a1ae893a3d355111c053d1574fc66">SDR25DRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:ada1a1ae893a3d355111c053d1574fc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4748c1f0f71f4e6b2dabdfc5faaccfcb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a4748c1f0f71f4e6b2dabdfc5faaccfcb">SDR50SDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:a4748c1f0f71f4e6b2dabdfc5faaccfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5480d2cf35f55fd8bf33b26cd63377d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a5480d2cf35f55fd8bf33b26cd63377d3">SDR50CLKGENSEL</a>: 1</td></tr>
<tr class="separator:a5480d2cf35f55fd8bf33b26cd63377d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d3cb2c9003547a971fe0bd9f261dc7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac4d3cb2c9003547a971fe0bd9f261dc7">SDR50DRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:ac4d3cb2c9003547a971fe0bd9f261dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6533137956a4c34aa14aa0652c72ac92"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6533137956a4c34aa14aa0652c72ac92">PRESET2_b</a></td></tr>
<tr class="separator:a6533137956a4c34aa14aa0652c72ac92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d66f5c72a466f2ba29af52e2b6d7b49"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9d66f5c72a466f2ba29af52e2b6d7b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5e02f36ce3da7df87dd6fbf1560cd0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aec45e03bf3e2f46aea3fe1e0271701ed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aec45e03bf3e2f46aea3fe1e0271701ed">PRESET3</a></td></tr>
<tr class="separator:aec45e03bf3e2f46aea3fe1e0271701ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c18d54c4cb645a60b2c965cfe4ab0c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa5484325af29c98c3a808a8cacdcb018"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa5484325af29c98c3a808a8cacdcb018">SDR104SDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:aa5484325af29c98c3a808a8cacdcb018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11674166b9b1f58516e7c2603d2225c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a11674166b9b1f58516e7c2603d2225c8">SDR104CLKGENSEL</a>: 1</td></tr>
<tr class="separator:a11674166b9b1f58516e7c2603d2225c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af415dfeee6817adea776360f812093a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#af415dfeee6817adea776360f812093a7">SDR104DRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:af415dfeee6817adea776360f812093a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897b88915279c990d07b07f42c56c7b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a897b88915279c990d07b07f42c56c7b4">DDR50SDCLKFREQSEL</a>: 10</td></tr>
<tr class="separator:a897b88915279c990d07b07f42c56c7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbeb1615e69a4ccb3832694c75c69a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3fbeb1615e69a4ccb3832694c75c69a3">DDR50CLKGENSEL</a>: 1</td></tr>
<tr class="separator:a3fbeb1615e69a4ccb3832694c75c69a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84f9638f74c5be1cdc35b5e69c2c8ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#aa84f9638f74c5be1cdc35b5e69c2c8ec">DDR50DRVRSTRSEL</a>: 2</td></tr>
<tr class="separator:aa84f9638f74c5be1cdc35b5e69c2c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c18d54c4cb645a60b2c965cfe4ab0c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a80c18d54c4cb645a60b2c965cfe4ab0c">PRESET3_b</a></td></tr>
<tr class="separator:a80c18d54c4cb645a60b2c965cfe4ab0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5e02f36ce3da7df87dd6fbf1560cd0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aef5e02f36ce3da7df87dd6fbf1560cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8fbb07055a226872a594a1eb6e62fac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae6d8f3efd104f1602fe1403a4ee1bf33"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ae6d8f3efd104f1602fe1403a4ee1bf33">BOOTTOCTRL</a></td></tr>
<tr class="separator:ae6d8f3efd104f1602fe1403a4ee1bf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23ccf0a53f3ac7b9e12a5409d99acb8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3562bb9739be3b55b961750eceac796f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3562bb9739be3b55b961750eceac796f">BOOTDATATO</a>: 32</td></tr>
<tr class="separator:a3562bb9739be3b55b961750eceac796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23ccf0a53f3ac7b9e12a5409d99acb8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac23ccf0a53f3ac7b9e12a5409d99acb8">BOOTTOCTRL_b</a></td></tr>
<tr class="separator:ac23ccf0a53f3ac7b9e12a5409d99acb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8fbb07055a226872a594a1eb6e62fac"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa8fbb07055a226872a594a1eb6e62fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type.html#aa3e4fbe32cad58fba99ae8cc009fbb09">RESERVED</a></td></tr>
<tr class="separator:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aeda59b75c37cb5eb0a05b28f8b3112"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9ff925914995601a71837a12b97f775d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a9ff925914995601a71837a12b97f775d">VENDOR</a></td></tr>
<tr class="separator:a9ff925914995601a71837a12b97f775d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b25bdaa7822ba081d0891f52bf3e4a4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a50258707cc4ed6a7c1a04d95056c2663"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a50258707cc4ed6a7c1a04d95056c2663">GATESDCLKEN</a>: 1</td></tr>
<tr class="separator:a50258707cc4ed6a7c1a04d95056c2663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ceb9f1463b5f0e910c39f61f137a6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a65ceb9f1463b5f0e910c39f61f137a6d">DLYDIS</a>: 1</td></tr>
<tr class="separator:a65ceb9f1463b5f0e910c39f61f137a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b25bdaa7822ba081d0891f52bf3e4a4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3b25bdaa7822ba081d0891f52bf3e4a4">VENDOR_b</a></td></tr>
<tr class="separator:a3b25bdaa7822ba081d0891f52bf3e4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aeda59b75c37cb5eb0a05b28f8b3112"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7aeda59b75c37cb5eb0a05b28f8b3112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3446a945404b5cb7bb23a26cee2ee3f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type.html#a3446a945404b5cb7bb23a26cee2ee3f4">RESERVED1</a> [32]</td></tr>
<tr class="separator:a3446a945404b5cb7bb23a26cee2ee3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ac5b780724b8b77d2df92bbe4ad74e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a075e45fda55a44420a9fe9f1e2e56924"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a075e45fda55a44420a9fe9f1e2e56924">SLOTSTAT</a></td></tr>
<tr class="separator:a075e45fda55a44420a9fe9f1e2e56924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dcab3a50cbb656aec5c3fce75f9ed7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac9ef83713851b4e13d9e71a3e8b92772"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#ac9ef83713851b4e13d9e71a3e8b92772">INTSLOT0</a>: 1</td></tr>
<tr class="separator:ac9ef83713851b4e13d9e71a3e8b92772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 15</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ebe82f834c42ac5fc581669a1a7d15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a31ebe82f834c42ac5fc581669a1a7d15">SPECVER</a>: 8</td></tr>
<tr class="separator:a31ebe82f834c42ac5fc581669a1a7d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f70c20947e880b9a63cec5c2b28392"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a53f70c20947e880b9a63cec5c2b28392">VENDORVER</a>: 8</td></tr>
<tr class="separator:a53f70c20947e880b9a63cec5c2b28392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dcab3a50cbb656aec5c3fce75f9ed7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_s_d_i_o___type.html#a17dcab3a50cbb656aec5c3fce75f9ed7">SLOTSTAT_b</a></td></tr>
<tr class="separator:a17dcab3a50cbb656aec5c3fce75f9ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ac5b780724b8b77d2df92bbe4ad74e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a07ac5b780724b8b77d2df92bbe4ad74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >SDIO Control Registers (SDIO) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa80c3e99358a36055cca71617e61aa8d" name="aa80c3e99358a36055cca71617e61aa8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80c3e99358a36055cca71617e61aa8d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3721</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40070000) SDIO Structure <br  />
 </p>

</div>
</div>
<a id="aca165e7082ef759cfe2acc0a9d2a83a4" name="aca165e7082ef759cfe2acc0a9d2a83a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca165e7082ef759cfe2acc0a9d2a83a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3723</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d7041181872d8123a946028aa0707a" name="a30d7041181872d8123a946028aa0707a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d7041181872d8123a946028aa0707a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3725</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6902078fb1b931bf90190e684022bdd" name="ab6902078fb1b931bf90190e684022bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6902078fb1b931bf90190e684022bdd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3727</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c9b88a2e66d50155aee8666ba5b301c" name="a6c9b88a2e66d50155aee8666ba5b301c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9b88a2e66d50155aee8666ba5b301c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3729</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ed54b1dd5c818740cc9a368adbe1a12" name="a6ed54b1dd5c818740cc9a368adbe1a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed54b1dd5c818740cc9a368adbe1a12">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3731</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca304ba273246b7aa20ad9bc0cff8482" name="aca304ba273246b7aa20ad9bc0cff8482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca304ba273246b7aa20ad9bc0cff8482">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3733</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36a36e5ea620d68b5fdbe4b91f29f4a6" name="a36a36e5ea620d68b5fdbe4b91f29f4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a36e5ea620d68b5fdbe4b91f29f4a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3735</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30aefb978f7407e0eec89a8eb4c670f0" name="a30aefb978f7407e0eec89a8eb4c670f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30aefb978f7407e0eec89a8eb4c670f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3737</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a982bd708d16e3d6d6b3340167164ad8e" name="a982bd708d16e3d6d6b3340167164ad8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982bd708d16e3d6d6b3340167164ad8e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3739</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3544f2f514323294440f9617464b8de" name="ae3544f2f514323294440f9617464b8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3544f2f514323294440f9617464b8de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3741</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2f136d614041a7ebe9e7c135ad6c475" name="aa2f136d614041a7ebe9e7c135ad6c475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f136d614041a7ebe9e7c135ad6c475">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3743</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaabe3c705d524d7b0d5299562e5d904a" name="aaabe3c705d524d7b0d5299562e5d904a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabe3c705d524d7b0d5299562e5d904a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3745</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9598d099fd4867f21e0e710d85883f34" name="a9598d099fd4867f21e0e710d85883f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9598d099fd4867f21e0e710d85883f34">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3747</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ebfda371c460de65de5f0cd65018cc" name="ab6ebfda371c460de65de5f0cd65018cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ebfda371c460de65de5f0cd65018cc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3749</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89db9091000f3f30eabe814b274e007b" name="a89db9091000f3f30eabe814b274e007b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89db9091000f3f30eabe814b274e007b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3751</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adce7130ecd70e174fe5034bec6e8770e" name="adce7130ecd70e174fe5034bec6e8770e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce7130ecd70e174fe5034bec6e8770e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3753</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1660c88c1c5cf3699efaab4a728872" name="a3d1660c88c1c5cf3699efaab4a728872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1660c88c1c5cf3699efaab4a728872">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3755</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75716e3e92efd1c2532e684bfcc589a8" name="a75716e3e92efd1c2532e684bfcc589a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75716e3e92efd1c2532e684bfcc589a8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3757</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67060b3a665de0e581c6e0b34f0bbd7e" name="a67060b3a665de0e581c6e0b34f0bbd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67060b3a665de0e581c6e0b34f0bbd7e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3759</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03c37104dbff4ef2dbada4fc7e8cf041" name="a03c37104dbff4ef2dbada4fc7e8cf041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c37104dbff4ef2dbada4fc7e8cf041">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3761</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db507b85f3e0c47a5a97d78af7be4b1" name="a5db507b85f3e0c47a5a97d78af7be4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db507b85f3e0c47a5a97d78af7be4b1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3763</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a748de7da4049f6ce40abc7cc606c31e6" name="a748de7da4049f6ce40abc7cc606c31e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748de7da4049f6ce40abc7cc606c31e6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3765</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4fcb40f364f52971ef31aa2cb5ea692" name="af4fcb40f364f52971ef31aa2cb5ea692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fcb40f364f52971ef31aa2cb5ea692">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3767</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe25aab202bf47222c099ef6fbc8d41" name="a1fe25aab202bf47222c099ef6fbc8d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe25aab202bf47222c099ef6fbc8d41">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3769</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a080e1f396cce01ca4eb8de28d5cea676" name="a080e1f396cce01ca4eb8de28d5cea676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080e1f396cce01ca4eb8de28d5cea676">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3771</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d66f5c72a466f2ba29af52e2b6d7b49" name="a9d66f5c72a466f2ba29af52e2b6d7b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d66f5c72a466f2ba29af52e2b6d7b49">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3773</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef5e02f36ce3da7df87dd6fbf1560cd0" name="aef5e02f36ce3da7df87dd6fbf1560cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5e02f36ce3da7df87dd6fbf1560cd0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3775</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8fbb07055a226872a594a1eb6e62fac" name="aa8fbb07055a226872a594a1eb6e62fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8fbb07055a226872a594a1eb6e62fac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3777</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aeda59b75c37cb5eb0a05b28f8b3112" name="a7aeda59b75c37cb5eb0a05b28f8b3112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aeda59b75c37cb5eb0a05b28f8b3112">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3779</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07ac5b780724b8b77d2df92bbe4ad74e" name="a07ac5b780724b8b77d2df92bbe4ad74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ac5b780724b8b77d2df92bbe4ad74e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3781</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e59930ca54ac92c34f39be3775819ff" name="a8e59930ca54ac92c34f39be3775819ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e59930ca54ac92c34f39be3775819ff">&#9670;&nbsp;</a></span>ACMDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACMDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] This field determines use of auto command functions. There are two methods to stop Multiple-block read and write operation. (1) Auto CMD12 Enable Multiple-block read and write commands for memory require CMD12 to stop the operation. When this field is set to 01b, the Host Controller issues CMD12 automatically when last block transfer is completed. Auto CMD12 error is indicated to the Auto CMD Error Status register. The Host Driver shall not set this bit if the command does not require CMD12. (2) Auto CMD23 <br  />
 </p>

</div>
</div>
<a id="ad59c22ae085b5db624cf83ab9d5c0841" name="ad59c22ae085b5db624cf83ab9d5c0841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c22ae085b5db624cf83ab9d5c0841">&#9670;&nbsp;</a></span>ADMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) ADMA error status <br  />
 </p>

</div>
</div>
<a id="aeda04a30c823f5c698310d23b4b6376a" name="aeda04a30c823f5c698310d23b4b6376a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda04a30c823f5c698310d23b4b6376a">&#9670;&nbsp;</a></span>ADMA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Desc <br  />
 </p>

</div>
</div>
<a id="ae08e318ab71412136a6003b9062028a8" name="ae08e318ab71412136a6003b9062028a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08e318ab71412136a6003b9062028a8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADMA_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2494c1c25b3758f94ee5a5f1f88959eb" name="a2494c1c25b3758f94ee5a5f1f88959eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2494c1c25b3758f94ee5a5f1f88959eb">&#9670;&nbsp;</a></span>ADMAERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMAERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Desc <br  />
 </p>

</div>
</div>
<a id="a0cfb38785ca05075baf2aaffc8a9c4a1" name="a0cfb38785ca05075baf2aaffc8a9c4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfb38785ca05075baf2aaffc8a9c4a1">&#9670;&nbsp;</a></span>ADMAERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMAERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] This bit is set when the Host Controller detects errors during ADMA based data transfer. The state of the ADMA at an error occurrence is saved in the ADMA Error Status Register. <br  />
 </p>

</div>
</div>
<a id="a3af4a5049ba5a519e42a62ee995cf31f" name="a3af4a5049ba5a519e42a62ee995cf31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af4a5049ba5a519e42a62ee995cf31f">&#9670;&nbsp;</a></span>ADMAERRORSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMAERRORSTATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] This field indicates the state of ADMA when error is occurred during ADMA data transfer. This field never indicates 10 because ADMA never stops in this state. D01 - D00 : ADMA Error State when error occurred Contents of SYS_SDR register <br  />
 </p>

</div>
</div>
<a id="a750c1e744ba5abe0dd6056728847b48e" name="a750c1e744ba5abe0dd6056728847b48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750c1e744ba5abe0dd6056728847b48e">&#9670;&nbsp;</a></span>ADMAERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMAERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Desc <br  />
 </p>

</div>
</div>
<a id="a596f6cf2f8976dca886dc09f21f300cb" name="a596f6cf2f8976dca886dc09f21f300cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596f6cf2f8976dca886dc09f21f300cb">&#9670;&nbsp;</a></span>ADMAHIWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMAHIWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000005C) ADMA system address [63:0] <br  />
 </p>

</div>
</div>
<a id="a1fd3f245fc4d5eace053b13a0e559501" name="a1fd3f245fc4d5eace053b13a0e559501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd3f245fc4d5eace053b13a0e559501">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADMAHIWD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89b99c1ad6fc2db65c7c0cec45014194" name="a89b99c1ad6fc2db65c7c0cec45014194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b99c1ad6fc2db65c7c0cec45014194">&#9670;&nbsp;</a></span>ADMALENMISMATCHERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMALENMISMATCHERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This error occurs in the following 2 cases. While Block Count Enable being set, the total data length specified by the Descriptor table is different from that specified by the Block Count and Block Length. Total data length can not be divided by the block length. <br  />
 </p>

</div>
</div>
<a id="a25ac6bc17d3b08f93b5612b39f952dce" name="a25ac6bc17d3b08f93b5612b39f952dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ac6bc17d3b08f93b5612b39f952dce">&#9670;&nbsp;</a></span>ADMALOWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADMALOWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000058) ADMA system address [31:0] <br  />
 </p>

</div>
</div>
<a id="a3bc13b2424d11bf22fcc4c086c144cd7" name="a3bc13b2424d11bf22fcc4c086c144cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc13b2424d11bf22fcc4c086c144cd7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADMALOWD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf0dfe60e0cb765eb0004cd25860453f" name="adf0dfe60e0cb765eb0004cd25860453f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0dfe60e0cb765eb0004cd25860453f">&#9670;&nbsp;</a></span>ALLBITSRSVD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ALLBITSRSVD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The entire 32-bits of this register are reserved, do not read or write. <br  />
 </p>

</div>
</div>
<a id="adcfd8f2afa0d16b84936c61f22d07057" name="adcfd8f2afa0d16b84936c61f22d07057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfd8f2afa0d16b84936c61f22d07057">&#9670;&nbsp;</a></span>ALTBOOTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ALTBOOTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] To start boot code access in alternative mode. <br  />
 </p>

</div>
</div>
<a id="a0373466ca0f6c6c5ca719c6d759d73ca" name="a0373466ca0f6c6c5ca719c6d759d73ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0373466ca0f6c6c5ca719c6d759d73ca">&#9670;&nbsp;</a></span>ARGUMENT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ARGUMENT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Argument1 <br  />
 </p>

</div>
</div>
<a id="a7a55256e579921842906bb6da882f791" name="a7a55256e579921842906bb6da882f791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a55256e579921842906bb6da882f791">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ARGUMENT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6841ce24eff94ad3dde658ee7a82fe0" name="ab6841ce24eff94ad3dde658ee7a82fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6841ce24eff94ad3dde658ee7a82fe0">&#9670;&nbsp;</a></span>ASYNCINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASYNCINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] Refer to SDIO Specification Version 3.00 about asynchronous interrupt. <br  />
 </p>

</div>
</div>
<a id="a18276500b50dd3c05bf92be340a5c4bc" name="a18276500b50dd3c05bf92be340a5c4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18276500b50dd3c05bf92be340a5c4bc">&#9670;&nbsp;</a></span>ASYNCINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASYNCINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] This bit can be set to 1 if a card support asynchronous interrupt and Asynchronous Interrupt Support is set to 1 in the Capabilities register. Asynchronous interrupt is effective when DAT[1] interrupt is used in 4-bit SD mode (and zero is set to Interrupt Pin Select in the Shared Bus Control register). If this bit is set to 1, the Host Driver can stop the SDCLK during asynchronous interrupt period to save power. During this period, the Host Controller continues to deliver Card Interrupt to the host when it <br  />
 </p>

</div>
</div>
<a id="a24d3b3e533e036b79b60eb9a4ea600e4" name="a24d3b3e533e036b79b60eb9a4ea600e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d3b3e533e036b79b60eb9a4ea600e4">&#9670;&nbsp;</a></span>AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000003C) Auto CMD error status <br  />
 </p>

</div>
</div>
<a id="abeed38a8c369b0a0272e2fcf8d575ef3" name="abeed38a8c369b0a0272e2fcf8d575ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeed38a8c369b0a0272e2fcf8d575ef3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUTO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac060bb08dce375b5f9a91a9dd972f95a" name="ac060bb08dce375b5f9a91a9dd972f95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac060bb08dce375b5f9a91a9dd972f95a">&#9670;&nbsp;</a></span>AUTOCMD12ERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUTOCMD12ERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Desc <br  />
 </p>

</div>
</div>
<a id="a44e5360fe7653fc7891191d17aa851b9" name="a44e5360fe7653fc7891191d17aa851b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e5360fe7653fc7891191d17aa851b9">&#9670;&nbsp;</a></span>AUTOCMD12ERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUTOCMD12ERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Desc <br  />
 </p>

</div>
</div>
<a id="aebe2fc8bc274677133d17c1cc27552bf" name="aebe2fc8bc274677133d17c1cc27552bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe2fc8bc274677133d17c1cc27552bf">&#9670;&nbsp;</a></span>AUTOCMDERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUTOCMDERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Auto CMD12 and Auto CMD23 use this error status. This bit is set when detecting that one of the bits D00-D04 in Auto CMD Error Status register has changed from 0 to</p><ol type="1">
<li>In case of Auto CMD12, this bit is set to 1, not only when the errors in Auto CMD12 occur but also when Auto CMD12 is not executed due to the previous command error. <br  />
 </li>
</ol>

</div>
</div>
<a id="ad58d223b9af0e8a4178d536b04481a42" name="ad58d223b9af0e8a4178d536b04481a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad58d223b9af0e8a4178d536b04481a42">&#9670;&nbsp;</a></span>BLKCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLKCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..16] This register is enabled when Block Count Enable in the Transfer Mode register is set to 1 and is valid only for multiple block transfers. The HC decrements the block count after each block transfer and stops when the count reaches zero. It can be accessed only if no transaction is executing (i.e. after a transaction has stopped). Read operations during transfer return an invalid value and write operations shall be ignored. When saving transfer context as a result of Suspend command, the number of blocks y <br  />
 </p>

</div>
</div>
<a id="abdf46cc6061abc29925933162d8dcab7" name="abdf46cc6061abc29925933162d8dcab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf46cc6061abc29925933162d8dcab7">&#9670;&nbsp;</a></span>BLKCNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLKCNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit is used to enable the Block count register, which is only relevant for multiple block transfers. When this bit is 0, the Block Count register is disabled, which is useful in executing an infinite transfer. <br  />
 </p>

</div>
</div>
<a id="a9368446f9d471b01f96048f9722509cb" name="a9368446f9d471b01f96048f9722509cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9368446f9d471b01f96048f9722509cb">&#9670;&nbsp;</a></span>BLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit enables multiple block data transfers. <br  />
 </p>

</div>
</div>
<a id="ae5844c4f2acad4b3f539b7a9e7d29032" name="ae5844c4f2acad4b3f539b7a9e7d29032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5844c4f2acad4b3f539b7a9e7d29032">&#9670;&nbsp;</a></span>BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) Block size <br  />
 </p>

</div>
</div>
<a id="a3915f098532fc61b2b3dbd21f23840f9" name="a3915f098532fc61b2b3dbd21f23840f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3915f098532fc61b2b3dbd21f23840f9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BLOCK_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe5a901e78a0c362f82491e7ebbf32ca" name="abe5a901e78a0c362f82491e7ebbf32ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5a901e78a0c362f82491e7ebbf32ca">&#9670;&nbsp;</a></span>BLOCKGAPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLOCKGAPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Interrupt <br  />
 </p>

</div>
</div>
<a id="a7e914b77bc9b3b932e6b3b43c7336ff9" name="a7e914b77bc9b3b932e6b3b43c7336ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e914b77bc9b3b932e6b3b43c7336ff9">&#9670;&nbsp;</a></span>BLOCKGAPEVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLOCKGAPEVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] If the Stop At Block Gap Request in the Block Gap Control Register is set, this bit is set. Read Transaction: This bit is set at the falling edge of the DAT Line Active Status (When the transaction is stopped at SD Bus timing. The Read Wait must be supported inorder to use this function). Write Transaction: This bit is set at the falling edge of Write Transfer Active Status (After getting CRC status at SD Bus timing). <br  />
 </p>

</div>
</div>
<a id="a42815861a12e8a098c556336c315cd09" name="a42815861a12e8a098c556336c315cd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42815861a12e8a098c556336c315cd09">&#9670;&nbsp;</a></span>BLOCKGAPEVENTSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLOCKGAPEVENTSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Description <br  />
 </p>

</div>
</div>
<a id="ab818de9b456c362f0c65489ee78e8900" name="ab818de9b456c362f0c65489ee78e8900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab818de9b456c362f0c65489ee78e8900">&#9670;&nbsp;</a></span>BOOTACKCHK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTACKCHK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] To check for the boot acknowledge in boot operation. <br  />
 </p>

</div>
</div>
<a id="af91c19bfc687065a69351774f426a82c" name="af91c19bfc687065a69351774f426a82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91c19bfc687065a69351774f426a82c">&#9670;&nbsp;</a></span>BOOTACKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTACKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Interrupt <br  />
 </p>

</div>
</div>
<a id="ae7d359959ef518fbeca65bcf91e728ca" name="ae7d359959ef518fbeca65bcf91e728ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d359959ef518fbeca65bcf91e728ca">&#9670;&nbsp;</a></span>BOOTACKRCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTACKRCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] This status is set if the boot acknowledge is received from device. <br  />
 </p>

</div>
</div>
<a id="a921f1248a9964ac1826575c56cb3d11d" name="a921f1248a9964ac1826575c56cb3d11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a921f1248a9964ac1826575c56cb3d11d">&#9670;&nbsp;</a></span>BOOTACKRCVENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTACKRCVENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Interrupt <br  />
 </p>

</div>
</div>
<a id="a3562bb9739be3b55b961750eceac796f" name="a3562bb9739be3b55b961750eceac796f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3562bb9739be3b55b961750eceac796f">&#9670;&nbsp;</a></span>BOOTDATATO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTDATATO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This value determines the interval by which DAT line time-outs are detected during boot operation for eMMC card. The value is in number of sd clock. <br  />
 </p>

</div>
</div>
<a id="aac1a10224a84c8183e9d7225d7e2622c" name="aac1a10224a84c8183e9d7225d7e2622c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1a10224a84c8183e9d7225d7e2622c">&#9670;&nbsp;</a></span>BOOTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] To start boot code access <br  />
 </p>

</div>
</div>
<a id="ab2117599fc3223a53e30ab1eafb70295" name="ab2117599fc3223a53e30ab1eafb70295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2117599fc3223a53e30ab1eafb70295">&#9670;&nbsp;</a></span>BOOTTERM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTTERM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Boot terminate interrupt signal enable <br  />
 </p>

</div>
</div>
<a id="a29b5761f5165af3db7362272167223b7" name="a29b5761f5165af3db7362272167223b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b5761f5165af3db7362272167223b7">&#9670;&nbsp;</a></span>BOOTTERMINATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTTERMINATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Interrupt This status is set if the boot operation get terminated <br  />
</p>
<p >[14..14] Boot is terminated? <br  />
 </p>

</div>
</div>
<a id="ae6d8f3efd104f1602fe1403a4ee1bf33" name="ae6d8f3efd104f1602fe1403a4ee1bf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d8f3efd104f1602fe1403a4ee1bf33">&#9670;&nbsp;</a></span>BOOTTOCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTTOCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000070) Boot Data Timeout control <br  />
 </p>

</div>
</div>
<a id="ac23ccf0a53f3ac7b9e12a5409d99acb8" name="ac23ccf0a53f3ac7b9e12a5409d99acb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23ccf0a53f3ac7b9e12a5409d99acb8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BOOTTOCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5660bc429f5d93a1d45957b24592ef5c" name="a5660bc429f5d93a1d45957b24592ef5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5660bc429f5d93a1d45957b24592ef5c">&#9670;&nbsp;</a></span>BUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Buffer data port <br  />
 </p>

</div>
</div>
<a id="a1dfe9cce787dfccc5d7d5934f17d2d4f" name="a1dfe9cce787dfccc5d7d5934f17d2d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dfe9cce787dfccc5d7d5934f17d2d4f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BUFFER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3792974a77ad52f10d829c1f7fff9a5" name="ae3792974a77ad52f10d829c1f7fff9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3792974a77ad52f10d829c1f7fff9a5">&#9670;&nbsp;</a></span>BUFFERDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The Host Controller Buffer can be accessed through this 32-bit Data Port Register. <br  />
 </p>

</div>
</div>
<a id="a1b9eb75eba26e6beab6dffbbd324b593" name="a1b9eb75eba26e6beab6dffbbd324b593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9eb75eba26e6beab6dffbbd324b593">&#9670;&nbsp;</a></span>BUFFERRDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERRDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Interrupt <br  />
 </p>

</div>
</div>
<a id="a7c52e0f0a7eb703a32d9286cffb7c854" name="a7c52e0f0a7eb703a32d9286cffb7c854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c52e0f0a7eb703a32d9286cffb7c854">&#9670;&nbsp;</a></span>BUFFERREADREADY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERREADREADY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This status is set if the Buffer Read Enable changes from 0 to 1. Buffer Read Ready is set to 1 for every CMD19 execution in tuning procedure. <br  />
 </p>

</div>
</div>
<a id="ac0ea275f205e6ebf4c74f2dd52a386c3" name="ac0ea275f205e6ebf4c74f2dd52a386c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ea275f205e6ebf4c74f2dd52a386c3">&#9670;&nbsp;</a></span>BUFFERREADREADYSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERREADREADYSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Description <br  />
 </p>

</div>
</div>
<a id="aea46f8a095f89fa6b8a2744ce45f92ae" name="aea46f8a095f89fa6b8a2744ce45f92ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea46f8a095f89fa6b8a2744ce45f92ae">&#9670;&nbsp;</a></span>BUFFERWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Interrupt <br  />
 </p>

</div>
</div>
<a id="ad303d3183971dc425d9be8f7d8921d23" name="ad303d3183971dc425d9be8f7d8921d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad303d3183971dc425d9be8f7d8921d23">&#9670;&nbsp;</a></span>BUFFERWRITEREADY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERWRITEREADY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This status is set if the Buffer Write Enable changes from 0 to 1. <br  />
 </p>

</div>
</div>
<a id="aa00c78516ad210f4ac34e29599618060" name="aa00c78516ad210f4ac34e29599618060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00c78516ad210f4ac34e29599618060">&#9670;&nbsp;</a></span>BUFFERWRITEREADYSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERWRITEREADYSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Description <br  />
 </p>

</div>
</div>
<a id="a41d694b4c4098d4d54273b6d869af7e2" name="a41d694b4c4098d4d54273b6d869af7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d694b4c4098d4d54273b6d869af7e2">&#9670;&nbsp;</a></span>BUFRDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFRDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] This status is used for non-DMA read transfers. This read only flag indicates that valid data exists in the host side buffer status. If this bit is 1, readable data exists in the buffer. A change of this bit from 1 to 0 occurs when all the block data is read from the buffer. A change of this bit from 0 to 1 occurs when all the block data is ready in the buffer and generates the Buffer Read Ready Interrupt. <br  />
 </p>

</div>
</div>
<a id="aaad4c320a6cfb1177beaa72c3faa36f4" name="aaad4c320a6cfb1177beaa72c3faa36f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad4c320a6cfb1177beaa72c3faa36f4">&#9670;&nbsp;</a></span>BUFWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This status is used for non-DMA write transfers. This read only flag indicates if space is available for write data. If this bit is 1, data can be written to the buffer. A change of this bit from 1 to 0 occurs when all the block data is written to the buffer. A change of this bit from 0 to 1 occurs when top of block data can be written to the buffer and generates the Buffer Write Ready Interrupt. <br  />
 </p>

</div>
</div>
<a id="a3ff02296c45892133afc29f209f223de" name="a3ff02296c45892133afc29f209f223de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff02296c45892133afc29f209f223de">&#9670;&nbsp;</a></span>CAPABILITIES0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CAPABILITIES0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) Capabilities <br  />
 </p>

</div>
</div>
<a id="a34863b90357257d73964303e85189f20" name="a34863b90357257d73964303e85189f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34863b90357257d73964303e85189f20">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CAPABILITIES0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b254f25f800b780771307d48a4b8295" name="a3b254f25f800b780771307d48a4b8295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b254f25f800b780771307d48a4b8295">&#9670;&nbsp;</a></span>CAPABILITIES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CAPABILITIES1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) Capabilities <br  />
 </p>

</div>
</div>
<a id="abc4f2fa52acfaa3658b435c148b32abd" name="abc4f2fa52acfaa3658b435c148b32abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4f2fa52acfaa3658b435c148b32abd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CAPABILITIES1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe942f1e7ab1ef08ced36eafe2db7e98" name="abe942f1e7ab1ef08ced36eafe2db7e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe942f1e7ab1ef08ced36eafe2db7e98">&#9670;&nbsp;</a></span>CARDDET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDDET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] This bit reflects the inverse value of the SDCD# pin. <br  />
 </p>

</div>
</div>
<a id="a32de57d45464e839bf304c2f0c673c44" name="a32de57d45464e839bf304c2f0c673c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32de57d45464e839bf304c2f0c673c44">&#9670;&nbsp;</a></span>CARDINSERTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINSERTED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] This bit indicates whether a card has been inserted. Changing from 0 to 1 generates a Card Insertion interrupt in the Normal Interrupt Status register and changing from 1 to 0 generates a Card Removal Interrupt in the Normal Interrupt Status register. The Software Reset For All in the Software Reset register shall not affect this bit. If a Card is removed while its power is on and its clock is oscillating, the HC shall clear SD Bus Power in the Power Control register and SD Clock Enable in the Clock contro <br  />
 </p>

</div>
</div>
<a id="ae09f3587b7635327bc83644f9c89b22d" name="ae09f3587b7635327bc83644f9c89b22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09f3587b7635327bc83644f9c89b22d">&#9670;&nbsp;</a></span>CARDINSERTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINSERTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Interrupt <br  />
 </p>

</div>
</div>
<a id="a6fd48a962036c517a51ef8fae971d247" name="a6fd48a962036c517a51ef8fae971d247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd48a962036c517a51ef8fae971d247">&#9670;&nbsp;</a></span>CARDINSERTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINSERTION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This status is set if the Card Inserted in the Present State register changes from 0 to 1. When the HD writes this bit to 1 to clear this status the status of the Card Inserted in the Present State register should be confirmed. Because the card detect may possibly be changed when the HD clear this bit an Interrupt event may not be generated. <br  />
 </p>

</div>
</div>
<a id="a9925f94690431cefed61cc48ee7a81b7" name="a9925f94690431cefed61cc48ee7a81b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9925f94690431cefed61cc48ee7a81b7">&#9670;&nbsp;</a></span>CARDINSERTIONSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINSERTIONSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Description <br  />
 </p>

</div>
</div>
<a id="a53f9dfb200d2eba2e83808e1f74b63f4" name="a53f9dfb200d2eba2e83808e1f74b63f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f9dfb200d2eba2e83808e1f74b63f4">&#9670;&nbsp;</a></span>CARDINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Interrupt <br  />
 </p>

</div>
</div>
<a id="a13af882aa557bacdd758546e8822fdce" name="a13af882aa557bacdd758546e8822fdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13af882aa557bacdd758546e8822fdce">&#9670;&nbsp;</a></span>CARDINTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINTERRUPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Writing this bit to 1 does not clear this bit. It is cleared by resetting the SD card interrupt factor. In 1-bit mode, the HC shall detect the Card Interrupt without SD Clock to support wakeup. In 4-bit mode, the card interrupt signal is sampled during the interrupt cycle, so there are some sample delays between the interrupt signal from the card and the interrupt to the Host system. when this status has been set and the HD needs to start this interrupt service, Card Interrupt Status Enable in the Normal I <br  />
 </p>

</div>
</div>
<a id="ac283bd9ee04402b13dd40e81bba29075" name="ac283bd9ee04402b13dd40e81bba29075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac283bd9ee04402b13dd40e81bba29075">&#9670;&nbsp;</a></span>CARDINTERRUPTSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDINTERRUPTSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] If this bit is set to 0, the HC shall clear Interrupt request to the System. The Card Interrupt detection is stopped when this bit is cleared and restarted when this bit is set to 1. The HD may clear the Card Interrupt Status Enable before servicing the Card Interrupt and may set this bit again after all Interrupt requests from the card are cleared to prevent inadvertent Interrupts. <br  />
 </p>

</div>
</div>
<a id="a5ce51a81df8d265adb7707a778a59ed8" name="a5ce51a81df8d265adb7707a778a59ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce51a81df8d265adb7707a778a59ed8">&#9670;&nbsp;</a></span>CARDREMOVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDREMOVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This status is set if the Card Inserted in the Present State register changes from 1 to 0. When the HD writes this bit to 1 to clear this status the status of the Card Inserted in the Present State register should be confirmed. Because the card detect may possibly be changed when the HD clear this bit an Interrupt event may not be generated. <br  />
 </p>

</div>
</div>
<a id="a05c0b8c31f09b77e65a69895405ac3fd" name="a05c0b8c31f09b77e65a69895405ac3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c0b8c31f09b77e65a69895405ac3fd">&#9670;&nbsp;</a></span>CARDREMOVALEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDREMOVALEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Interrupt <br  />
 </p>

</div>
</div>
<a id="aefdfe8dcee771d6438b8cbc044969b75" name="aefdfe8dcee771d6438b8cbc044969b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdfe8dcee771d6438b8cbc044969b75">&#9670;&nbsp;</a></span>CARDREMOVALSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDREMOVALSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Description <br  />
 </p>

</div>
</div>
<a id="a4532ff93552c4a1ded143683c5b90be7" name="a4532ff93552c4a1ded143683c5b90be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4532ff93552c4a1ded143683c5b90be7">&#9670;&nbsp;</a></span>CARDSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit selects source for card detection. <br  />
 </p>

</div>
</div>
<a id="ad30c5d7362519929116059d991894ba8" name="ad30c5d7362519929116059d991894ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30c5d7362519929116059d991894ba8">&#9670;&nbsp;</a></span>CARDSTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CARDSTABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] This bit is used for testing. If it is 0, the Card Detect Pin Level is not stable. If this bit is set to 1, it means the Card Detect Pin Level is stable. The Software Reset For All in the Software Reset Register shall not affect this bit. <br  />
 </p>

</div>
</div>
<a id="aef5a5342f004ec33f427546e1e7942cc" name="aef5a5342f004ec33f427546e1e7942cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5a5342f004ec33f427546e1e7942cc">&#9670;&nbsp;</a></span>CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit is set to 0 when the HD is not using the HC or the HC awaits a wakeup event. The HC should stop its internal clock to go very low power state. Still, registers shall be able to be read and written. Clock starts to oscillate when this bit is set to 1. When clock oscillation is stable, the HC shall set Internal Clock Stable in this register to 1. This bit shall not affect card detection. <br  />
 </p>

</div>
</div>
<a id="ad6d8d037231fc909ceb06d8a43ea6e5d" name="ad6d8d037231fc909ceb06d8a43ea6e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d8d037231fc909ceb06d8a43ea6e5d">&#9670;&nbsp;</a></span>CLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit is used to select the clock generator mode in SDCLK Frequency Select. If the Programmable Clock Mode is supported (non-zero value is set to Clock Multiplier in the Capabilities register), this bit attribute is RW, and if not supported, this bit attribute is RO and zero is read. This bit depends on the setting of Preset Value Enable in the Host Control 2 register. If the Preset Value Enable = 0, this bit is set by Host Driver. If the Preset Value Enable = 1, this bit is automatically set to a value <br  />
 </p>

</div>
</div>
<a id="a5cadc7a648e6481c47dadf7ed2957efe" name="a5cadc7a648e6481c47dadf7ed2957efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cadc7a648e6481c47dadf7ed2957efe">&#9670;&nbsp;</a></span>CLKMULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKMULT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] This field indicates clock multiplier value of programmable clock generator. Refer to Clock Control register. Setting 00h means that Host Controller does not support programmable clock generator. The multiplier is (CLKMULT+1). <br  />
 </p>

</div>
</div>
<a id="a4b5826c8219d1c04136cf45164a1f81b" name="a4b5826c8219d1c04136cf45164a1f81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5826c8219d1c04136cf45164a1f81b">&#9670;&nbsp;</a></span>CLKSTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKSTABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit is set to 1 when SD clock is stable after writing to Internal Clock Enable in this register to 1. The SD Host Driver shall wait to set SD Clock Enable until this bit is set to 1. Note: This is useful when using PLL for a clock oscillator that requires setup time. <br  />
 </p>

</div>
</div>
<a id="af88381f382e27897e6a7acf549ff6cd6" name="af88381f382e27897e6a7acf549ff6cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88381f382e27897e6a7acf549ff6cd6">&#9670;&nbsp;</a></span>CLOCKCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLOCKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Clock control <br  />
 </p>

</div>
</div>
<a id="a60ff0db481bfd97f9d5e691235af7928" name="a60ff0db481bfd97f9d5e691235af7928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ff0db481bfd97f9d5e691235af7928">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLOCKCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a317230ba95acdf0fa4c2fb855960f352" name="a317230ba95acdf0fa4c2fb855960f352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317230ba95acdf0fa4c2fb855960f352">&#9670;&nbsp;</a></span>CMD12NOTEXEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMD12NOTEXEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] If memory multiple block data transfer is not started due to command error, this bit is not set because it is not necessary to issue Auto CMD12. Setting this bit to 1 means the HC cannot issue Auto CMD12 to stop memory multiple block transfer due to some error. If this bit is set to 1, other error status bits (D04 - D01) are meaningless. This bit is set to 0 when Auto CMD Error is generated by Auto CMD23 <br  />
 </p>

</div>
</div>
<a id="ad4b402c8cc78b670d8aefb3cbc57f042" name="ad4b402c8cc78b670d8aefb3cbc57f042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b402c8cc78b670d8aefb3cbc57f042">&#9670;&nbsp;</a></span>CMDARG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDARG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The SD Command Argument is specified as bit39-8 of Command-Format. </p>

</div>
</div>
<a id="ac65d373301cdaf75e3c3579e53e41781" name="ac65d373301cdaf75e3c3579e53e41781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65d373301cdaf75e3c3579e53e41781">&#9670;&nbsp;</a></span>CMDCMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDCMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Interrupt <br  />
 </p>

</div>
</div>
<a id="ae5bc7aa0df3b70a79401e03ab24da13c" name="ae5bc7aa0df3b70a79401e03ab24da13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bc7aa0df3b70a79401e03ab24da13c">&#9670;&nbsp;</a></span>CMDCRCCHKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDCRCCHKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] If this bit is set to 1, the HC shall check the CRC field in the response. If an error is detected, it is reported as a Command CRC Error. If this bit is set to 0, the CRC field is not checked. <br  />
 </p>

</div>
</div>
<a id="af959373b921376d433a541a35f57bd9e" name="af959373b921376d433a541a35f57bd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af959373b921376d433a541a35f57bd9e">&#9670;&nbsp;</a></span>CMDCRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDCRCERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Occurs when detecting a CRC error in the command response. <br  />
 </p>

</div>
</div>
<a id="a1431024db434a8316d2fc6dc7a839804" name="a1431024db434a8316d2fc6dc7a839804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1431024db434a8316d2fc6dc7a839804">&#9670;&nbsp;</a></span>CMDCRCERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDCRCERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Desc <br  />
 </p>

</div>
</div>
<a id="a48e299d6fa1c09d0c67fd9f9f24614c9" name="a48e299d6fa1c09d0c67fd9f9f24614c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e299d6fa1c09d0c67fd9f9f24614c9">&#9670;&nbsp;</a></span>CMDENDBITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDENDBITERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Desc <br  />
 </p>

</div>
</div>
<a id="ad6dae1a97f14076d2887d3030cc9727f" name="ad6dae1a97f14076d2887d3030cc9727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6dae1a97f14076d2887d3030cc9727f">&#9670;&nbsp;</a></span>CMDENDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDENDERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Occurs when detecting that the end bit of command response is 0. <br  />
 </p>

</div>
</div>
<a id="a4fe9b751a8d08a5063d27cd75edacada" name="a4fe9b751a8d08a5063d27cd75edacada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe9b751a8d08a5063d27cd75edacada">&#9670;&nbsp;</a></span>CMDIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDIDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..24] This bit shall be set to the command number (CMD0-63, ACMD063). <br  />
 </p>

</div>
</div>
<a id="adfc37ee652ca9e43d540c1d71b41ee00" name="adfc37ee652ca9e43d540c1d71b41ee00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc37ee652ca9e43d540c1d71b41ee00">&#9670;&nbsp;</a></span>CMDIDXCHKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDIDXCHKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] If this bit is set to 1, the HC shall check the index field in the response to see if it has the same value as the command index. If it is not, it is reported as a Command Index Error. If this bit is set to 0, the Index field is not checked. <br  />
 </p>

</div>
</div>
<a id="aeb3c3a8c0e8acd6912f9a1e920fc9e4a" name="aeb3c3a8c0e8acd6912f9a1e920fc9e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3c3a8c0e8acd6912f9a1e920fc9e4a">&#9670;&nbsp;</a></span>CMDIDXERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDIDXERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Occurs if the Command Index error occurs in response to a command. <br  />
 </p>

</div>
</div>
<a id="a42b0d8da6c8312bb6c573fcfa5cb101d" name="a42b0d8da6c8312bb6c573fcfa5cb101d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b0d8da6c8312bb6c573fcfa5cb101d">&#9670;&nbsp;</a></span>CMDIDXERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDIDXERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Desc <br  />
 </p>

</div>
</div>
<a id="a1232e8bd58678282230f8d881c0bcca5" name="a1232e8bd58678282230f8d881c0bcca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1232e8bd58678282230f8d881c0bcca5">&#9670;&nbsp;</a></span>CMDINHCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDINHCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] If this bit is 0, it indicates the CMD line is not in use and the HC can issue a SD command using the CMD line. This bit is set immediately after the Command register (00Fh) is written. This bit is cleared when the command response is received. Even if the Command Inhibit (DAT) is set to 1, Commands using only the CMD line can be issued if this bit is 0. Changing from 1 to 0 generates a Command complete interrupt in the Normal Interrupt Status register. If the HC cannot issue the command because of a comma <br  />
 </p>

</div>
</div>
<a id="afb65900963bd613eff077a4c0975fd88" name="afb65900963bd613eff077a4c0975fd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb65900963bd613eff077a4c0975fd88">&#9670;&nbsp;</a></span>CMDINHDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDINHDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This status bit is generated if either the DAT Line Active or the Read transfer Active is set to 1. If this bit is 0, it indicates the HC can issue the next SD command. Commands with busy signal belong to Command Inhibit (DAT) (ex. R1b, R5b type). Changing from 1 to 0 generates a Transfer Complete interrupt in the Normal interrupt status register. Note: The SD Host Driver can save registers in the range of 000-00Dh for a suspend transaction after this bit has changed from 1 to 0. <br  />
 </p>

</div>
</div>
<a id="a731a1f8eedbfc6871e8c5bf2ad2c9124" name="a731a1f8eedbfc6871e8c5bf2ad2c9124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731a1f8eedbfc6871e8c5bf2ad2c9124">&#9670;&nbsp;</a></span>CMDLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDLINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] This status is used to check CMD line level to recover from errors, and for debugging. <br  />
 </p>

</div>
</div>
<a id="a3e96696943effb4e502338da43392159" name="a3e96696943effb4e502338da43392159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e96696943effb4e502338da43392159">&#9670;&nbsp;</a></span>CMDRESP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDRESP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] R[] refers to a bit range within the response data as transmitted on the SD Bus, REP[] refers to a bit range within the Response register. <br  />
 </p>

</div>
</div>
<a id="a2a4e4cefefbe4ef5aa0f1cbd3c409d60" name="a2a4e4cefefbe4ef5aa0f1cbd3c409d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a4e4cefefbe4ef5aa0f1cbd3c409d60">&#9670;&nbsp;</a></span>CMDRESP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDRESP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] R[] refers to a bit range within the response data as transmitted on the SD Bus, REP[] refers to a bit range within the Response register. <br  />
 </p>

</div>
</div>
<a id="a359b94b42d0721e254c7e886569c9e2a" name="a359b94b42d0721e254c7e886569c9e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359b94b42d0721e254c7e886569c9e2a">&#9670;&nbsp;</a></span>CMDRESP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDRESP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] R[] refers to a bit range within the response data as transmitted on the SD Bus, REP[] refers to a bit range within the Response register. <br  />
 </p>

</div>
</div>
<a id="a20737a6a3ac4fca23bb2c5c9061cfdc5" name="a20737a6a3ac4fca23bb2c5c9061cfdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20737a6a3ac4fca23bb2c5c9061cfdc5">&#9670;&nbsp;</a></span>CMDRESP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDRESP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] R[] refers to a bit range within the response data as transmitted on the SD Bus, REP[] refers to a bit range within the Response register. <br  />
 </p>

</div>
</div>
<a id="afee890f8ec85fdeaaff883b71ece5f9e" name="afee890f8ec85fdeaaff883b71ece5f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee890f8ec85fdeaaff883b71ece5f9e">&#9670;&nbsp;</a></span>CMDTOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDTOERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Occurs if the no response is returned within 64 SDCLK cycles from the end bit of the command. If this bit is set to 1, the other error status bits (D04 - D02) are meaningless. <br  />
 </p>

</div>
</div>
<a id="a0e45aed2d1f636ec9affb0f97751b879" name="a0e45aed2d1f636ec9affb0f97751b879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e45aed2d1f636ec9affb0f97751b879">&#9670;&nbsp;</a></span>CMDTOERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDTOERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Desc <br  />
 </p>

</div>
</div>
<a id="adffbc9fbfa14137e18eb178b467bfdfd" name="adffbc9fbfa14137e18eb178b467bfdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffbc9fbfa14137e18eb178b467bfdfd">&#9670;&nbsp;</a></span>CMDTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..22] There are three types of special commands. Suspend, Resume and Abort. These bits shall bet set to 00b for all other commands. Suspend Command If the Suspend command succeeds, the HC shall assume the SD Bus has been released and that it is possible to issue the next command which uses the DAT line. The HC shall de-assert Read Wait for read transactions and stop checking busy for write transactions. The Interrupt cycle shall start, in 4-bit mode. If the Suspend command fails, the HC shall maintain its curren <br  />
 </p>

</div>
</div>
<a id="af94f7b5b673c67c33534af48fb9fc353" name="af94f7b5b673c67c33534af48fb9fc353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94f7b5b673c67c33534af48fb9fc353">&#9670;&nbsp;</a></span>COMMANDCOMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDCOMPLETE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit is set when we get the end bit of the command response (Except Auto CMD12 and Auto CMD23) Note: Command Time-out Error has higher priority than Command Complete. If both are set to 1, it can be considered that the response was not received correctly. <br  />
 </p>

</div>
</div>
<a id="a28bfdd43f4ee4dc17a0b736801d936a1" name="a28bfdd43f4ee4dc17a0b736801d936a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28bfdd43f4ee4dc17a0b736801d936a1">&#9670;&nbsp;</a></span>COMMANDCOMPLETESTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDCOMPLETESTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Description <br  />
 </p>

</div>
</div>
<a id="ac9e91fab6246f0d71fc6adf1e515ec76" name="ac9e91fab6246f0d71fc6adf1e515ec76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e91fab6246f0d71fc6adf1e515ec76">&#9670;&nbsp;</a></span>COMMANDCRCERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDCRCERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Occurs when detecting that the end bit of a command response is 0. <br  />
 </p>

</div>
</div>
<a id="af441f06353728964bf1fcdecd77be8aa" name="af441f06353728964bf1fcdecd77be8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af441f06353728964bf1fcdecd77be8aa">&#9670;&nbsp;</a></span>COMMANDCRCERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDCRCERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Desc <br  />
 </p>

</div>
</div>
<a id="aa159c67d3c7eab4f884ac9b39585571c" name="aa159c67d3c7eab4f884ac9b39585571c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa159c67d3c7eab4f884ac9b39585571c">&#9670;&nbsp;</a></span>COMMANDENDBITERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDENDBITERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Occurs only if the no response is returned within 64 SDCLK cycles from the end bit of the command. If the HC detects a CMD line conflict, in which case Command CRC Error shall also be set. This bit shall be set without waiting for 64 SDCLK cycles because the command will be aborted by the HC. <br  />
 </p>

</div>
</div>
<a id="aa75300a36ee92df9697422bb949ce58f" name="aa75300a36ee92df9697422bb949ce58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75300a36ee92df9697422bb949ce58f">&#9670;&nbsp;</a></span>COMMANDENDBITERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDENDBITERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Desc <br  />
 </p>

</div>
</div>
<a id="af8e2a6f892c1261cdb0d5c8b6e9e339d" name="af8e2a6f892c1261cdb0d5c8b6e9e339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e2a6f892c1261cdb0d5c8b6e9e339d">&#9670;&nbsp;</a></span>COMMANDINDEXERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDINDEXERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Occurs if a Command Index error occurs in the Command Response. <br  />
 </p>

</div>
</div>
<a id="a288e488e21a65e410e9722ad21632937" name="a288e488e21a65e410e9722ad21632937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288e488e21a65e410e9722ad21632937">&#9670;&nbsp;</a></span>COMMANDINDEXERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDINDEXERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Desc <br  />
 </p>

</div>
</div>
<a id="adb6f66e980466424d9ab2f81ef76ca1e" name="adb6f66e980466424d9ab2f81ef76ca1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6f66e980466424d9ab2f81ef76ca1e">&#9670;&nbsp;</a></span>COMMANDTIMEOUTERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDTIMEOUTERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Command CRC Error is generated in two cases. 1. If a response is returned and the Command Time-out Error is set to 0, this bit is set to 1 when detecting a CRT error in the command response 2. The HC detects a CMD line conflict by monitoring the CMD line when a command is issued. If the HC drives the CMD line to 1 level, but detects 0 level on the CMD line at the next SDCLK edge, then the HC shall abort the command (Stop driving CMD line) and set this bit to 1. The Command Timeout Error shall also be set t <br  />
 </p>

</div>
</div>
<a id="a064a447c214e7f91c6241ff361d5c8d7" name="a064a447c214e7f91c6241ff361d5c8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064a447c214e7f91c6241ff361d5c8d7">&#9670;&nbsp;</a></span>COMMANDTIMEOUTERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMMANDTIMEOUTERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Desc <br  />
 </p>

</div>
</div>
<a id="a56b9d6f4283c44655e08709e9eae9b0b" name="a56b9d6f4283c44655e08709e9eae9b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b9d6f4283c44655e08709e9eae9b0b">&#9670;&nbsp;</a></span>CONTREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CONTREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] This bit is used to restart a transaction which was stopped using the Stop At Block Gap Request. To cancel stop at the block gap, set Stop At block Gap Request to 0 and set this bit to restart the transfer. The HC automatically clears this bit in either of the following cases: 1) In the case of a read transaction, the DAT Line Active changes from 0 to 1 as a read transaction restarts. 2) In the case of a write transaction, the Write transfer active changes from 0 to 1 as the write transaction restarts. The <br  />
 </p>

</div>
</div>
<a id="af09ff58906d75cdc22b92f4a87c33574" name="af09ff58906d75cdc22b92f4a87c33574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09ff58906d75cdc22b92f4a87c33574">&#9670;&nbsp;</a></span>CURRENTLIMITERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CURRENTLIMITERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] By setting the SD Bus Power bit in the Power Control Register, the HC is requested to supply power for the SD Bus. If the HC supports the Current Limit Function, it can be protected from an Illegal card by stopping power supply to the card in which case this bit indicates a failure status. Reading 1 means the HC is not supplying power to SD card due to some failure. Reading 0 means that the HC is supplying power and no error has occurred. This bit shall always set to be 0, if the HC does not support this f <br  />
 </p>

</div>
</div>
<a id="a02b7d316ef6eb611639e1946e91da83c" name="a02b7d316ef6eb611639e1946e91da83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b7d316ef6eb611639e1946e91da83c">&#9670;&nbsp;</a></span>CURRENTLIMITERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CURRENTLIMITERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Desc <br  />
 </p>

</div>
</div>
<a id="a9b125e9152766ac6d0f9411369c17c99" name="a9b125e9152766ac6d0f9411369c17c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b125e9152766ac6d0f9411369c17c99">&#9670;&nbsp;</a></span>CURRLMTERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CURRLMTERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Desc <br  />
 </p>

</div>
</div>
<a id="a66f31add9fd14b057c01e7a2b2be54eb" name="a66f31add9fd14b057c01e7a2b2be54eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f31add9fd14b057c01e7a2b2be54eb">&#9670;&nbsp;</a></span>DAT30LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAT30LINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] This status is used to check DAT line level to recover from errors, and for debugging. This is especially useful in detecting the busy signal level from DAT[0]. <br  />
 </p>

</div>
</div>
<a id="a4ae228eb8a6c62bc8d19485cc920b38d" name="a4ae228eb8a6c62bc8d19485cc920b38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae228eb8a6c62bc8d19485cc920b38d">&#9670;&nbsp;</a></span>DAT74LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAT74LINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..25] This status is used to check DAT line level to recover from errors, and for debugging. <br  />
 </p>

</div>
</div>
<a id="a8a76295009fdb639b17dd2c453b1f829" name="a8a76295009fdb639b17dd2c453b1f829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a76295009fdb639b17dd2c453b1f829">&#9670;&nbsp;</a></span>DATACRCERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATACRCERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Desc <br  />
 </p>

</div>
</div>
<a id="af67c23157ff14e0b6f175fb603e7b1b1" name="af67c23157ff14e0b6f175fb603e7b1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67c23157ff14e0b6f175fb603e7b1b1">&#9670;&nbsp;</a></span>DATACRCERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATACRCERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Occurs when detecting CRC error when transferring read data which uses the DAT line or when detecting the Write CRC Status having a value of other than 0. <br  />
 </p>

</div>
</div>
<a id="a337aff5d3f6eb11ea28986a7ea9232ef" name="a337aff5d3f6eb11ea28986a7ea9232ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337aff5d3f6eb11ea28986a7ea9232ef">&#9670;&nbsp;</a></span>DATACRCERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATACRCERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Desc <br  />
 </p>

</div>
</div>
<a id="a73a275a5f49e4131f4065a5cebca7621" name="a73a275a5f49e4131f4065a5cebca7621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a275a5f49e4131f4065a5cebca7621">&#9670;&nbsp;</a></span>DATAENDBITERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATAENDBITERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Occurs when detecting 0 at the end bit position of read data which uses the DAT line or the end bit position of the CRC status. <br  />
 </p>

</div>
</div>
<a id="ac37e998a08ece3b001b49d26896c61a2" name="ac37e998a08ece3b001b49d26896c61a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37e998a08ece3b001b49d26896c61a2">&#9670;&nbsp;</a></span>DATAENDBITERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATAENDBITERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Desc <br  />
 </p>

</div>
</div>
<a id="afdb2ef263a04d21991e1f79908b7cce6" name="afdb2ef263a04d21991e1f79908b7cce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb2ef263a04d21991e1f79908b7cce6">&#9670;&nbsp;</a></span>DATAENDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATAENDERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Desc <br  />
 </p>

</div>
</div>
<a id="aa6ee5890c4b69a38db3ec2a377265a43" name="aa6ee5890c4b69a38db3ec2a377265a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ee5890c4b69a38db3ec2a377265a43">&#9670;&nbsp;</a></span>DATAPRSNTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATAPRSNTSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] This bit is set to 1 to indicate that data is present and shall be transferred using the DAT line. If is set to 0 for the following: 1. Commands using only CMD line (ex. CMD52) 2. Commands with no data transfer but using busy signal on DAT[0] line (R1b or R5b ex. CMD38) 3. Resume Command <br  />
 </p>

</div>
</div>
<a id="a8722a3e49b3e36da95f5ae425cbf9d3f" name="a8722a3e49b3e36da95f5ae425cbf9d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8722a3e49b3e36da95f5ae425cbf9d3f">&#9670;&nbsp;</a></span>DATATIMEOUTERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATATIMEOUTERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Occurs when detecting one of following timeout conditions.</p><ol type="1">
<li>Busy Timeout for R1b, R5b type. 2. Busy Timeout after Write CRC status 3. Write CRC status Timeout 4. Read Data Timeout <br  />
 </li>
</ol>

</div>
</div>
<a id="afaf30a2a0b5f32bddee1a6ea6d472f3c" name="afaf30a2a0b5f32bddee1a6ea6d472f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf30a2a0b5f32bddee1a6ea6d472f3c">&#9670;&nbsp;</a></span>DATATIMEOUTERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATATIMEOUTERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Desc <br  />
 </p>

</div>
</div>
<a id="a4f9334eb0ff8342aaa2fa972355f7e95" name="a4f9334eb0ff8342aaa2fa972355f7e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9334eb0ff8342aaa2fa972355f7e95">&#9670;&nbsp;</a></span>DATATOERROREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATATOERROREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Desc <br  />
 </p>

</div>
</div>
<a id="ab9b7fbda8c9ee63acf47ae5917a1ae6d" name="ab9b7fbda8c9ee63acf47ae5917a1ae6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b7fbda8c9ee63acf47ae5917a1ae6d">&#9670;&nbsp;</a></span>DATATRANSFERWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATATRANSFERWIDTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] (SD1 or SD4) This bit selects the data width of the HC. The HD shall select it to match the data width of the SD card. <br  />
 </p>

</div>
</div>
<a id="a5e723337f6271d7cc55d4af9e4190dff" name="a5e723337f6271d7cc55d4af9e4190dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e723337f6271d7cc55d4af9e4190dff">&#9670;&nbsp;</a></span>DDR50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DDR50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DDR50 field description needed here. <br  />
 </p>

</div>
</div>
<a id="a3fbeb1615e69a4ccb3832694c75c69a3" name="a3fbeb1615e69a4ccb3832694c75c69a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fbeb1615e69a4ccb3832694c75c69a3">&#9670;&nbsp;</a></span>DDR50CLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DDR50CLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="aa84f9638f74c5be1cdc35b5e69c2c8ec" name="aa84f9638f74c5be1cdc35b5e69c2c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84f9638f74c5be1cdc35b5e69c2c8ec">&#9670;&nbsp;</a></span>DDR50DRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DDR50DRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..30] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="a897b88915279c990d07b07f42c56c7b4" name="a897b88915279c990d07b07f42c56c7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897b88915279c990d07b07f42c56c7b4">&#9670;&nbsp;</a></span>DDR50SDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DDR50SDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..16] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="a1953b487a30a668ec3ab18fb3efe88fc" name="a1953b487a30a668ec3ab18fb3efe88fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1953b487a30a668ec3ab18fb3efe88fc">&#9670;&nbsp;</a></span>DEFSPCLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEFSPCLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="a9e2736a5759ad19caafbfa6f4b066242" name="a9e2736a5759ad19caafbfa6f4b066242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2736a5759ad19caafbfa6f4b066242">&#9670;&nbsp;</a></span>DEFSPDRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEFSPDRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..30] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="a8237d5664472707944592b0987cd0b71" name="a8237d5664472707944592b0987cd0b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8237d5664472707944592b0987cd0b71">&#9670;&nbsp;</a></span>DEFSPSDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEFSPSDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..16] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="ac113fefd000b77aef2bf3f238ff7b8ee" name="ac113fefd000b77aef2bf3f238ff7b8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac113fefd000b77aef2bf3f238ff7b8ee">&#9670;&nbsp;</a></span>DLINEACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DLINEACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit indicates whether one of the DAT line on SD bus is in use. <br  />
 </p>

</div>
</div>
<a id="a65ceb9f1463b5f0e910c39f61f137a6d" name="a65ceb9f1463b5f0e910c39f61f137a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ceb9f1463b5f0e910c39f61f137a6d">&#9670;&nbsp;</a></span>DLYDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DLYDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Chicken bit added to enable/disable the rtl fix made to delay the sampling of cmd_in and data_in. <br  />
 </p>

</div>
</div>
<a id="aa6a5c08428a102eb6b8b0a27076c474e" name="aa6a5c08428a102eb6b8b0a27076c474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5c08428a102eb6b8b0a27076c474e">&#9670;&nbsp;</a></span>DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA can be enabled only if DMA Support bit in the Capabilities register is set. If this bit is set to 1, a DMA operation shall begin when the HD writes to the upper byte of Command register (00Fh). <br  />
 </p>

</div>
</div>
<a id="a245de60fdd34d720c887268159b9c880" name="a245de60fdd34d720c887268159b9c880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245de60fdd34d720c887268159b9c880">&#9670;&nbsp;</a></span>DMAINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Interrupt <br  />
 </p>

</div>
</div>
<a id="aa7144ed00e512a460a93bc9033a10f95" name="aa7144ed00e512a460a93bc9033a10f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7144ed00e512a460a93bc9033a10f95">&#9670;&nbsp;</a></span>DMAINTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAINTERRUPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This status is set if the HC detects the Host DMA Buffer Boundary in the Block Size regiser. <br  />
 </p>

</div>
</div>
<a id="ae8f729ede408389b2f5e3d7b27e152e0" name="ae8f729ede408389b2f5e3d7b27e152e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f729ede408389b2f5e3d7b27e152e0">&#9670;&nbsp;</a></span>DMAINTERRUPTSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAINTERRUPTSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Description <br  />
 </p>

</div>
</div>
<a id="a120efad4f7f2de6a3e90655e97fe03f0" name="a120efad4f7f2de6a3e90655e97fe03f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120efad4f7f2de6a3e90655e97fe03f0">&#9670;&nbsp;</a></span>DMASELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASELECT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..3] One of supported DMA modes can be selected. The host driver shall check support of DMA modes by referring the Capabilities register. <br  />
 </p>

</div>
</div>
<a id="a9a6d18cec6e7c1db42e916322fc51d9e" name="a9a6d18cec6e7c1db42e916322fc51d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a6d18cec6e7c1db42e916322fc51d9e">&#9670;&nbsp;</a></span>DRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..20] Host Controller output driver in 1.8V signaling is selected by this bit. In 3.3V signaling, this field is not effective. This field can be set depends on Driver Type A, C and D support bits in the Capabilities register. This bit depends on setting of Preset Value Enable. If Preset Value Enable = 0, this field is set by Host Driver. If Preset Value Enable = 1, this field is automatically set by a value specified in the one of Preset Value registers. <br  />
 </p>

</div>
</div>
<a id="ad6847ecfb468c3f8c55f9f21d9b6df1d" name="ad6847ecfb468c3f8c55f9f21d9b6df1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6847ecfb468c3f8c55f9f21d9b6df1d">&#9670;&nbsp;</a></span>DXFERDIRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DXFERDIRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Data Transfer Direction Select. This bit defines the direction of data transfers. <br  />
 </p>

</div>
</div>
<a id="a563e594f25268b1ab6ef03ea6330b51b" name="a563e594f25268b1ab6ef03ea6330b51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563e594f25268b1ab6ef03ea6330b51b">&#9670;&nbsp;</a></span>ERRORINTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ERRORINTERRUPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] If any of the bits in the Error Interrupt Status Register are set, then this bit is set. Therefore the HD can test for an error by checking this bit first. <br  />
 </p>

</div>
</div>
<a id="afb5c0d306fb38c8b2e4faa1fe68819e3" name="afb5c0d306fb38c8b2e4faa1fe68819e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5c0d306fb38c8b2e4faa1fe68819e3">&#9670;&nbsp;</a></span>EXTMEDIA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EXTMEDIA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] This bit indicates whether the Host Controller is capable of using 8-bit bus width mode. This bit is not effective when Slot Type is set to 10b. In this case, refer to Bus Width Preset in the Shared Bus resister. Supported <br  />
 </p>

</div>
</div>
<a id="a231cec46e15049a8a30015802ec5cbee" name="a231cec46e15049a8a30015802ec5cbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231cec46e15049a8a30015802ec5cbee">&#9670;&nbsp;</a></span>FIXED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIXED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Fixed to 0. The HD shall control error Interrupts using the Error Interrupt Signal Enable register. <br  />
 </p>

</div>
</div>
<a id="a9cbd4886d73b7922bb947df6bc9095c1" name="a9cbd4886d73b7922bb947df6bc9095c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbd4886d73b7922bb947df6bc9095c1">&#9670;&nbsp;</a></span>FIXEDTO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIXEDTO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] The HC shall control error Interrupts using the Error Interrupt Status Enable register. <br  />
 </p>

</div>
</div>
<a id="aa2387ebf35e22d429469b8de75983375" name="aa2387ebf35e22d429469b8de75983375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2387ebf35e22d429469b8de75983375">&#9670;&nbsp;</a></span>FORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) Force event register for error interrupt status <br  />
 </p>

</div>
</div>
<a id="ae0a76b0e3b8d3374ad0324c2ec6fac9f" name="ae0a76b0e3b8d3374ad0324c2ec6fac9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a76b0e3b8d3374ad0324c2ec6fac9f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FORCE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ec4f7cc0cb9bfb07bb722146e8881cb" name="a9ec4f7cc0cb9bfb07bb722146e8881cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec4f7cc0cb9bfb07bb722146e8881cb">&#9670;&nbsp;</a></span>FORCEACMD12NOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMD12NOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Description <br  />
 </p>

</div>
</div>
<a id="a3f708185adf6cc332f0c8e532e24f100" name="a3f708185adf6cc332f0c8e532e24f100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f708185adf6cc332f0c8e532e24f100">&#9670;&nbsp;</a></span>FORCEACMDCRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMDCRCERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Description <br  />
 </p>

</div>
</div>
<a id="a2bc6cba4ae98d56b799f51f990d7a781" name="a2bc6cba4ae98d56b799f51f990d7a781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc6cba4ae98d56b799f51f990d7a781">&#9670;&nbsp;</a></span>FORCEACMDENDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMDENDERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Description <br  />
 </p>

</div>
</div>
<a id="ab8f0b8d76f04844cc7a0f511b9c30ae7" name="ab8f0b8d76f04844cc7a0f511b9c30ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f0b8d76f04844cc7a0f511b9c30ae7">&#9670;&nbsp;</a></span>FORCEACMDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMDERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Force Event for Auto CMD Error <br  />
 </p>

</div>
</div>
<a id="aaa4fbed3a6b7b6675eafa235f1eec60f" name="aaa4fbed3a6b7b6675eafa235f1eec60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4fbed3a6b7b6675eafa235f1eec60f">&#9670;&nbsp;</a></span>FORCEACMDIDXERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMDIDXERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Desc <br  />
 </p>

</div>
</div>
<a id="a16ece54420045971d7b2d545dfeb9b23" name="a16ece54420045971d7b2d545dfeb9b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ece54420045971d7b2d545dfeb9b23">&#9670;&nbsp;</a></span>FORCEACMDISSUEDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMDISSUEDERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] 1 - Interrupt is generated <br  />
 </p>

</div>
</div>
<a id="a9ec0e8fc4a39c35a1cc1da4a683a61ba" name="a9ec0e8fc4a39c35a1cc1da4a683a61ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec0e8fc4a39c35a1cc1da4a683a61ba">&#9670;&nbsp;</a></span>FORCEACMDTOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEACMDTOERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Description <br  />
 </p>

</div>
</div>
<a id="a73d5615fc2352c8905a323ccd6f53bf7" name="a73d5615fc2352c8905a323ccd6f53bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d5615fc2352c8905a323ccd6f53bf7">&#9670;&nbsp;</a></span>FORCEADMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEADMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Force event for ADMA error <br  />
 </p>

</div>
</div>
<a id="ad19872f306317b45ff03aeb2a49f6d10" name="ad19872f306317b45ff03aeb2a49f6d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19872f306317b45ff03aeb2a49f6d10">&#9670;&nbsp;</a></span>FORCECMDCRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCECMDCRCERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Force Event for Command CRC Error <br  />
 </p>

</div>
</div>
<a id="a761b84a36d436ae7f618c8042fd082ec" name="a761b84a36d436ae7f618c8042fd082ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761b84a36d436ae7f618c8042fd082ec">&#9670;&nbsp;</a></span>FORCECMDENDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCECMDENDERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Force Event for Command End Bit Error <br  />
 </p>

</div>
</div>
<a id="a95fd07bbe8588d388206acc0ca792073" name="a95fd07bbe8588d388206acc0ca792073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95fd07bbe8588d388206acc0ca792073">&#9670;&nbsp;</a></span>FORCECMDIDXERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCECMDIDXERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Force Event for Command Index Error <br  />
 </p>

</div>
</div>
<a id="ae0e7e77ca132ef13291ec2a2051c33fd" name="ae0e7e77ca132ef13291ec2a2051c33fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e7e77ca132ef13291ec2a2051c33fd">&#9670;&nbsp;</a></span>FORCECMDTOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCECMDTOERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Force Event for Command Timeout Error <br  />
 </p>

</div>
</div>
<a id="ae5fadd6b4eb5f1f48786af183a30ec73" name="ae5fadd6b4eb5f1f48786af183a30ec73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fadd6b4eb5f1f48786af183a30ec73">&#9670;&nbsp;</a></span>FORCECURRLIMITERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCECURRLIMITERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Force Event for Current Limit Error <br  />
 </p>

</div>
</div>
<a id="ae1bc4dfd633b1a15310a7c391b17c7ed" name="ae1bc4dfd633b1a15310a7c391b17c7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bc4dfd633b1a15310a7c391b17c7ed">&#9670;&nbsp;</a></span>FORCEDATACRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEDATACRCERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Force Event for Data CRC Error <br  />
 </p>

</div>
</div>
<a id="a5560d21ba8332c6c61dc8ca104c747bd" name="a5560d21ba8332c6c61dc8ca104c747bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5560d21ba8332c6c61dc8ca104c747bd">&#9670;&nbsp;</a></span>FORCEDATAENDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEDATAENDERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Force Event for Data End Bit Error <br  />
 </p>

</div>
</div>
<a id="a3c4a1cb42942033393cfc645298b602a" name="a3c4a1cb42942033393cfc645298b602a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4a1cb42942033393cfc645298b602a">&#9670;&nbsp;</a></span>FORCEDATATOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEDATATOERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Force Event for Data Timeout Error <br  />
 </p>

</div>
</div>
<a id="a85370f66e70e81c7d46c523a1713675e" name="a85370f66e70e81c7d46c523a1713675e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85370f66e70e81c7d46c523a1713675e">&#9670;&nbsp;</a></span>FREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] This register is used to select the frequency of the SDCLK pin. The frequency is not programmed directly; rather this register holds the divisor of the Base Clock Frequency For SD clock in the capabilities register. Only the following settings are allowed. (1) 8-bit Divided Clock Mode Setting 00h specifies the highest frequency of the SD Clock. When setting multiple bits, the most significant bit is used as the divisor. But multiple bits should not be set. The two default divider values can be calculated b <br  />
 </p>

</div>
</div>
<a id="a45cf49ed4dde07d0945feeeb9e32923e" name="a45cf49ed4dde07d0945feeeb9e32923e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45cf49ed4dde07d0945feeeb9e32923e">&#9670;&nbsp;</a></span>GAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] This bit is valid only in 4-bit mode of the SDIO card and selects a sample point in the interrupt cycle. Setting to 1 enables interrupt detection at the block gap for a multiple block transfer. If the SD card cannot signal an interrupt during a multiple block transfer, this bit should be set to 0. When the HD detects an SD card insertion, it shall set this bit according to the CCCR of the SDIO card. <br  />
 </p>

</div>
</div>
<a id="a50258707cc4ed6a7c1a04d95056c2663" name="a50258707cc4ed6a7c1a04d95056c2663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50258707cc4ed6a7c1a04d95056c2663">&#9670;&nbsp;</a></span>GATESDCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GATESDCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] If this bit is 0, SD_CLK to card will not be gated automatically, when there is no transfer. If this bit set to 1, SD_CLK to card will be gated automatically,when there is no transfer. <br  />
 </p>

</div>
</div>
<a id="ac8e6614930b4a95a83fb0da1a3ccfd65" name="ac8e6614930b4a95a83fb0da1a3ccfd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e6614930b4a95a83fb0da1a3ccfd65">&#9670;&nbsp;</a></span>HIGHSPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HIGHSPEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] This bit indicates whether the HC and the Host System support High Speed mode and they can supply SD Clock frequency from 25Mhz to 50 Mhz (for SD)/ 20MHz to 52MHz (for MMC). <br  />
 </p>

</div>
</div>
<a id="abd165b6a386ad1214491ee10127465ed" name="abd165b6a386ad1214491ee10127465ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd165b6a386ad1214491ee10127465ed">&#9670;&nbsp;</a></span>HISPCLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HISPCLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="ae855817aff7403c9331abf0cd3f28515" name="ae855817aff7403c9331abf0cd3f28515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae855817aff7403c9331abf0cd3f28515">&#9670;&nbsp;</a></span>HISPDRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HISPDRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..14] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="a6573f35371f8471f1a60258c58003fd4" name="a6573f35371f8471f1a60258c58003fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6573f35371f8471f1a60258c58003fd4">&#9670;&nbsp;</a></span>HISPEEDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HISPEEDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit is optional. Before setting this bit, the HD shall check the High Speed Support in the capabilities register. If this bit is set to 0 (default), the HC outputs CMD line and DAT lines at the falling edge of the SD clock (up to 25 MHz/ 20MHz for MMC). If this bit is set to 1, the HC outputs CMD line and DAT lines at the rising edge of the SD clock (up to 50 MHz for SD/52MHz for MMC)/ 208Mhz (for SD3.0) If Preset Value Enable in the Host Control 2 register is set to 1, Host Driver needs to reset SD C <br  />
 </p>

</div>
</div>
<a id="acb8ad4633f7317dffbaaa5fc84267cc4" name="acb8ad4633f7317dffbaaa5fc84267cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8ad4633f7317dffbaaa5fc84267cc4">&#9670;&nbsp;</a></span>HISPSDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HISPSDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="a86d087ffd985bda75cbe6242a0af5dac" name="a86d087ffd985bda75cbe6242a0af5dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d087ffd985bda75cbe6242a0af5dac">&#9670;&nbsp;</a></span>HIWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HIWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This register holds byte address of executing command of the Descriptor table. 32-bit Address Descriptor uses lower 32bit of this register. At the start of ADMA, the Host Driver shall set start address of the Descriptor table. The ADMA increments this register address, which points to next line, when every fetching a Descriptor line. When the ADMA Error Interrupt is generated, this register shall hold valid Descriptor address depending on the ADMA state. The Host Driver shall program Descriptor Table on 32 <br  />
 </p>

</div>
</div>
<a id="a1970dd1e8cf2d913ec367d6e436cfeaf" name="a1970dd1e8cf2d913ec367d6e436cfeaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1970dd1e8cf2d913ec367d6e436cfeaf">&#9670;&nbsp;</a></span>HOSTCTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HOSTCTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Host control 1 <br  />
 </p>

</div>
</div>
<a id="a3d62587a7c68351ca7390232fa49aab5" name="a3d62587a7c68351ca7390232fa49aab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d62587a7c68351ca7390232fa49aab5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HOSTCTRL1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e9f9f3436cffcce1f708e0662b34f29" name="a0e9f9f3436cffcce1f708e0662b34f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e9f9f3436cffcce1f708e0662b34f29">&#9670;&nbsp;</a></span>HOSTSDMABUFSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HOSTSDMABUFSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..12] To perform long DMA transfer, System Address register shall be updated at every system boundary during DMA transfer. These bits specify the size of contiguous buffer in the system memory. The DMA transfer shall wait at the every boundary specified by these fields and the HC generates the DMA Interrupt to request the HD to update the System Address register. These bits shall support when the DMA Support in the Capabilities register is set to 1 and this function is active when the DMA Enable in the Transfer </p>

</div>
</div>
<a id="a72e0210ecdb1139d1242e675713bfcbc" name="a72e0210ecdb1139d1242e675713bfcbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e0210ecdb1139d1242e675713bfcbc">&#9670;&nbsp;</a></span>HSCLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSCLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="ab03c81a4e7e761bb6b638c489045f62a" name="ab03c81a4e7e761bb6b638c489045f62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03c81a4e7e761bb6b638c489045f62a">&#9670;&nbsp;</a></span>HSDRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSDRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..14] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="a8b428c8b8848e560e8ddae80a101ae0d" name="a8b428c8b8848e560e8ddae80a101ae0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b428c8b8848e560e8ddae80a101ae0d">&#9670;&nbsp;</a></span>HSSDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSSDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="adfa189a910b3b725fd6a0c36763024b5" name="adfa189a910b3b725fd6a0c36763024b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa189a910b3b725fd6a0c36763024b5">&#9670;&nbsp;</a></span>HWRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HWRESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Hardware reset signal is generated for eMMC card when this bit is set <br  />
 </p>

</div>
</div>
<a id="a2b1283b5b2b4980ad885f432380dcc83" name="a2b1283b5b2b4980ad885f432380dcc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1283b5b2b4980ad885f432380dcc83">&#9670;&nbsp;</a></span>INTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This status is set if INT_A is enabled and INT_A# pin is in low level. Writing this bit to 1 does not clear this bit. It is cleared by resetting the INT_A interrupt factor <br  />
 </p>

</div>
</div>
<a id="ac2e21956b0eccc0d652e6dd0a085ec02" name="ac2e21956b0eccc0d652e6dd0a085ec02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e21956b0eccc0d652e6dd0a085ec02">&#9670;&nbsp;</a></span>INTAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Interrupt <br  />
 </p>

</div>
</div>
<a id="ad88ff7ad5663a93689163a2917479e42" name="ad88ff7ad5663a93689163a2917479e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad88ff7ad5663a93689163a2917479e42">&#9670;&nbsp;</a></span>INTASTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTASTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] If this bit is set to 0, the Host Controller shall clear the interrupt request to the System. The Host Driver may clear this bit before servicing the INT_A and may set this bit again after all interrupt requests to INT_A pin are cleared to prevent inadvertent interrupts. <br  />
 </p>

</div>
</div>
<a id="ad2f73d0db92ceef0d60ec25d30f0284c" name="ad2f73d0db92ceef0d60ec25d30f0284c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f73d0db92ceef0d60ec25d30f0284c">&#9670;&nbsp;</a></span>INTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This status is set if INT_B is enabled and INT_B# pin is in low level. Writing this bit to 1 does not clear this bit. It is cleared by resetting the INT_B interrupt factor <br  />
 </p>

</div>
</div>
<a id="aedb2650e890f11a3bd77d2422f5b1e01" name="aedb2650e890f11a3bd77d2422f5b1e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb2650e890f11a3bd77d2422f5b1e01">&#9670;&nbsp;</a></span>INTBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Interrupt <br  />
 </p>

</div>
</div>
<a id="a2ae8fbf1cb8010776499f7516fca678f" name="a2ae8fbf1cb8010776499f7516fca678f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae8fbf1cb8010776499f7516fca678f">&#9670;&nbsp;</a></span>INTBSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTBSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] If this bit is set to 0, the Host Controller shall clear the interrupt request to the System. The Host Driver may clear this bit before servicing the INT_B and may set this bit again after all interrupt requests to INT_B pin are cleared to prevent inadvertent interrupts. <br  />
 </p>

</div>
</div>
<a id="a506218631fa62224c47ebdc5c4e80e00" name="a506218631fa62224c47ebdc5c4e80e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506218631fa62224c47ebdc5c4e80e00">&#9670;&nbsp;</a></span>INTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] This status is set if INT_C is enabled and INT_C# pin is in low level. Writing this bit to 1 does not clear this bit. It is cleared by resetting the INT_C interrupt factor <br  />
 </p>

</div>
</div>
<a id="acf848986a793d303e2d4782e3e306011" name="acf848986a793d303e2d4782e3e306011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf848986a793d303e2d4782e3e306011">&#9670;&nbsp;</a></span>INTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Interrupt <br  />
 </p>

</div>
</div>
<a id="af34ecd4f0dea8de070664a4e44b7d139" name="af34ecd4f0dea8de070664a4e44b7d139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34ecd4f0dea8de070664a4e44b7d139">&#9670;&nbsp;</a></span>INTCSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] If this bit is set to 0, the Host Controller shall clear the interrupt request to the System. The Host Driver may clear this bit before servicing the INT_C and may set this bit again after all interrupt requests to INT_C pin are cleared to prevent inadvertent interrupts. Interrupt enable <br  />
 </p>

</div>
</div>
<a id="a0e032b83e023b98f7f6e80628e255b0d" name="a0e032b83e023b98f7f6e80628e255b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e032b83e023b98f7f6e80628e255b0d">&#9670;&nbsp;</a></span>INTENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) Normal interrupt status enable <br  />
 </p>

</div>
</div>
<a id="a186f7d86f946e91cd44b3cf7d23fe640" name="a186f7d86f946e91cd44b3cf7d23fe640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186f7d86f946e91cd44b3cf7d23fe640">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTENABLE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f3be74197ca5c390181dd41a4834f85" name="a9f3be74197ca5c390181dd41a4834f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3be74197ca5c390181dd41a4834f85">&#9670;&nbsp;</a></span>INTSIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000038) Normal interrupt signal enable <br  />
 </p>

</div>
</div>
<a id="a2cfe43c0f651f71f152ffaa5c32bc6e3" name="a2cfe43c0f651f71f152ffaa5c32bc6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfe43c0f651f71f152ffaa5c32bc6e3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSIG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9ef83713851b4e13d9e71a3e8b92772" name="ac9ef83713851b4e13d9e71a3e8b92772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ef83713851b4e13d9e71a3e8b92772">&#9670;&nbsp;</a></span>INTSLOT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSLOT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This status bit indicates the OR of Interrupt signal and Wakeup signal for slot <br  />
 </p>

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Interrupt enable <br  />
 </p>

</div>
</div>
<a id="a9ec97846f756bfd37f6ecf2a1ec9c6be" name="a9ec97846f756bfd37f6ecf2a1ec9c6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec97846f756bfd37f6ecf2a1ec9c6be">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fda8c4b7eb8f4eb1ea630a986932e65" name="a7fda8c4b7eb8f4eb1ea630a986932e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fda8c4b7eb8f4eb1ea630a986932e65">&#9670;&nbsp;</a></span>LEDCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LEDCONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit is used to caution the user not to remove the card while the SD card is being accessed. If the software is going to issue multiple SD commands, this bit can be set during all transactions. It is not necessary to change for each transaction. <br  />
 </p>

</div>
</div>
<a id="a5082d6f658bf94224cdaabf5cfcbb588" name="a5082d6f658bf94224cdaabf5cfcbb588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5082d6f658bf94224cdaabf5cfcbb588">&#9670;&nbsp;</a></span>LOWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This register holds byte address of executing command of the Descriptor table. 32-bit Address Descriptor uses lower 32bit of this register. At the start of ADMA, the Host Driver shall set start address of the Descriptor table. The ADMA increments this register address, which points to next line, when every fetching a Descriptor line. When the ADMA Error Interrupt is generated, this register shall hold valid Descriptor address depending on the ADMA state. The Host Driver shall program Descriptor Table on 32 <br  />
 </p>

</div>
</div>
<a id="ae5f8d88413d45cc3c71ea639dec3a047" name="ae5f8d88413d45cc3c71ea639dec3a047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f8d88413d45cc3c71ea639dec3a047">&#9670;&nbsp;</a></span>MAXBLKLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXBLKLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] This value indicates the maximum block size that the HD can read and write to the buffer in the HC. The buffer shall transfer this block size without wait cycles. Three sizes can be defined as indicated below. <br  />
 </p>

</div>
</div>
<a id="a41e1ccd34c10445521f32071d3236542" name="a41e1ccd34c10445521f32071d3236542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e1ccd34c10445521f32071d3236542">&#9670;&nbsp;</a></span>MAXCURR18V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXCURR18V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Maximum Current for 1.8V. The current value is specified as MAXCURR18V * 4mA. Some example enums follow: <br  />
 </p>

</div>
</div>
<a id="a1deeb46b5c89dfccbe37e1f92d9ebcaa" name="a1deeb46b5c89dfccbe37e1f92d9ebcaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1deeb46b5c89dfccbe37e1f92d9ebcaa">&#9670;&nbsp;</a></span>MAXCURR30V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXCURR30V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] Maximum Current for 3.0V. The current value is specified as MAXCURR18V * 4mA. Some example enums follow: <br  />
 </p>

</div>
</div>
<a id="ad6ef825386d8c71033f940b11fa1c5ae" name="ad6ef825386d8c71033f940b11fa1c5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ef825386d8c71033f940b11fa1c5ae">&#9670;&nbsp;</a></span>MAXCURR33V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXCURR33V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Maximum Current for 3.3V. The current value is specified as MAXCURR18V * 4mA. Some example enums follow: <br  />
 </p>

</div>
</div>
<a id="a6ec2e202b78b8f6428788a319cb3b6dd" name="a6ec2e202b78b8f6428788a319cb3b6dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec2e202b78b8f6428788a319cb3b6dd">&#9670;&nbsp;</a></span>MAXIMUM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXIMUM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000048) Maximum current capabilities <br  />
 </p>

</div>
</div>
<a id="a2eace00678f5918b767e8fe0ca0302e6" name="a2eace00678f5918b767e8fe0ca0302e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eace00678f5918b767e8fe0ca0302e6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MAXIMUM0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab573536800db06032ca4aa3cc2ad2044" name="ab573536800db06032ca4aa3cc2ad2044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab573536800db06032ca4aa3cc2ad2044">&#9670;&nbsp;</a></span>MAXIMUM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXIMUM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000004C) Maximum current capabilities <br  />
 </p>

</div>
</div>
<a id="aa0806cda11ac7da89caa287814e88360" name="aa0806cda11ac7da89caa287814e88360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0806cda11ac7da89caa287814e88360">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MAXIMUM1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e08527316ecb5810511f5ffca5746aa" name="a2e08527316ecb5810511f5ffca5746aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e08527316ecb5810511f5ffca5746aa">&#9670;&nbsp;</a></span>NOTAUTOCMD12ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NOTAUTOCMD12ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Setting this bit to 1 means CMD_wo_DAT is not executed due to an Auto CMD12 error (D04 - D01) in this register. This bit is set to 0 when Auto CMD Error is generated by Auto CMD23 <br  />
 </p>

</div>
</div>
<a id="a0892d791bd4624d7c2d485e20eea67e4" name="a0892d791bd4624d7c2d485e20eea67e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0892d791bd4624d7c2d485e20eea67e4">&#9670;&nbsp;</a></span>PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRESENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) Present state <br  />
 </p>

</div>
</div>
<a id="a5231af421fa1b9658c32e5d3db86a2a8" name="a5231af421fa1b9658c32e5d3db86a2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5231af421fa1b9658c32e5d3db86a2a8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PRESENT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc3aef8145bfc991782b1b064a3433ef" name="abc3aef8145bfc991782b1b064a3433ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3aef8145bfc991782b1b064a3433ef">&#9670;&nbsp;</a></span>PRESET0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRESET0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) Preset Value initialization and default speed <br  />
 </p>

</div>
</div>
<a id="a05fb85597fe1b6867dc850ca03966116" name="a05fb85597fe1b6867dc850ca03966116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05fb85597fe1b6867dc850ca03966116">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PRESET0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27ea7a71f233e22b93ebc7239884a733" name="a27ea7a71f233e22b93ebc7239884a733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ea7a71f233e22b93ebc7239884a733">&#9670;&nbsp;</a></span>PRESET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRESET1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000064) Preset Value for high speed and SDR12 <br  />
 </p>

</div>
</div>
<a id="a78e9f5a119bc65201612ec9ba9102a11" name="a78e9f5a119bc65201612ec9ba9102a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e9f5a119bc65201612ec9ba9102a11">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PRESET1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa04b711508a7764b518c5a94f3ec0c1e" name="aa04b711508a7764b518c5a94f3ec0c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04b711508a7764b518c5a94f3ec0c1e">&#9670;&nbsp;</a></span>PRESET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRESET2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000068) Preset Value for SDR25 and SDR50 <br  />
 </p>

</div>
</div>
<a id="a6533137956a4c34aa14aa0652c72ac92" name="a6533137956a4c34aa14aa0652c72ac92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6533137956a4c34aa14aa0652c72ac92">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PRESET2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec45e03bf3e2f46aea3fe1e0271701ed" name="aec45e03bf3e2f46aea3fe1e0271701ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec45e03bf3e2f46aea3fe1e0271701ed">&#9670;&nbsp;</a></span>PRESET3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRESET3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000006C) Preset Value for SDR104 and DDR50 <br  />
 </p>

</div>
</div>
<a id="a80c18d54c4cb645a60b2c965cfe4ab0c" name="a80c18d54c4cb645a60b2c965cfe4ab0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c18d54c4cb645a60b2c965cfe4ab0c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PRESET3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac399fbe7035faa205903f7f54ff32d7d" name="ac399fbe7035faa205903f7f54ff32d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac399fbe7035faa205903f7f54ff32d7d">&#9670;&nbsp;</a></span>PRESETEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRESETEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Host Controller Version 3.00 supports this bit. As the operating SDCLK frequency and I/O driver strength depend on the Host System implementation, it is difficult to determine these parameters in the Standard Host Driver. When Preset Value Enable is set to automatic. This bit enables the functions defined in the Preset Value registers. If this bit is set to 0, SDCLK Frequency Select, Clock Generator Select in the Clock Control register and Driver Strength Select in Host Control 2 register are set by Host D <br  />
 </p>

</div>
</div>
<a id="aa571a667efde5d920edef716f1308541" name="aa571a667efde5d920edef716f1308541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa571a667efde5d920edef716f1308541">&#9670;&nbsp;</a></span>RDXFERACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDXFERACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This status is used for detecting completion of a read transfer. This bit is set to 1 for either of the following conditions: After the end bit of the read command When writing a 1 to continue Request in the Block Gap Control register to restart a read transfer This bit is cleared to 0 for either of the following conditions: When the last data block as specified by block length is transferred to the system. When all valid data blocks have been transferred to the system and no current block transfers are be <br  />
 </p>

</div>
</div>
<a id="aef362b3c4daa8352d84acecd85094352" name="aef362b3c4daa8352d84acecd85094352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef362b3c4daa8352d84acecd85094352">&#9670;&nbsp;</a></span>READWAITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t READWAITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] The read wait function is optional for SDIO cards. If the card supports read wait, set this bit to enable use of the read wait protocol to stop read data using DAT[2] line. Otherwise the HC has to stop the SD clock to hold read data, which restricts commands generation. When the HD detects an SD card insertion, it shall set this bit according to the CCCR of the SDIO card. If the card does not support read wait, this bit shall never be set to 1 otherwise DAT line conflict may occur. If this bit is set to 0, <br  />
 </p>

</div>
</div>
<a id="aa3e4fbe32cad58fba99ae8cc009fbb09" name="aa3e4fbe32cad58fba99ae8cc009fbb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e4fbe32cad58fba99ae8cc009fbb09">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3446a945404b5cb7bb23a26cee2ee3f4" name="a3446a945404b5cb7bb23a26cee2ee3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3446a945404b5cb7bb23a26cee2ee3f4">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd00b37af1a94ea9a1f53a609f6ad45b" name="acd00b37af1a94ea9a1f53a609f6ad45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd00b37af1a94ea9a1f53a609f6ad45b">&#9670;&nbsp;</a></span>RESPONSE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESPONSE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) Response0 <br  />
 </p>

</div>
</div>
<a id="a96e0ebafd091f96723c3c2f13d195411" name="a96e0ebafd091f96723c3c2f13d195411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e0ebafd091f96723c3c2f13d195411">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RESPONSE0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06eb9f34b4a80c2f2c93b8d409b4e3e5" name="a06eb9f34b4a80c2f2c93b8d409b4e3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06eb9f34b4a80c2f2c93b8d409b4e3e5">&#9670;&nbsp;</a></span>RESPONSE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESPONSE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) Response1 <br  />
 </p>

</div>
</div>
<a id="a6e907bb0dd8b2eae0d69a8f2db33af50" name="a6e907bb0dd8b2eae0d69a8f2db33af50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e907bb0dd8b2eae0d69a8f2db33af50">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RESPONSE1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc8414b7b4a8995378f9b1df30c2276f" name="abc8414b7b4a8995378f9b1df30c2276f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8414b7b4a8995378f9b1df30c2276f">&#9670;&nbsp;</a></span>RESPONSE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESPONSE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Response2 <br  />
 </p>

</div>
</div>
<a id="a374527ff251f739883d2962c492b3751" name="a374527ff251f739883d2962c492b3751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374527ff251f739883d2962c492b3751">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RESPONSE2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4378c92ecf31b8e522607c9b0e333e2c" name="a4378c92ecf31b8e522607c9b0e333e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4378c92ecf31b8e522607c9b0e333e2c">&#9670;&nbsp;</a></span>RESPONSE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESPONSE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) Response3 <br  />
 </p>

</div>
</div>
<a id="a7e25bcd07087decddf07fcf1910bef31" name="a7e25bcd07087decddf07fcf1910bef31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e25bcd07087decddf07fcf1910bef31">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RESPONSE3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98fc2a289687738e739286c19a004d0b" name="a98fc2a289687738e739286c19a004d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98fc2a289687738e739286c19a004d0b">&#9670;&nbsp;</a></span>RESPTYPESEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESPTYPESEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Response Type Select <br  />
 </p>

</div>
</div>
<a id="ab263f7bc32a539c93420739e7eb1d869" name="ab263f7bc32a539c93420739e7eb1d869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab263f7bc32a539c93420739e7eb1d869">&#9670;&nbsp;</a></span>RETUNEEVENTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RETUNEEVENTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Interrupt signal enable <br  />
 </p>

</div>
</div>
<a id="a08cbf5bfe0b8f7b08bedf2e08e40fc90" name="a08cbf5bfe0b8f7b08bedf2e08e40fc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cbf5bfe0b8f7b08bedf2e08e40fc90">&#9670;&nbsp;</a></span>RETUNINGEVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RETUNINGEVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] This status is set if Re-Tuning Request in the Present State register changes from 0 to 1. Host Controller requests Host Driver to perform re-tuning for next data transfer. Current data transfer (not large block count) can be completed without re-tuning. <br  />
 </p>

</div>
</div>
<a id="abff4409510e354b1e79f270c845115c3" name="abff4409510e354b1e79f270c845115c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abff4409510e354b1e79f270c845115c3">&#9670;&nbsp;</a></span>RETUNINGEVENTSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RETUNINGEVENTSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Interrupt <br  />
 </p>

</div>
</div>
<a id="a2189b6a901f9d01c5470c9706b88abde" name="a2189b6a901f9d01c5470c9706b88abde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2189b6a901f9d01c5470c9706b88abde">&#9670;&nbsp;</a></span>RETUNINGMODES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RETUNINGMODES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..14] This field defines the re-tuning capability of a Host Controller and how to manage the data transfer length and a Re-Tuning Timer by the Host Driver There are two re-tuning timings: Re-Tuning Request and expiration of a Re-Tuning Timer. By receiving either timing, the Host Driver executes the re-tuning procedure just before a next command issue <br  />
 </p>

</div>
</div>
<a id="a7b92562d1eae1c9dfd56a3bd3b3c2fee" name="a7b92562d1eae1c9dfd56a3bd3b3c2fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b92562d1eae1c9dfd56a3bd3b3c2fee">&#9670;&nbsp;</a></span>RETUNINGREQUEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RETUNINGREQUEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Re-Tuning Request Host Controller may request Host Driver to execute re-tuning sequence by setting this bit when the data window is shifted by temperature drift and a tuned sampling point does not have a good margin to receive correct data. This bit is cleared when a command is issued with setting Execute Tuning in the Host Control 2 register. Changing of this bit from 0 to 1 generates Re-Tuning Event. Refer to Normal Interrupt registers for more detail. This bit isn't set to 1 if Sampling Clock Select in <br  />
 </p>

</div>
</div>
<a id="a7e91f2203d059b3c6d4bb003179578d9" name="a7e91f2203d059b3c6d4bb003179578d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e91f2203d059b3c6d4bb003179578d9">&#9670;&nbsp;</a></span>RETUNINGTMRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RETUNINGTMRCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] This field indicates an initial value of the Re-Tuning Timer for Re-Tuning Mode 1 to 3. 0h - Get information via other source. <br  />
 </p>

</div>
</div>
<a id="aaaeb252e0d695e751b75015f2023ef66" name="aaaeb252e0d695e751b75015f2023ef66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaeb252e0d695e751b75015f2023ef66">&#9670;&nbsp;</a></span>SAMPLCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SAMPLCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] This bit is set by tuning procedure when Execute Tuning is cleared. Writing 1 to this bit is meaningless and ignored. Setting 1 means that tuning is completed successfully and setting 0 means that tuning is failed. Host Controller uses this bit to select sampling clock to receive CMD and DAT. This bit is cleared by writing 0. Change of this bit is not allowed while the Host Controller is receiving response or a read data block. <br  />
 </p>

</div>
</div>
<a id="a0d7e01949faa6bac8920eead75170354" name="a0d7e01949faa6bac8920eead75170354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7e01949faa6bac8920eead75170354">&#9670;&nbsp;</a></span>SDBUSPOWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDBUSPOWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Before setting this bit, the SD host driver shall set SD Bus Voltage Select. If the HC detects the No Card State, this bit shall be cleared. <br  />
 </p>

</div>
</div>
<a id="a5552664a462afca94af31679051f8742" name="a5552664a462afca94af31679051f8742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5552664a462afca94af31679051f8742">&#9670;&nbsp;</a></span>SDCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] The HC shall stop SDCLK when writing this bit to 0. SDCLK frequency Select can be changed when this bit is 0. Then, the HC shall maintain the same clock frequency until SDCLK is stopped (Stop at SDCLK = 0). If the HC detects the No Card state, this bit shall be cleared. <br  />
 </p>

</div>
</div>
<a id="ac016495066b403cd0f638757c07a5ea7" name="ac016495066b403cd0f638757c07a5ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac016495066b403cd0f638757c07a5ea7">&#9670;&nbsp;</a></span>SDCLKFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDCLKFREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] 6-bit Base Clock Frequency This mode is supported by the Host Controller Version 1.00 and 2.00. Upper 2-bit is not effective and always 0. Unit values are 1MHz. The supported clock range is 10MHz to 63MHz. 11xx xxxxb Not supported 0011 1111b 63MHz 0000 0010b 2MHz 0000 0001b 1MHz 0000 0000b Get information via another method (2) 8-bit Base Clock Frequency This mode is supported by the Host Controller Version 3.00.Unit values are 1MHz. The supported clock range is 10MHz to 255MHz. FFh 255MHz 02h 2MHz 01h 1MH <br  />
 </p>

</div>
</div>
<a id="aa4e2102f07a834e0ea64ab7807860620" name="aa4e2102f07a834e0ea64ab7807860620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e2102f07a834e0ea64ab7807860620">&#9670;&nbsp;</a></span>SDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) SDMA system address <br  />
</p>
<p >[22..22] This bit indicates whether the HC is capable of using DMA to transfer data between system memory and the HC directly. <br  />
 </p>

</div>
</div>
<a id="a4128ac6c3d5262b2e8fbcd8ec18b6451" name="a4128ac6c3d5262b2e8fbcd8ec18b6451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4128ac6c3d5262b2e8fbcd8ec18b6451">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SDMA_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48e8cc794251ba8e11b884c59c64b267" name="a48e8cc794251ba8e11b884c59c64b267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e8cc794251ba8e11b884c59c64b267">&#9670;&nbsp;</a></span>SDMASYSTEMADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDMASYSTEMADDRESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This register contains the physical system memory address used for DMA transfers or the second argument for the Auto CMD23. (1) SDMA System Address This register contains the system memory address for a SDMA transfer. When the Host Controller stops a SDMA transfer, this register shall point to the system address of the next contiguous data position. It can be accessed only if no transaction is executing (i.e., after a transaction has stopped). Read operations during transfers may return an invalid value. T <br  />
 </p>

</div>
</div>
<a id="a910f1cca8785afed428914f19ae12755" name="a910f1cca8785afed428914f19ae12755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910f1cca8785afed428914f19ae12755">&#9670;&nbsp;</a></span>SDR104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] 1- SDR104 is Supported <br  />
 </p>

</div>
</div>
<a id="a11674166b9b1f58516e7c2603d2225c8" name="a11674166b9b1f58516e7c2603d2225c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11674166b9b1f58516e7c2603d2225c8">&#9670;&nbsp;</a></span>SDR104CLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR104CLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="af415dfeee6817adea776360f812093a7" name="af415dfeee6817adea776360f812093a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af415dfeee6817adea776360f812093a7">&#9670;&nbsp;</a></span>SDR104DRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR104DRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..14] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="aa5484325af29c98c3a808a8cacdcb018" name="aa5484325af29c98c3a808a8cacdcb018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5484325af29c98c3a808a8cacdcb018">&#9670;&nbsp;</a></span>SDR104SDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR104SDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="ac4d49e90aa489a46b8b966f8fe9c3d14" name="ac4d49e90aa489a46b8b966f8fe9c3d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d49e90aa489a46b8b966f8fe9c3d14">&#9670;&nbsp;</a></span>SDR12CLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR12CLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="af07fd5d80acd1d2545446af168a40a67" name="af07fd5d80acd1d2545446af168a40a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07fd5d80acd1d2545446af168a40a67">&#9670;&nbsp;</a></span>SDR12DRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR12DRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..30] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="a115dff3c34284d535e3ff0606d3dd41d" name="a115dff3c34284d535e3ff0606d3dd41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115dff3c34284d535e3ff0606d3dd41d">&#9670;&nbsp;</a></span>SDR12SDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR12SDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..16] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="a5e089e519c020cd4f83a6c07f57cfc07" name="a5e089e519c020cd4f83a6c07f57cfc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e089e519c020cd4f83a6c07f57cfc07">&#9670;&nbsp;</a></span>SDR25CLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR25CLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="ada1a1ae893a3d355111c053d1574fc66" name="ada1a1ae893a3d355111c053d1574fc66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1a1ae893a3d355111c053d1574fc66">&#9670;&nbsp;</a></span>SDR25DRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR25DRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..14] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="ae2a9de3a0068cc3d46ce005f343a0356" name="ae2a9de3a0068cc3d46ce005f343a0356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a9de3a0068cc3d46ce005f343a0356">&#9670;&nbsp;</a></span>SDR25SDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR25SDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="a8f4d771aec18bd0aa37fd6849bcba624" name="a8f4d771aec18bd0aa37fd6849bcba624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4d771aec18bd0aa37fd6849bcba624">&#9670;&nbsp;</a></span>SDR50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] 1- SDR50 is Supported <br  />
 </p>

</div>
</div>
<a id="a5480d2cf35f55fd8bf33b26cd63377d3" name="a5480d2cf35f55fd8bf33b26cd63377d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5480d2cf35f55fd8bf33b26cd63377d3">&#9670;&nbsp;</a></span>SDR50CLKGENSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR50CLKGENSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] This bit is effective when Host Controller supports programmable clock generator. <br  />
 </p>

</div>
</div>
<a id="ac4d3cb2c9003547a971fe0bd9f261dc7" name="ac4d3cb2c9003547a971fe0bd9f261dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d3cb2c9003547a971fe0bd9f261dc7">&#9670;&nbsp;</a></span>SDR50DRVRSTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR50DRVRSTRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..30] Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. <br  />
 </p>

</div>
</div>
<a id="a4748c1f0f71f4e6b2dabdfc5faaccfcb" name="a4748c1f0f71f4e6b2dabdfc5faaccfcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4748c1f0f71f4e6b2dabdfc5faaccfcb">&#9670;&nbsp;</a></span>SDR50SDCLKFREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDR50SDCLKFREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..16] 10 bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system. When Host Controller supports shared bus, a set of Preset Value registers for each device required and the registers location are duplicated to the offset 06Fh-060h. A set of Preset Value registers can be accessible by selecting Clock Pin Select in the Shared Bus Control register <br  />
 </p>

</div>
</div>
<a id="a6c78ded8a9444c2f5d7785793c79185b" name="a6c78ded8a9444c2f5d7785793c79185b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c78ded8a9444c2f5d7785793c79185b">&#9670;&nbsp;</a></span>SIGNALVOLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIGNALVOLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] This bit controls voltage regulator for I/O cell. 3.3V is supplied to the card regardless of signaling voltage. Setting this bit from 0 to 1 starts changing signal voltage from 3.3V to 1.8V. 1.8V regulator output shall be stable within 5ms. Host Controller clears this bit if switching to 1.8V signaling fails. Clearing this bit from 1 to 0 starts changing signal voltage from 1.8V to 3.3V. 3.3V regulator output shall be stable within 5ms. Host Driver can set this bit to 1 when Host Controller supports 1.8V s <br  />
 </p>

</div>
</div>
<a id="a075e45fda55a44420a9fe9f1e2e56924" name="a075e45fda55a44420a9fe9f1e2e56924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075e45fda55a44420a9fe9f1e2e56924">&#9670;&nbsp;</a></span>SLOTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLOTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000FC) Slot interrupt status <br  />
 </p>

</div>
</div>
<a id="a17dcab3a50cbb656aec5c3fce75f9ed7" name="a17dcab3a50cbb656aec5c3fce75f9ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dcab3a50cbb656aec5c3fce75f9ed7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SLOTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af20bc7eee439fe507d86981346c580df" name="af20bc7eee439fe507d86981346c580df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af20bc7eee439fe507d86981346c580df">&#9670;&nbsp;</a></span>SLOTTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLOTTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..30] This field indicates usage of a slot by a specific Host System. (A host controller register set is defined per slot.) Embedded slot for one device (01b) means that only one non-removable device is connected to a SD bus slot. Shared Bus Slot (10b) can be set if Host Controller supports Shared Bus Control register. The Standard Host Driver controls only a removable card or one embedded device is connected to a SD bus slot. If a slot is configured for shared bus (10b), the Standard Host Driver does not contro <br  />
 </p>

</div>
</div>
<a id="a31ebe82f834c42ac5fc581669a1a7d15" name="a31ebe82f834c42ac5fc581669a1a7d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ebe82f834c42ac5fc581669a1a7d15">&#9670;&nbsp;</a></span>SPECVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPECVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] The Host Controller Version Number is set to 0x02 (SD Host Specification Version 3.00). <br  />
 </p>

</div>
</div>
<a id="a2023bd224c857d63cc5d32ec02c6f2ec" name="a2023bd224c857d63cc5d32ec02c6f2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2023bd224c857d63cc5d32ec02c6f2ec">&#9670;&nbsp;</a></span>SPIBLOCKMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPIBLOCKMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Spi block mode <br  />
 </p>

</div>
</div>
<a id="ac0d1c754e58bd415a276f27b3b20513e" name="ac0d1c754e58bd415a276f27b3b20513e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d1c754e58bd415a276f27b3b20513e">&#9670;&nbsp;</a></span>SPIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPIMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] SPI mode enable bit. <br  />
</p>
<p >[24..24] Spi mode <br  />
 </p>

</div>
</div>
<a id="a74183f41a9044ab66baec8af841ef499" name="a74183f41a9044ab66baec8af841ef499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74183f41a9044ab66baec8af841ef499">&#9670;&nbsp;</a></span>STARTTUNING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STARTTUNING</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] This bit is set to 1 to start tuning procedure and automatically cleared when tuning procedure is completed. The result of tuning is indicated to Sampling Clock Select. Tuning procedure is aborted by writing 0 for more detail about tuning procedure. <br  />
 </p>

</div>
</div>
<a id="a5b1c669d3f725729b5654aaa0461ceb9" name="a5b1c669d3f725729b5654aaa0461ceb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1c669d3f725729b5654aaa0461ceb9">&#9670;&nbsp;</a></span>STOPATBLOCKGAPREQUEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STOPATBLOCKGAPREQUEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] This bit is used to stop executing a transaction at the next block gap for non- DMA,SDMA and ADMA transfers. Until the transfer complete is set to 1, indicating a transfer completion the HD shall leave this bit set to 1. Clearing both the Stop At Block Gap Request and Continue Request shall not cause the transaction to restart. Read Wait is used to stop the read transaction at the block gap. The HC shall honour Stop At Block Gap Request for write transfers, but for read transfers it requires that the SD ca <br  />
 </p>

</div>
</div>
<a id="a7a595d5f9fac49d11b6bda5160b8e7e6" name="a7a595d5f9fac49d11b6bda5160b8e7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a595d5f9fac49d11b6bda5160b8e7e6">&#9670;&nbsp;</a></span>SUSPRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SUSPRES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] This bit indicates whether the HC supports Suspend / Resume functionality. If this bit is 0, the Suspend and Resume mechanism are not supported and the HD shall not issue either Suspend / Resume commands. <br  />
 </p>

</div>
</div>
<a id="a3f96faf0cff6403226cdcff164952b5f" name="a3f96faf0cff6403226cdcff164952b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f96faf0cff6403226cdcff164952b5f">&#9670;&nbsp;</a></span>SWRSTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWRSTALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] This reset affects the entire HC except for the card detection circuit. Register bits of type ROC, RW, RW1C, RWAC are cleared to 0. During its initialization, the HD shall set this bit to 1 to reset the HC. The HC shall reset this bit to 0 when capabilities registers are valid and the HD can read them. Additional use of Software Reset For All may not affect the value of the Capabilities registers. If this bit is set to 1, the SD card shall reset itself and must be re initialized by the HD. A reset pulse is <br  />
 </p>

</div>
</div>
<a id="ab1d7885bcf577b0afc370526941634af" name="ab1d7885bcf577b0afc370526941634af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d7885bcf577b0afc370526941634af">&#9670;&nbsp;</a></span>SWRSTCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWRSTCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Only part of command circuit is reset. The following registers and bits are cleared by this bit: Present State register Command Inhibit (CMD) Normal Interrupt Status register Command Complete <br  />
 </p>

</div>
</div>
<a id="a5097d5053e241616237e155ddcbf97d0" name="a5097d5053e241616237e155ddcbf97d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5097d5053e241616237e155ddcbf97d0">&#9670;&nbsp;</a></span>SWRSTDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWRSTDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Only part of data circuit is reset. The following registers and bits are cleared by this bit: Buffer Data Port Register Buffer is cleared and Initialized. Present State register Buffer read Enable Buffer write Enable Read Transfer Active Write Transfer Active DAT Line Active Command Inhibit (DAT) Block Gap Control register Continue Request Stop At Block Gap Request Normal Interrupt Status register Buffer Read Ready Buffer Write Ready Block Gap Event Transfer Complete <br  />
 </p>

</div>
</div>
<a id="a07807125fcad5d22d9efaf4e3bd15378" name="a07807125fcad5d22d9efaf4e3bd15378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07807125fcad5d22d9efaf4e3bd15378">&#9670;&nbsp;</a></span>SYSBUS64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SYSBUS64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Desc <br  />
 </p>

</div>
</div>
<a id="a0f25beeb59628b421959ab327f5b026e" name="a0f25beeb59628b421959ab327f5b026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f25beeb59628b421959ab327f5b026e">&#9670;&nbsp;</a></span>TESTLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TESTLEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This bit is enabled while the Card Detect Signal Selection is set to 1 and it indicates card inserted or not. Generates (card ins or card removal) interrupt when the normal int sts enable bit is set. <br  />
 </p>

</div>
</div>
<a id="abb7b3af604a69ba807b6ed71028a3217" name="abb7b3af604a69ba807b6ed71028a3217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7b3af604a69ba807b6ed71028a3217">&#9670;&nbsp;</a></span>TGTRESPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TGTRESPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Interrupt <br  />
 </p>

</div>
</div>
<a id="a41e85bf0cb0b69176653bd6e60572ee3" name="a41e85bf0cb0b69176653bd6e60572ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e85bf0cb0b69176653bd6e60572ee3">&#9670;&nbsp;</a></span>TGTRESPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TGTRESPERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Occurs when detecting error in aximst_bresp or aximst_rresp <br  />
 </p>

</div>
</div>
<a id="aa13a03b63c318d897541d8da7e6b9b0b" name="aa13a03b63c318d897541d8da7e6b9b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13a03b63c318d897541d8da7e6b9b0b">&#9670;&nbsp;</a></span>TGTRESPERRHOSTERRSTATEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TGTRESPERRHOSTERRSTATEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Desc <br  />
 </p>

</div>
</div>
<a id="aad2b411fde198050e4d9ad90a95e4e24" name="aad2b411fde198050e4d9ad90a95e4e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2b411fde198050e4d9ad90a95e4e24">&#9670;&nbsp;</a></span>TIMEOUTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TIMEOUTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] This value determines the interval by which DAT line time-outs are detected. Refer to the Data Time-out Error in the Error Interrupt Status register for information on factors that dictate time-out generation. Time-out clock frequency will be generated by dividing the sdclockTMCLK by this value. When setting this register, prevent inadvertent time-out events by clearing the Data Time-out Error Status Enable (in the Error Interrupt Status Enable register) At the initialization of the HC, the HD shall set th <br  />
 </p>

</div>
</div>
<a id="a28ff50daadd922b60d0ad667d0c57327" name="a28ff50daadd922b60d0ad667d0c57327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ff50daadd922b60d0ad667d0c57327">&#9670;&nbsp;</a></span>TOCLKFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOCLKFREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] This bit shows the base clock frequency used to detect Data Timeout Error. Not 0 - 1Khz to 63Khz or 1Mhz to 63Mhz Note: The Host System shall support at least one of these voltages above. The HD sets the SD Bus Voltage Select in Power Control register according to these support bits. If multiple voltages are supported, select the usable lower voltage by comparing the OCR value from the card. These registers indicate maximum current capability for each voltage. The value is meaningful if Voltage Support is </p>

</div>
</div>
<a id="ad3cfadee2e5df78b071d185dc259a9f1" name="ad3cfadee2e5df78b071d185dc259a9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3cfadee2e5df78b071d185dc259a9f1">&#9670;&nbsp;</a></span>TOCLKUNIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOCLKUNIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit shows the unit of base clock frequency used to detect Data Timeout Error. <br  />
 </p>

</div>
</div>
<a id="ad0da6a3dd981027f1736808adfa4a3a3" name="ad0da6a3dd981027f1736808adfa4a3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0da6a3dd981027f1736808adfa4a3a3">&#9670;&nbsp;</a></span>TRANSFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRANSFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Transfer mode <br  />
 </p>

</div>
</div>
<a id="a1197d6c7bcdbe92b8adb372398913a03" name="a1197d6c7bcdbe92b8adb372398913a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1197d6c7bcdbe92b8adb372398913a03">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TRANSFER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c0460542677a52d9da65c07afd90db0" name="a3c0460542677a52d9da65c07afd90db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0460542677a52d9da65c07afd90db0">&#9670;&nbsp;</a></span>TRANSFERBLOCKSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRANSFERBLOCKSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] This register specifies the block size for block data transfers for CMD17, CMD18, CMD24, CMD25, and CMD53. It can be accessed only if no transaction is executing (i.e after a transaction has stopped). Read operations during transfer return an invalid value and write operations shall be ignored. <br  />
 </p>

</div>
</div>
<a id="ac87dd90706b60a1154b13d52de9fb0ac" name="ac87dd90706b60a1154b13d52de9fb0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87dd90706b60a1154b13d52de9fb0ac">&#9670;&nbsp;</a></span>TRANSFERCOMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRANSFERCOMPLETE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit is set when a read / write transaction is completed. Read Transaction: This bit is set at the falling edge of Read Transfer Active Status. There are two cases in which the Interrupt is generated. The first is when a data transfer is completed as specified by data length (After the last data has been read to the Host System). The second is when data has stopped at the block gap and completed the data transfer by setting the Stop At Block Gap Request in the Block Gap Control Register (After valid da <br  />
 </p>

</div>
</div>
<a id="afeb3c34283682b1f82463ac08baabf6a" name="afeb3c34283682b1f82463ac08baabf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb3c34283682b1f82463ac08baabf6a">&#9670;&nbsp;</a></span>TRANSFERCOMPLETESTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRANSFERCOMPLETESTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Description <br  />
 </p>

</div>
</div>
<a id="a35b69d3bed5b5cafe83934e62df551f3" name="a35b69d3bed5b5cafe83934e62df551f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b69d3bed5b5cafe83934e62df551f3">&#9670;&nbsp;</a></span>TUNINGERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TUNINGERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Desc <br  />
 </p>

</div>
</div>
<a id="accb7d46eb51376a785ea8daaa0603f75" name="accb7d46eb51376a785ea8daaa0603f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb7d46eb51376a785ea8daaa0603f75">&#9670;&nbsp;</a></span>TUNINGERRORSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TUNINGERRORSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] enable <br  />
 </p>

</div>
</div>
<a id="ae66079f0b947c78bee1f0db889fe9d36" name="ae66079f0b947c78bee1f0db889fe9d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66079f0b947c78bee1f0db889fe9d36">&#9670;&nbsp;</a></span>TUNINGSDR50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TUNINGSDR50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] If this bit is set to 1, this Host Controller requires tuning to operate SDR50. (Tuning is always required to operate SDR104.) <br  />
 </p>

</div>
</div>
<a id="a12fef36962297a33de5b688df9f96a73" name="a12fef36962297a33de5b688df9f96a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fef36962297a33de5b688df9f96a73">&#9670;&nbsp;</a></span>TYPEA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TYPEA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit indicates support of Driver Type A for 1.8 Signaling. <br  />
 </p>

</div>
</div>
<a id="aebe8046a49de39b228af60dc036543b1" name="aebe8046a49de39b228af60dc036543b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe8046a49de39b228af60dc036543b1">&#9670;&nbsp;</a></span>TYPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TYPEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit indicates support of Driver Type C for 1.8 Signaling. <br  />
 </p>

</div>
</div>
<a id="ac068f616366d0142b68c7acb4368948a" name="ac068f616366d0142b68c7acb4368948a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac068f616366d0142b68c7acb4368948a">&#9670;&nbsp;</a></span>TYPED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TYPED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Reserved This bit indicates support of Driver Type D for 1.8 Signaling. <br  />
 </p>

</div>
</div>
<a id="a22c44378d3ace1583e151110c86e8cc8" name="a22c44378d3ace1583e151110c86e8cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c44378d3ace1583e151110c86e8cc8">&#9670;&nbsp;</a></span>UHSMODESEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UHSMODESEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..16] This field is used to select one of UHS-I modes and effective when 1.8V Signaling Enable is set to 1. If Preset Value Enable in the Host Control 2 register is set to 1, Host Controller sets SDCLK Frequency Select, Clock Generator Select in the Clock Control register and Driver Strength Select according to Preset Value registers. In this case, one of preset value registers is selected by this field. Host Driver needs to reset SD Clock Enable before changing this field to avoid generating clock glitch. After <br  />
 </p>

</div>
</div>
<a id="a184bfc7f5c414c9744c37ad44bbd2b5b" name="a184bfc7f5c414c9744c37ad44bbd2b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184bfc7f5c414c9744c37ad44bbd2b5b">&#9670;&nbsp;</a></span>UPRCLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UPRCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Bit 07-06 is assigned to bit 09-08 of clock divider in SDCLK Frequency Select <br  />
 </p>

</div>
</div>
<a id="a9ff925914995601a71837a12b97f775d" name="a9ff925914995601a71837a12b97f775d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff925914995601a71837a12b97f775d">&#9670;&nbsp;</a></span>VENDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VENDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000078) Vendor <br  />
 </p>

</div>
</div>
<a id="a3b25bdaa7822ba081d0891f52bf3e4a4" name="a3b25bdaa7822ba081d0891f52bf3e4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b25bdaa7822ba081d0891f52bf3e4a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VENDOR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f7cf279bfc807e2de441dc87afcbf5" name="ac5f7cf279bfc807e2de441dc87afcbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f7cf279bfc807e2de441dc87afcbf5">&#9670;&nbsp;</a></span>VENDORSPECIFICERRORSTATUSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VENDORSPECIFICERRORSTATUSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..29] Vendor-specific error status enable. <br  />
 </p>

</div>
</div>
<a id="a53f70c20947e880b9a63cec5c2b28392" name="a53f70c20947e880b9a63cec5c2b28392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f70c20947e880b9a63cec5c2b28392">&#9670;&nbsp;</a></span>VENDORVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VENDORVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] The Vendor Version Number is set to 0x10 (1.0) <br  />
 </p>

</div>
</div>
<a id="a2b5a8904862c18675f18e34c05c79075" name="a2b5a8904862c18675f18e34c05c79075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5a8904862c18675f18e34c05c79075">&#9670;&nbsp;</a></span>VNDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VNDERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..29] VNDERREN field description needed here. <br  />
 </p>

</div>
</div>
<a id="a2cdaac52bd7dae6aee6f4cd2482e6164" name="a2cdaac52bd7dae6aee6f4cd2482e6164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdaac52bd7dae6aee6f4cd2482e6164">&#9670;&nbsp;</a></span>VNDERRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VNDERRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..29] Vendor specific error status. <br  />
 </p>

</div>
</div>
<a id="a419df1e8da83e93d80b1b06f3f601650" name="a419df1e8da83e93d80b1b06f3f601650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419df1e8da83e93d80b1b06f3f601650">&#9670;&nbsp;</a></span>VOLT18V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VOLT18V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Voltage support 1.8v <br  />
 </p>

</div>
</div>
<a id="a5ee1540a33ebe3f4002abb8593364584" name="a5ee1540a33ebe3f4002abb8593364584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee1540a33ebe3f4002abb8593364584">&#9670;&nbsp;</a></span>VOLT30V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VOLT30V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Voltage support 3.0v <br  />
 </p>

</div>
</div>
<a id="a560701de3ba1a2aaa88c5c3615c577e3" name="a560701de3ba1a2aaa88c5c3615c577e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560701de3ba1a2aaa88c5c3615c577e3">&#9670;&nbsp;</a></span>VOLT33V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VOLT33V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Desc <br  />
 </p>

</div>
</div>
<a id="ac5abfd2ef8e6bb3d90f1ce86e96baa07" name="ac5abfd2ef8e6bb3d90f1ce86e96baa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5abfd2ef8e6bb3d90f1ce86e96baa07">&#9670;&nbsp;</a></span>VOLTSELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VOLTSELECT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..9] By setting these bits, the HD selects the voltage level for the SD card. Before setting this register, the HD shall check the voltage support bits in the capabilities register. If an unsupported voltage is selected, the Host System shall not supply SD bus voltage. All voltage select values not enumerated here are reserved. <br  />
 </p>

</div>
</div>
<a id="af3864aca9307929afc25fd7369f87001" name="af3864aca9307929afc25fd7369f87001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3864aca9307929afc25fd7369f87001">&#9670;&nbsp;</a></span>WRPROTSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WRPROTSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] The Write Protect Switch is supported for memory and combo cards. This bit reflects the SDWP# pin. <br  />
 </p>

</div>
</div>
<a id="a11b209b807030ab4074e9fabf6cd4d51" name="a11b209b807030ab4074e9fabf6cd4d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b209b807030ab4074e9fabf6cd4d51">&#9670;&nbsp;</a></span>WRXFERACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WRXFERACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This status indicates a write transfer is active. If this bit is 0, it means no valid write data exists in the HC. This bit is set in either of the following cases: After the end bit of the write command. When writing a 1 to Continue Request in the Block Gap Control register to restart a write transfer. This bit is cleared in either of the following cases: After getting the CRC status of the last data block as specified by the transfer count (Single or Multiple) After getting a CRC status of any block wher <br  />
 </p>

</div>
</div>
<a id="a070770dc6ab9eef1fe2765a36f8adafb" name="a070770dc6ab9eef1fe2765a36f8adafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070770dc6ab9eef1fe2765a36f8adafb">&#9670;&nbsp;</a></span>WUENCARDINSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WUENCARDINSERT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] This bit enables wakeup event via Card Insertion assertion in the Normal Interrupt Status register. FN_WUS (Wake up Support) in CIS does not affect this bit. <br  />
 </p>

</div>
</div>
<a id="a9bddcf6bef55ada899c8a6790458b067" name="a9bddcf6bef55ada899c8a6790458b067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bddcf6bef55ada899c8a6790458b067">&#9670;&nbsp;</a></span>WUENCARDINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WUENCARDINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] This bit enables wakeup event via Card Interrupt assertion in the Normal Interrupt Status register. This bit can be set to 1 if FN_WUS (Wake Up Support) in CIS is set to 1. <br  />
 </p>

</div>
</div>
<a id="a00ba620a38c105ad80ff631b2da5f6ac" name="a00ba620a38c105ad80ff631b2da5f6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ba620a38c105ad80ff631b2da5f6ac">&#9670;&nbsp;</a></span>WUENCARDREMOVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WUENCARDREMOVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] This bit enables wakeup event via Card Removal assertion in the Normal Interrupt Status register. FN_WUS (Wake up Support) in CIS does not affect this bit. <br  />
 </p>

</div>
</div>
<a id="a0b64538d3720b0186d6d292088033215" name="a0b64538d3720b0186d6d292088033215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b64538d3720b0186d6d292088033215">&#9670;&nbsp;</a></span>XFERCMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XFERCMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Interrupt <br  />
 </p>

</div>
</div>
<a id="abc906afe97e34a91d388be56a6a4a8c7" name="abc906afe97e34a91d388be56a6a4a8c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc906afe97e34a91d388be56a6a4a8c7">&#9670;&nbsp;</a></span>XFERWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XFERWIDTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit controls 8-bit bus width mode for embedded device. Support of this function is indicated in 8-bit Support for Embedded Device in the Capabilities register. If a device supports 8-bit bus mode, this bit may be set to</p><ol type="1">
<li>If this bit is 0, bus width is controlled by Data Transfer Width in the Host Control 1 register.This bit is not effective when multiple devices are installed on a bus slot (Slot Type is set to 10b in the Capabilities register). In this case, each device bus width is controlled by Bu <br  />
 </li>
</ol>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_d_i_o___type.html">SDIO_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
