<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>los</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.546</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_0_VITIS_LOOP_25_1>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_0_VITIS_LOOP_25_1>
            <loop_1_VITIS_LOOP_71_3>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_1_VITIS_LOOP_71_3>
            <loop_2_VITIS_LOOP_118_5>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_2_VITIS_LOOP_118_5>
            <loop_3_VITIS_LOOP_165_7>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_3_VITIS_LOOP_165_7>
            <loop_4_VITIS_LOOP_212_9>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_4_VITIS_LOOP_212_9>
            <loop_5_VITIS_LOOP_259_11>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_5_VITIS_LOOP_259_11>
            <loop_6_VITIS_LOOP_306_13>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_6_VITIS_LOOP_306_13>
            <loop_7_VITIS_LOOP_353_15>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </loop_7_VITIS_LOOP_353_15>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:25</SourceLocation>
            <SummaryOfLoopViolations>
                <loop_0_VITIS_LOOP_25_1>
                    <Name>loop_0_VITIS_LOOP_25_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:24</SourceLocation>
                </loop_0_VITIS_LOOP_25_1>
                <loop_1_VITIS_LOOP_71_3>
                    <Name>loop_1_VITIS_LOOP_71_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:70</SourceLocation>
                </loop_1_VITIS_LOOP_71_3>
                <loop_2_VITIS_LOOP_118_5>
                    <Name>loop_2_VITIS_LOOP_118_5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:117</SourceLocation>
                </loop_2_VITIS_LOOP_118_5>
                <loop_3_VITIS_LOOP_165_7>
                    <Name>loop_3_VITIS_LOOP_165_7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:164</SourceLocation>
                </loop_3_VITIS_LOOP_165_7>
                <loop_4_VITIS_LOOP_212_9>
                    <Name>loop_4_VITIS_LOOP_212_9</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:211</SourceLocation>
                </loop_4_VITIS_LOOP_212_9>
                <loop_5_VITIS_LOOP_259_11>
                    <Name>loop_5_VITIS_LOOP_259_11</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:258</SourceLocation>
                </loop_5_VITIS_LOOP_259_11>
                <loop_6_VITIS_LOOP_306_13>
                    <Name>loop_6_VITIS_LOOP_306_13</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:305</SourceLocation>
                </loop_6_VITIS_LOOP_306_13>
                <loop_7_VITIS_LOOP_353_15>
                    <Name>loop_7_VITIS_LOOP_353_15</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:352</SourceLocation>
                </loop_7_VITIS_LOOP_353_15>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>3265</FF>
            <LUT>7455</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>los</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>los</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>los</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>los</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>los</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>los</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_0_address0</name>
            <Object>obstacles_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_0_ce0</name>
            <Object>obstacles_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_0_q0</name>
            <Object>obstacles_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_1_address0</name>
            <Object>obstacles_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_1_ce0</name>
            <Object>obstacles_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_1_q0</name>
            <Object>obstacles_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_2_address0</name>
            <Object>obstacles_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_2_ce0</name>
            <Object>obstacles_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_2_q0</name>
            <Object>obstacles_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_3_address0</name>
            <Object>obstacles_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_3_ce0</name>
            <Object>obstacles_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_3_q0</name>
            <Object>obstacles_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_4_address0</name>
            <Object>obstacles_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_4_ce0</name>
            <Object>obstacles_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_4_q0</name>
            <Object>obstacles_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_5_address0</name>
            <Object>obstacles_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_5_ce0</name>
            <Object>obstacles_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_5_q0</name>
            <Object>obstacles_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_6_address0</name>
            <Object>obstacles_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_6_ce0</name>
            <Object>obstacles_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_6_q0</name>
            <Object>obstacles_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_7_address0</name>
            <Object>obstacles_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_7_ce0</name>
            <Object>obstacles_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obstacles_7_q0</name>
            <Object>obstacles_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_0_address0</name>
            <Object>results_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_0_ce0</name>
            <Object>results_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_0_we0</name>
            <Object>results_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_0_d0</name>
            <Object>results_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_1_address0</name>
            <Object>results_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_1_ce0</name>
            <Object>results_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_1_we0</name>
            <Object>results_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_1_d0</name>
            <Object>results_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_2_address0</name>
            <Object>results_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_2_ce0</name>
            <Object>results_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_2_we0</name>
            <Object>results_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_2_d0</name>
            <Object>results_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_3_address0</name>
            <Object>results_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_3_ce0</name>
            <Object>results_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_3_we0</name>
            <Object>results_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_3_d0</name>
            <Object>results_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_4_address0</name>
            <Object>results_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_4_ce0</name>
            <Object>results_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_4_we0</name>
            <Object>results_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_4_d0</name>
            <Object>results_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_5_address0</name>
            <Object>results_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_5_ce0</name>
            <Object>results_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_5_we0</name>
            <Object>results_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_5_d0</name>
            <Object>results_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_6_address0</name>
            <Object>results_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_6_ce0</name>
            <Object>results_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_6_we0</name>
            <Object>results_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_6_d0</name>
            <Object>results_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_7_address0</name>
            <Object>results_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_7_ce0</name>
            <Object>results_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_7_we0</name>
            <Object>results_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>results_7_d0</name>
            <Object>results_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>los</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_48_2_fu_368</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_48_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>368</ID>
                    <BindInstances>add_ln49_fu_227_p2 err_9_fu_278_p2 x0_5_fu_282_p2 err_11_fu_305_p2 y0_4_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_94_4_fu_382</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_94_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>382</ID>
                    <BindInstances>add_ln95_fu_227_p2 err_2_fu_278_p2 x0_2_fu_282_p2 err_4_fu_305_p2 y0_2_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_141_6_fu_396</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_141_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>396</ID>
                    <BindInstances>add_ln142_fu_227_p2 err_33_fu_278_p2 x0_21_fu_282_p2 err_35_fu_305_p2 y0_21_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_188_8_fu_410</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_188_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>410</ID>
                    <BindInstances>add_ln189_fu_227_p2 err_29_fu_278_p2 x0_19_fu_282_p2 err_31_fu_305_p2 y0_19_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_235_10_fu_424</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_235_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>424</ID>
                    <BindInstances>add_ln236_fu_227_p2 err_25_fu_278_p2 x0_16_fu_282_p2 err_27_fu_305_p2 y0_16_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_282_12_fu_438</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_282_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>438</ID>
                    <BindInstances>add_ln283_fu_224_p2 err_21_fu_279_p2 x0_14_fu_284_p2 err_23_fu_308_p2 y0_13_fu_313_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_329_14_fu_452</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_329_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>452</ID>
                    <BindInstances>add_ln330_fu_224_p2 err_17_fu_279_p2 x0_11_fu_284_p2 err_19_fu_308_p2 y0_10_fu_313_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_los_Pipeline_VITIS_LOOP_376_16_fu_466</InstName>
                    <ModuleName>los_Pipeline_VITIS_LOOP_376_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>466</ID>
                    <BindInstances>add_ln377_fu_224_p2 err_13_fu_279_p2 x0_8_fu_284_p2 err_15_fu_308_p2 y0_7_fu_313_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln24_fu_504_p2 add_ln24_1_fu_530_p2 sub_ln24_fu_548_p2 sub_ln24_1_fu_620_p2 dx_fu_574_p2 err_fu_634_p2 add_ln65_fu_659_p2 x_pixel_2_fu_670_p2 add_ln70_fu_697_p2 add_ln70_1_fu_723_p2 sub_ln70_fu_741_p2 sub_ln70_1_fu_813_p2 dx_2_fu_767_p2 err_37_fu_827_p2 add_ln112_fu_852_p2 x_pixel_4_fu_863_p2 add_ln117_fu_890_p2 add_ln117_1_fu_916_p2 sub_ln117_fu_934_p2 sub_ln117_1_fu_1006_p2 dx_4_fu_960_p2 err_38_fu_1020_p2 add_ln159_fu_1045_p2 x_pixel_6_fu_1056_p2 add_ln164_fu_1083_p2 add_ln164_1_fu_1109_p2 sub_ln164_fu_1127_p2 sub_ln164_1_fu_1199_p2 dx_6_fu_1153_p2 err_39_fu_1213_p2 add_ln206_fu_1238_p2 x_pixel_8_fu_1249_p2 add_ln211_fu_1276_p2 add_ln211_1_fu_1302_p2 sub_ln211_fu_1320_p2 sub_ln211_1_fu_1392_p2 dx_8_fu_1346_p2 err_40_fu_1406_p2 add_ln253_fu_1431_p2 x_pixel_10_fu_1442_p2 add_ln258_fu_1469_p2 add_ln258_1_fu_1495_p2 sub_ln258_fu_1513_p2 sub_ln258_1_fu_1585_p2 dx_10_fu_1539_p2 err_41_fu_1599_p2 add_ln300_fu_1624_p2 x_pixel_12_fu_1635_p2 add_ln305_fu_1662_p2 add_ln305_1_fu_1688_p2 sub_ln305_fu_1706_p2 sub_ln305_1_fu_1778_p2 dx_12_fu_1732_p2 err_42_fu_1792_p2 add_ln347_fu_1817_p2 x_pixel_14_fu_1828_p2 add_ln352_fu_1855_p2 add_ln352_1_fu_1881_p2 sub_ln352_fu_1899_p2 sub_ln352_1_fu_1956_p2 dx_14_fu_1925_p2 err_43_fu_1970_p2 add_ln394_fu_1995_p2 x_pixel_15_fu_2006_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_48_2</Name>
            <Loops>
                <VITIS_LOOP_48_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_2>
                        <Name>VITIS_LOOP_48_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_48_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_2>
                            <Name>VITIS_LOOP_48_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:26</SourceLocation>
                        </VITIS_LOOP_48_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>331</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>663</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_227_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="sub" PRAGMA="" RTLNAME="err_9_fu_278_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="err_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="add" PRAGMA="" RTLNAME="x0_5_fu_282_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="add" PRAGMA="" RTLNAME="err_11_fu_305_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="err_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="add" PRAGMA="" RTLNAME="y0_4_fu_310_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_94_4</Name>
            <Loops>
                <VITIS_LOOP_94_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_4>
                        <Name>VITIS_LOOP_94_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_94_4>
                            <Name>VITIS_LOOP_94_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:72</SourceLocation>
                        </VITIS_LOOP_94_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>331</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>663</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_227_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_4" OPTYPE="sub" PRAGMA="" RTLNAME="err_2_fu_278_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="err_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_4" OPTYPE="add" PRAGMA="" RTLNAME="x0_2_fu_282_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_4" OPTYPE="add" PRAGMA="" RTLNAME="err_4_fu_305_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="err_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_4" OPTYPE="add" PRAGMA="" RTLNAME="y0_2_fu_310_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_141_6</Name>
            <Loops>
                <VITIS_LOOP_141_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_6>
                        <Name>VITIS_LOOP_141_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_141_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:120</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_141_6>
                            <Name>VITIS_LOOP_141_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:119</SourceLocation>
                        </VITIS_LOOP_141_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>331</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>663</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_227_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6" OPTYPE="sub" PRAGMA="" RTLNAME="err_33_fu_278_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="err_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6" OPTYPE="add" PRAGMA="" RTLNAME="x0_21_fu_282_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6" OPTYPE="add" PRAGMA="" RTLNAME="err_35_fu_305_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="err_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6" OPTYPE="add" PRAGMA="" RTLNAME="y0_21_fu_310_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_188_8</Name>
            <Loops>
                <VITIS_LOOP_188_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_188_8>
                        <Name>VITIS_LOOP_188_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_188_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:167</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_188_8>
                            <Name>VITIS_LOOP_188_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:166</SourceLocation>
                        </VITIS_LOOP_188_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>331</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>663</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_227_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="sub" PRAGMA="" RTLNAME="err_29_fu_278_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="err_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="add" PRAGMA="" RTLNAME="x0_19_fu_282_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="add" PRAGMA="" RTLNAME="err_31_fu_305_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="err_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="add" PRAGMA="" RTLNAME="y0_19_fu_310_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_235_10</Name>
            <Loops>
                <VITIS_LOOP_235_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_235_10>
                        <Name>VITIS_LOOP_235_10</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_235_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:214</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_235_10>
                            <Name>VITIS_LOOP_235_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:213</SourceLocation>
                        </VITIS_LOOP_235_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>331</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>663</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_227_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_10" OPTYPE="sub" PRAGMA="" RTLNAME="err_25_fu_278_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="err_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_10" OPTYPE="add" PRAGMA="" RTLNAME="x0_16_fu_282_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_10" OPTYPE="add" PRAGMA="" RTLNAME="err_27_fu_305_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="err_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_10" OPTYPE="add" PRAGMA="" RTLNAME="y0_16_fu_310_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_282_12</Name>
            <Loops>
                <VITIS_LOOP_282_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_282_12>
                        <Name>VITIS_LOOP_282_12</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_282_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:280</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_282_12>
                            <Name>VITIS_LOOP_282_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:280</SourceLocation>
                        </VITIS_LOOP_282_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>299</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>654</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_282_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln283_fu_224_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_282_12" OPTYPE="sub" PRAGMA="" RTLNAME="err_21_fu_279_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:289" STORAGESUBTYPE="" URAM="0" VARIABLE="err_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_282_12" OPTYPE="add" PRAGMA="" RTLNAME="x0_14_fu_284_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_282_12" OPTYPE="add" PRAGMA="" RTLNAME="err_23_fu_308_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="err_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_282_12" OPTYPE="add" PRAGMA="" RTLNAME="y0_13_fu_313_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_329_14</Name>
            <Loops>
                <VITIS_LOOP_329_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_329_14>
                        <Name>VITIS_LOOP_329_14</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_329_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:327</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_329_14>
                            <Name>VITIS_LOOP_329_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:330</SourceLocation>
                        </VITIS_LOOP_329_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>299</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>654</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_224_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:330" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_14" OPTYPE="sub" PRAGMA="" RTLNAME="err_17_fu_279_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="err_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_14" OPTYPE="add" PRAGMA="" RTLNAME="x0_11_fu_284_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_14" OPTYPE="add" PRAGMA="" RTLNAME="err_19_fu_308_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:341" STORAGESUBTYPE="" URAM="0" VARIABLE="err_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_14" OPTYPE="add" PRAGMA="" RTLNAME="y0_10_fu_313_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:342" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_376_16</Name>
            <Loops>
                <VITIS_LOOP_376_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_376_16>
                        <Name>VITIS_LOOP_376_16</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_376_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:374</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_376_16>
                            <Name>VITIS_LOOP_376_16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:377</SourceLocation>
                        </VITIS_LOOP_376_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>299</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>654</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_224_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_16" OPTYPE="sub" PRAGMA="" RTLNAME="err_13_fu_279_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:383" STORAGESUBTYPE="" URAM="0" VARIABLE="err_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_16" OPTYPE="add" PRAGMA="" RTLNAME="x0_8_fu_284_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:384" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_16" OPTYPE="add" PRAGMA="" RTLNAME="err_15_fu_308_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="err_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_16" OPTYPE="add" PRAGMA="" RTLNAME="y0_7_fu_313_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los</Name>
            <Loops>
                <loop_0_VITIS_LOOP_25_1/>
                <loop_1_VITIS_LOOP_71_3/>
                <loop_2_VITIS_LOOP_118_5/>
                <loop_3_VITIS_LOOP_165_7/>
                <loop_4_VITIS_LOOP_212_9/>
                <loop_5_VITIS_LOOP_259_11/>
                <loop_6_VITIS_LOOP_306_13/>
                <loop_7_VITIS_LOOP_353_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0_VITIS_LOOP_25_1>
                        <Name>loop_0_VITIS_LOOP_25_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_48_2_fu_368</Instance>
                        </InstanceList>
                    </loop_0_VITIS_LOOP_25_1>
                    <loop_1_VITIS_LOOP_71_3>
                        <Name>loop_1_VITIS_LOOP_71_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_94_4_fu_382</Instance>
                        </InstanceList>
                    </loop_1_VITIS_LOOP_71_3>
                    <loop_2_VITIS_LOOP_118_5>
                        <Name>loop_2_VITIS_LOOP_118_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_141_6_fu_396</Instance>
                        </InstanceList>
                    </loop_2_VITIS_LOOP_118_5>
                    <loop_3_VITIS_LOOP_165_7>
                        <Name>loop_3_VITIS_LOOP_165_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_188_8_fu_410</Instance>
                        </InstanceList>
                    </loop_3_VITIS_LOOP_165_7>
                    <loop_4_VITIS_LOOP_212_9>
                        <Name>loop_4_VITIS_LOOP_212_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_235_10_fu_424</Instance>
                        </InstanceList>
                    </loop_4_VITIS_LOOP_212_9>
                    <loop_5_VITIS_LOOP_259_11>
                        <Name>loop_5_VITIS_LOOP_259_11</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_282_12_fu_438</Instance>
                        </InstanceList>
                    </loop_5_VITIS_LOOP_259_11>
                    <loop_6_VITIS_LOOP_306_13>
                        <Name>loop_6_VITIS_LOOP_306_13</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_329_14_fu_452</Instance>
                        </InstanceList>
                    </loop_6_VITIS_LOOP_306_13>
                    <loop_7_VITIS_LOOP_353_15>
                        <Name>loop_7_VITIS_LOOP_353_15</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_376_16_fu_466</Instance>
                        </InstanceList>
                    </loop_7_VITIS_LOOP_353_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0_VITIS_LOOP_25_1>
                            <Name>loop_0_VITIS_LOOP_25_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:24</SourceLocation>
                        </loop_0_VITIS_LOOP_25_1>
                        <loop_1_VITIS_LOOP_71_3>
                            <Name>loop_1_VITIS_LOOP_71_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:70</SourceLocation>
                        </loop_1_VITIS_LOOP_71_3>
                        <loop_2_VITIS_LOOP_118_5>
                            <Name>loop_2_VITIS_LOOP_118_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:117</SourceLocation>
                        </loop_2_VITIS_LOOP_118_5>
                        <loop_3_VITIS_LOOP_165_7>
                            <Name>loop_3_VITIS_LOOP_165_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:164</SourceLocation>
                        </loop_3_VITIS_LOOP_165_7>
                        <loop_4_VITIS_LOOP_212_9>
                            <Name>loop_4_VITIS_LOOP_212_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:211</SourceLocation>
                        </loop_4_VITIS_LOOP_212_9>
                        <loop_5_VITIS_LOOP_259_11>
                            <Name>loop_5_VITIS_LOOP_259_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:258</SourceLocation>
                        </loop_5_VITIS_LOOP_259_11>
                        <loop_6_VITIS_LOOP_306_13>
                            <Name>loop_6_VITIS_LOOP_306_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:305</SourceLocation>
                        </loop_6_VITIS_LOOP_306_13>
                        <loop_7_VITIS_LOOP_353_15>
                            <Name>loop_7_VITIS_LOOP_353_15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/los/los.cpp:352</SourceLocation>
                        </loop_7_VITIS_LOOP_353_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3265</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7455</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_504_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_530_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_fu_548_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_1_fu_620_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="sub" PRAGMA="" RTLNAME="dx_fu_574_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="dx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="sub" PRAGMA="" RTLNAME="err_fu_634_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="err"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_659_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_2_fu_670_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_697_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_723_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_fu_741_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_1_fu_813_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="sub" PRAGMA="" RTLNAME="dx_2_fu_767_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="sub" PRAGMA="" RTLNAME="err_37_fu_827_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="err_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_852_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_4_fu_863_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_890_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_916_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_fu_934_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_1_fu_1006_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="sub" PRAGMA="" RTLNAME="dx_4_fu_960_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="sub" PRAGMA="" RTLNAME="err_38_fu_1020_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="err_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1045_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_6_fu_1056_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_1083_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_1109_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln164_fu_1127_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln164_1_fu_1199_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="sub" PRAGMA="" RTLNAME="dx_6_fu_1153_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="sub" PRAGMA="" RTLNAME="err_39_fu_1213_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="err_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_1238_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_165_7" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_8_fu_1249_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_1276_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_1_fu_1302_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln211_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln211_fu_1320_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln211_1_fu_1392_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln211_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="sub" PRAGMA="" RTLNAME="dx_8_fu_1346_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="sub" PRAGMA="" RTLNAME="err_40_fu_1406_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="err_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_1431_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_212_9" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_10_fu_1442_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_1469_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_1_fu_1495_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln258_fu_1513_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln258_1_fu_1585_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln258_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="sub" PRAGMA="" RTLNAME="dx_10_fu_1539_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="sub" PRAGMA="" RTLNAME="err_41_fu_1599_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="err_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_1624_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_259_11" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_12_fu_1635_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_1662_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_1_fu_1688_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln305_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln305_fu_1706_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln305_1_fu_1778_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln305_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="sub" PRAGMA="" RTLNAME="dx_12_fu_1732_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="sub" PRAGMA="" RTLNAME="err_42_fu_1792_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="err_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1817_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_306_13" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_14_fu_1828_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_1855_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_1_fu_1881_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln352_fu_1899_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln352_1_fu_1956_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln352_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="sub" PRAGMA="" RTLNAME="dx_14_fu_1925_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:360" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="sub" PRAGMA="" RTLNAME="err_43_fu_1970_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="err_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_1995_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:394" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_353_15" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_15_fu_2006_p2" SOURCE="HLS-benchmarks/Inter-Block/los/los.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="obstacles_0" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_0_address0" name="obstacles_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_0_ce0" name="obstacles_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_0_q0" name="obstacles_0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_1" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_1_address0" name="obstacles_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_1_ce0" name="obstacles_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_1_q0" name="obstacles_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_2" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_2_address0" name="obstacles_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_2_ce0" name="obstacles_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_2_q0" name="obstacles_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_3" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_3_address0" name="obstacles_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_3_ce0" name="obstacles_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_3_q0" name="obstacles_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_4" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_4_address0" name="obstacles_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_4_ce0" name="obstacles_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_4_q0" name="obstacles_4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_5" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_5_address0" name="obstacles_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_5_ce0" name="obstacles_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_5_q0" name="obstacles_5_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_6" index="6" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_6_address0" name="obstacles_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_6_ce0" name="obstacles_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_6_q0" name="obstacles_6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="obstacles_7" index="7" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="obstacles_7_address0" name="obstacles_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obstacles_7_ce0" name="obstacles_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obstacles_7_q0" name="obstacles_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_0" index="8" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_0_address0" name="results_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_0_ce0" name="results_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_0_we0" name="results_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_0_d0" name="results_0_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_1" index="9" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_1_address0" name="results_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_1_ce0" name="results_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_1_we0" name="results_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_1_d0" name="results_1_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_2" index="10" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_2_address0" name="results_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_2_ce0" name="results_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_2_we0" name="results_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_2_d0" name="results_2_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_3" index="11" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_3_address0" name="results_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_3_ce0" name="results_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_3_we0" name="results_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_3_d0" name="results_3_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_4" index="12" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_4_address0" name="results_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_4_ce0" name="results_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_4_we0" name="results_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_4_d0" name="results_4_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_5" index="13" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_5_address0" name="results_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_5_ce0" name="results_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_5_we0" name="results_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_5_d0" name="results_5_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_6" index="14" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_6_address0" name="results_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_6_ce0" name="results_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_6_we0" name="results_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_6_d0" name="results_6_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="results_7" index="15" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="results_7_address0" name="results_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="results_7_ce0" name="results_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_7_we0" name="results_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="results_7_d0" name="results_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="obstacles_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="obstacles_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obstacles_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="obstacles_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obstacles_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obstacles_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="results_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="results_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="results_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>results_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="results_7"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="obstacles_0_address0">out, 10</column>
                    <column name="obstacles_0_q0">in, 32</column>
                    <column name="obstacles_1_address0">out, 10</column>
                    <column name="obstacles_1_q0">in, 32</column>
                    <column name="obstacles_2_address0">out, 10</column>
                    <column name="obstacles_2_q0">in, 32</column>
                    <column name="obstacles_3_address0">out, 10</column>
                    <column name="obstacles_3_q0">in, 32</column>
                    <column name="obstacles_4_address0">out, 10</column>
                    <column name="obstacles_4_q0">in, 32</column>
                    <column name="obstacles_5_address0">out, 10</column>
                    <column name="obstacles_5_q0">in, 32</column>
                    <column name="obstacles_6_address0">out, 10</column>
                    <column name="obstacles_6_q0">in, 32</column>
                    <column name="obstacles_7_address0">out, 10</column>
                    <column name="obstacles_7_q0">in, 32</column>
                    <column name="results_0_address0">out, 10</column>
                    <column name="results_0_d0">out, 32</column>
                    <column name="results_1_address0">out, 10</column>
                    <column name="results_1_d0">out, 32</column>
                    <column name="results_2_address0">out, 10</column>
                    <column name="results_2_d0">out, 32</column>
                    <column name="results_3_address0">out, 10</column>
                    <column name="results_3_d0">out, 32</column>
                    <column name="results_4_address0">out, 10</column>
                    <column name="results_4_d0">out, 32</column>
                    <column name="results_5_address0">out, 10</column>
                    <column name="results_5_d0">out, 32</column>
                    <column name="results_6_address0">out, 10</column>
                    <column name="results_6_d0">out, 32</column>
                    <column name="results_7_address0">out, 10</column>
                    <column name="results_7_d0">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="obstacles_0">in, int*</column>
                    <column name="obstacles_1">in, int*</column>
                    <column name="obstacles_2">in, int*</column>
                    <column name="obstacles_3">in, int*</column>
                    <column name="obstacles_4">in, int*</column>
                    <column name="obstacles_5">in, int*</column>
                    <column name="obstacles_6">in, int*</column>
                    <column name="obstacles_7">in, int*</column>
                    <column name="results_0">out, int*</column>
                    <column name="results_1">out, int*</column>
                    <column name="results_2">out, int*</column>
                    <column name="results_3">out, int*</column>
                    <column name="results_4">out, int*</column>
                    <column name="results_5">out, int*</column>
                    <column name="results_6">out, int*</column>
                    <column name="results_7">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="obstacles_0">obstacles_0_address0, port, offset</column>
                    <column name="obstacles_0">obstacles_0_ce0, port, </column>
                    <column name="obstacles_0">obstacles_0_q0, port, </column>
                    <column name="obstacles_1">obstacles_1_address0, port, offset</column>
                    <column name="obstacles_1">obstacles_1_ce0, port, </column>
                    <column name="obstacles_1">obstacles_1_q0, port, </column>
                    <column name="obstacles_2">obstacles_2_address0, port, offset</column>
                    <column name="obstacles_2">obstacles_2_ce0, port, </column>
                    <column name="obstacles_2">obstacles_2_q0, port, </column>
                    <column name="obstacles_3">obstacles_3_address0, port, offset</column>
                    <column name="obstacles_3">obstacles_3_ce0, port, </column>
                    <column name="obstacles_3">obstacles_3_q0, port, </column>
                    <column name="obstacles_4">obstacles_4_address0, port, offset</column>
                    <column name="obstacles_4">obstacles_4_ce0, port, </column>
                    <column name="obstacles_4">obstacles_4_q0, port, </column>
                    <column name="obstacles_5">obstacles_5_address0, port, offset</column>
                    <column name="obstacles_5">obstacles_5_ce0, port, </column>
                    <column name="obstacles_5">obstacles_5_q0, port, </column>
                    <column name="obstacles_6">obstacles_6_address0, port, offset</column>
                    <column name="obstacles_6">obstacles_6_ce0, port, </column>
                    <column name="obstacles_6">obstacles_6_q0, port, </column>
                    <column name="obstacles_7">obstacles_7_address0, port, offset</column>
                    <column name="obstacles_7">obstacles_7_ce0, port, </column>
                    <column name="obstacles_7">obstacles_7_q0, port, </column>
                    <column name="results_0">results_0_address0, port, offset</column>
                    <column name="results_0">results_0_ce0, port, </column>
                    <column name="results_0">results_0_we0, port, </column>
                    <column name="results_0">results_0_d0, port, </column>
                    <column name="results_1">results_1_address0, port, offset</column>
                    <column name="results_1">results_1_ce0, port, </column>
                    <column name="results_1">results_1_we0, port, </column>
                    <column name="results_1">results_1_d0, port, </column>
                    <column name="results_2">results_2_address0, port, offset</column>
                    <column name="results_2">results_2_ce0, port, </column>
                    <column name="results_2">results_2_we0, port, </column>
                    <column name="results_2">results_2_d0, port, </column>
                    <column name="results_3">results_3_address0, port, offset</column>
                    <column name="results_3">results_3_ce0, port, </column>
                    <column name="results_3">results_3_we0, port, </column>
                    <column name="results_3">results_3_d0, port, </column>
                    <column name="results_4">results_4_address0, port, offset</column>
                    <column name="results_4">results_4_ce0, port, </column>
                    <column name="results_4">results_4_we0, port, </column>
                    <column name="results_4">results_4_d0, port, </column>
                    <column name="results_5">results_5_address0, port, offset</column>
                    <column name="results_5">results_5_ce0, port, </column>
                    <column name="results_5">results_5_we0, port, </column>
                    <column name="results_5">results_5_d0, port, </column>
                    <column name="results_6">results_6_address0, port, offset</column>
                    <column name="results_6">results_6_ce0, port, </column>
                    <column name="results_6">results_6_we0, port, </column>
                    <column name="results_6">results_6_d0, port, </column>
                    <column name="results_7">results_7_address0, port, offset</column>
                    <column name="results_7">results_7_ce0, port, </column>
                    <column name="results_7">results_7_we0, port, </column>
                    <column name="results_7">results_7_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

