Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jun  9 05:37:45 2023
| Host         : DESKTOP-K4MR4E5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Laboratorio4_control_sets_placed.rpt
| Design       : Laboratorio4
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              60 |           27 |
| No           | Yes                   | No                     |               7 |            1 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |             102 |           39 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                                    Enable Signal                                    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  reloj_IBUF_BUFG | moduloUARTB/moduloReceptorUARTInstancia/registroBitsRecibidos[4]_i_1__0_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloReceptorUARTInstancia/registroBitsRecibidos[5]_i_1__0_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloReceptorUARTInstancia/registroBitsRecibidos[6]_i_1__0_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloReceptorUARTInstancia/registroBitsRecibidos[7]_i_1__0_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/registroBitsRecibidos[6]_i_1__1_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/registroBitsRecibidos[7]_i_1__1_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/registroBitsRecibidos[4]_i_1__1_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/registroBitsRecibidos[5]_i_1__1_n_0         | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos[5]_i_1_n_0            | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos[6]_i_1_n_0            | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos[7]_i_1_n_0            | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos[4]_i_1_n_0            | reinicio_IBUF    |                1 |              1 |
|  reloj_IBUF_BUFG |                                                                                     |                  |                3 |              3 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloTransmisorUARTInstancia/reinicio                                  |                  |                2 |              3 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloReceptorUARTInstancia/registroIndiceBitRecibir[3]_i_1__0_n_0      | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__0_n_0 | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/registroIndiceBitRecibir[3]_i_1__1_n_0      | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1_n_0 | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroIndiceBitRecibir[3]_i_1_n_0         | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroRecepcionFinalizada_reg_1[0]        | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1_n_0    | reinicio_IBUF    |                1 |              4 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloTransmisorUARTInstancia/registroBitsTransmitir[7]_i_1__0_n_0      | reinicio_IBUF    |                2 |              8 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/E[0]                                        | reinicio_IBUF    |                3 |              8 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloTransmisorUARTInstancia/registroBitsTransmitir[7]_i_1__1_n_0      | reinicio_IBUF    |                1 |              8 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloTransmisorUARTInstancia/registroBitsTransmitir[7]_i_1_n_0         | reinicio_IBUF    |                3 |              8 |
|  reloj_IBUF_BUFG | moduloUARTB/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__3_n_0  | reinicio_IBUF    |                5 |             14 |
|  reloj_IBUF_BUFG | moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4_n_0  | reinicio_IBUF    |                4 |             14 |
|  reloj_IBUF_BUFG | moduloUARTA/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__2_n_0  | reinicio_IBUF    |                6 |             14 |
|  reloj_IBUF_BUFG |                                                                                     | reinicio_IBUF    |               28 |             67 |
+------------------+-------------------------------------------------------------------------------------+------------------+------------------+----------------+


