Benny Akesson , Po-Chun Huang , Fabien Clermidy , Denis Dutoit , Kees Goossens , Yuan-Hao Chang , Tei-Wei Kuo , Pascal Vivet , Drew Wingard, Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039374]
Maryam Bahmani , Abbas Sheibanyrad , Frederic Petrot , Florentine Dubois , Paolo Durante, A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.9-14, August 19-21, 2012[doi>10.1109/ISVLSI.2012.19]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
S. Borkar , R. Cohn , G. Cox , S. Gleason , T. Gross, Warp: an integrated solution of high-speed parallel computing, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.330-339, November 12-17, 1988, Orlando, Florida, USA
Nizar Dahir , Ra'ed Al-Dujaily , Alex Yakovlev , Petros Missailidis , Terrence Mak, Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip, Proceedings of the Fifth International Workshop on Network on Chip Architectures, December 01-01, 2012, Vancouver, British Columbia, Canada[doi>10.1145/2401716.2401724]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
Florian Darve , Abbas Sheibanyrad , Pascal Vivet , Frederic Petrot, Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.25-30, July 04-06, 2011[doi>10.1109/ISVLSI.2011.59]
Florentine Dubois , Abbas Sheibanyrad , Frederic Petrot , Maryam Bahmani, Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs, IEEE Transactions on Computers, v.62 n.3, p.609-615, March 2013[doi>10.1109/TC.2011.239]
Chris Fallin , Greg Nazario , Xiangyao Yu , Kevin Chang , Rachata Ausavarungnirun , Onur Mutlu, MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.1-10, May 09-11, 2012[doi>10.1109/NOCS.2012.8]
Jose Flich , Tor Skeie , Andres Mejia , Olav Lysne , Pedro Lopez , Antonio Robles , Jose Duato , Michihiro Koibuchi , Tomas Rokicki , Jose Carlos Sancho, A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.23 n.3, p.405-425, March 2012[doi>10.1109/TPDS.2011.190]
Sahar Foroutan, Abbas Sheibanyrad, and Frederic Petrot. 2014. Assignment of vertical-links to routers in vertically-partially-connected 3-D-NoCs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33, 1208--1218.
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Kyungsu Kang, Luca Benini, and Giovanni De Micheli. 2014. Cost-effective design of mesh-of-tree interconnect for multi-core clusters with 3-D stacked L2 scratchpad memory. IEEE Trans. VLSI Syst. (to appear).
Nishit Kapadia , Sudeep Pasricha, A Power Delivery Network Aware Framework for Synthesis of 3D Networks-on-Chip with Multiple Voltage Islands, Proceedings of the 2012 25th International Conference on VLSI Design, p.262-267, January 07-11, 2012[doi>10.1109/VLSID.2012.81]
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250680]
Michihiro Koibuchi , Akira Funahashi , Akiya Jouraku , Hideharu Amano, L-Turn Routing: An Adaptive Routing in Irregular Networks, Proceedings of the 2001 International Conference on Parallel Processing, p.383-392, September 03-07, 2001
M. Pawan Kumar , Anish S. Kumar , Srinivasan Murali , Luca Benini , Kamakoti Veezhinathan, A Method for Integrating Network-on-Chip Topologies with 3D ICs, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.60-65, July 04-06, 2011[doi>10.1109/ISVLSI.2011.74]
Jinho Lee , Dongwoo Lee , Sunwook Kim , Kiyoung Choi, Deflection routing in 3D network-on-chip with limited vertical bandwidth, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2505011]
Jinho Lee, Dongwoo Lee, Sunwook Kim, and Kiyoung Choi. 2013b. Deflection routing in 3D network-on-chip with TSV serialization. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'13). 29--34.
Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006[doi>10.1109/ISCA.2006.18]
Cheng Liu , Lei Zhang , Yinhe Han , Xiaowei Li, Vertical interconnects squeezing in symmetric 3D mesh network-on-chip, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.357-362, January 25-28, 2011, Yokohama, Japan
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
I. Loi , F. Angiolini , S. Fujita , S. Mitra , L. Benini, Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.124-134, January 2011[doi>10.1109/TCAD.2010.2065990]
Olav Lysne , Tor Skeie , Sven-Arne Reinemo , Ingebjorg Theiss, Layered Routing in Irregular Networks, IEEE Transactions on Parallel and Distributed Systems, v.17 n.1, p.51-65, January 2006[doi>10.1109/TPDS.2006.12]
Hiroki Matsutani, Paul Bogdan, Radu Marculescu, Yasuhiro Take, Daisuke Sasaki, Hao Zhang, Michihiro Koibuchi, Tadahiro Kuroda, and Hideharu Amano. 2013. A case for wireless 3D NoCs for CMPs. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'13). 23--28.
A. Mejia , J. Flich , J. Duato , Sven-Arne Reinemo , Tor Skeie, Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and Tori, Proceedings of the 20th international conference on Parallel and distributed processing, p.105-105, April 25-29, 2006, Rhodes Island, Greece
Jin Ouyang , Jing Xie , Matthew Poremba , Yuan Xie, Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Dongkook Park , Soumya Eachempati , Reetuparna Das , Asit K. Mishra , Yuan Xie , N. Vijaykrishnan , Chita R. Das, MIRA: A Multi-layered On-Chip Interconnect Router Architecture, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.251-261, June 21-25, 2008[doi>10.1109/ISCA.2008.13]
Sudeep Pasricha, Exploring serial vertical interconnects for 3D ICs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630061]
Sudeep Pasricha, A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip, Proceedings of the 2012 25th International Conference on VLSI Design, p.268-273, January 07-11, 2012[doi>10.1109/VLSID.2012.82]
Amir-Mohammad Rahmani , Khalid Latif , Kameswar Rao Vaddina , Pasi Liljeberg , Juha Plosila , Hannu Tenhunen, Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999957]
José Carlos Sancho , Antonio Robles , José Duato, A Flexible Routing Scheme for Networks of Workstations, Proceedings of the Third International Symposium on High Performance Computing, p.260-267, October 16-18, 2000
José Carlos Sancho , Antonio Robles , José Duato, A New Methodology to Computer Deadlock-Free Routing Tables for Irregular Networks, Proceedings of the 4th International Workshop on Network-Based Parallel Computing: Communication, Architecture, and Applications, p.45-60, January 08, 2000
M. D. Schroeder , A. D. Birrell , M. Burrows , H. Murray , R. M. Needham , T. L. Rodeheffer , E. H. Satterthwaite , C. P. Thacker, Autonet: a high-speed, self-configuring local area network using point-to-point links, IEEE Journal on Selected Areas in Communications, v.9 n.8, p.1318-1335, September 2006[doi>10.1109/49.105178]
Ciprian Seiculescu , Srinivasan Murali , Luca Benini , Giovanni De Micheli, SunFloor 3D: a tool for networks on chip topology synthesis for 3D systems on chips, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Tor Skeie , Olav Lysne , Ingebjørg Theiss, Layered Shortest Path (LASH) Routing in Irregular System Area Networks, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.194, April 15-19, 2002
Tor Skeie , Frank Olaf Sem-Jacobsen , Samuel Rodrigo , José Flich , Davide Bertozzi , Simone Medardoni, Flexible DOR routing for virtualization of multicore chips, Proceedings of the 11th international conference on System-on-chip, p.73-76, October 05-07, 2009, Tampere, Finland
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
Tilera. 2009. The TILE-GxTM processor family. http://www.tilera.com/products/processors.
Paul Wettin , Jacob Murray , Ryan Kim , Xinmin Yu , Partha Pratim Pande , Deukhyoun Heo, Performance evaluation of wireless NoCs in presence of irregular network routing strategies, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Jie Wu and Li Sheng. 1999. Deadlock-free routing in irregular networks using prefix routing. In Proceedings of the International Symposium on Computer Architecture (ISCA'99). 424--430.
Thomas Canhao Xu, Pasi Liljeberg, and Hannu Tenhunen. 2010. A study of through silicon via impact to 3D network-on-chip design. In Proceedings of the International Conference on Electronics and Information Engineering (ICEIE'10). V1-333--V1-337.
Yi Xu, Yu Du, Bo Zhao, Xiuyi Zhou, Youtao Zhang, and Jun Yang. 2009. A low-radix and low-diameter 3D interconnection network design. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09). 30--42.
Shan Yan and Bill Lin. 2011. Design of application-specific 3D networks-on-chip architectures. In 3D Integration for NoC-Based SoC Architectures. Springer, 167--191.
Mingyang Zhu, Jinho Lee, and Kiyoung Choi. 2012. An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth. In Proceedings of the International Conference on VLSI and System-on-Chip (VLSI-SoC'12). 18--23.
