

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3'
================================================================
* Date:           Wed Jan 28 17:47:04 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.793 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_36_2_VITIS_LOOP_38_3  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:38]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:36]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln36 = store i9 0, i9 %i" [top.cpp:36]   --->   Operation 20 'store' 'store_ln36' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln38 = store i7 0, i7 %j" [top.cpp:38]   --->   Operation 21 'store' 'store_ln38' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:36]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%icmp_ln36 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:36]   --->   Operation 25 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%add_ln36_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:36]   --->   Operation 26 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.end20, void %VITIS_LOOP_58_5.preheader.exitStub" [top.cpp:36]   --->   Operation 27 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:38]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:36]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.92ns)   --->   "%add_ln36 = add i9 %i_load, i9 1" [top.cpp:36]   --->   Operation 30 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.89ns)   --->   "%icmp_ln38 = icmp_eq  i7 %j_load, i7 64" [top.cpp:38]   --->   Operation 31 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i7 0, i7 %j_load" [top.cpp:36]   --->   Operation 32 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%select_ln36_2 = select i1 %icmp_ln38, i9 %add_ln36, i9 %i_load" [top.cpp:36]   --->   Operation 33 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i9 %select_ln36_2" [top.cpp:36]   --->   Operation 34 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %select_ln36_2" [top.cpp:36]   --->   Operation 35 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln36, i6 0" [top.cpp:40]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %select_ln36" [top.cpp:40]   --->   Operation 37 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.98ns)   --->   "%add_ln40 = add i14 %tmp_s, i14 %zext_ln40" [top.cpp:40]   --->   Operation 38 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i14 %add_ln40" [top.cpp:40]   --->   Operation 39 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln40_1" [top.cpp:40]   --->   Operation 40 'getelementptr' 'A_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i7 %select_ln36" [top.cpp:38]   --->   Operation 41 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln36, i32 3, i32 5" [top.cpp:38]   --->   Operation 42 'partselect' 'lshr_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%a = load i14 %A_addr" [top.cpp:40]   --->   Operation 43 'load' 'a' <Predicate = (!icmp_ln36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 44 [1/1] (0.74ns)   --->   "%switch_ln41 = switch i3 %trunc_ln38, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6" [top.cpp:41]   --->   Operation 44 'switch' 'switch_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.74>
ST_1 : Operation 45 [1/1] (0.89ns)   --->   "%add_ln38 = add i7 %select_ln36, i7 1" [top.cpp:38]   --->   Operation 45 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.89ns)   --->   "%icmp_ln38_1 = icmp_eq  i7 %add_ln38, i7 64" [top.cpp:38]   --->   Operation 46 'icmp' 'icmp_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln36" [top.cpp:44]   --->   Operation 47 'getelementptr' 'denom_row_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit" [top.cpp:38]   --->   Operation 48 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln36 = store i15 %add_ln36_1, i15 %indvar_flatten" [top.cpp:36]   --->   Operation 49 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln36 = store i9 %select_ln36_2, i9 %i" [top.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln38 = store i7 %add_ln38, i7 %j" [top.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.48>
ST_1 : Operation 109 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:36]   --->   Operation 52 'load' 'p_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_2_VITIS_LOOP_38_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.43ns)   --->   "%select_ln36_1 = select i1 %icmp_ln38, i24 0, i24 %p_load" [top.cpp:36]   --->   Operation 55 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [top.cpp:39]   --->   Operation 56 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln36, i3 %lshr_ln" [top.cpp:41]   --->   Operation 57 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %tmp_113" [top.cpp:41]   --->   Operation 58 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 61 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 66 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a = load i14 %A_addr" [top.cpp:40]   --->   Operation 67 'load' 'a' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 68 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr" [top.cpp:41]   --->   Operation 68 'store' 'store_ln41' <Predicate = (trunc_ln38 == 6)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 69 'br' 'br_ln41' <Predicate = (trunc_ln38 == 6)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr" [top.cpp:41]   --->   Operation 70 'store' 'store_ln41' <Predicate = (trunc_ln38 == 5)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 71 'br' 'br_ln41' <Predicate = (trunc_ln38 == 5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr" [top.cpp:41]   --->   Operation 72 'store' 'store_ln41' <Predicate = (trunc_ln38 == 4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 73 'br' 'br_ln41' <Predicate = (trunc_ln38 == 4)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr" [top.cpp:41]   --->   Operation 74 'store' 'store_ln41' <Predicate = (trunc_ln38 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 75 'br' 'br_ln41' <Predicate = (trunc_ln38 == 3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr" [top.cpp:41]   --->   Operation 76 'store' 'store_ln41' <Predicate = (trunc_ln38 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 77 'br' 'br_ln41' <Predicate = (trunc_ln38 == 2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr" [top.cpp:41]   --->   Operation 78 'store' 'store_ln41' <Predicate = (trunc_ln38 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 79 'br' 'br_ln41' <Predicate = (trunc_ln38 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr" [top.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = (trunc_ln38 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 81 'br' 'br_ln41' <Predicate = (trunc_ln38 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr" [top.cpp:41]   --->   Operation 82 'store' 'store_ln41' <Predicate = (trunc_ln38 == 7)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 83 'br' 'br_ln41' <Predicate = (trunc_ln38 == 7)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i24 %select_ln36_1" [top.cpp:42]   --->   Operation 84 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i24 %a" [top.cpp:42]   --->   Operation 85 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.10ns)   --->   "%add_ln42 = add i24 %a, i24 %select_ln36_1" [top.cpp:42]   --->   Operation 86 'add' 'add_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.10ns)   --->   "%add_ln42_1 = add i25 %sext_ln42_1, i25 %sext_ln42" [top.cpp:42]   --->   Operation 87 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln42_1, i32 24" [top.cpp:42]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln42, i32 23" [top.cpp:42]   --->   Operation 89 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp, i1 1" [top.cpp:42]   --->   Operation 90 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%and_ln42 = and i1 %tmp_115, i1 %xor_ln42" [top.cpp:42]   --->   Operation 91 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%xor_ln42_1 = xor i1 %tmp, i1 %tmp_115" [top.cpp:42]   --->   Operation 92 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%select_ln42 = select i1 %and_ln42, i24 8388607, i24 8388608" [top.cpp:42]   --->   Operation 93 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln42_1 = select i1 %xor_ln42_1, i24 %select_ln42, i24 %add_ln42" [top.cpp:42]   --->   Operation 94 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i24 %select_ln42_1" [top.cpp:44]   --->   Operation 95 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.10ns)   --->   "%add_ln44 = add i25 %sext_ln44, i25 65536" [top.cpp:44]   --->   Operation 96 'add' 'add_ln44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln44, i32 24" [top.cpp:44]   --->   Operation 97 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%trunc_ln44 = trunc i25 %add_ln44" [top.cpp:44]   --->   Operation 98 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln44, i32 23" [top.cpp:44]   --->   Operation 99 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%xor_ln44 = xor i1 %tmp_116, i1 1" [top.cpp:44]   --->   Operation 100 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%and_ln44 = and i1 %tmp_117, i1 %xor_ln44" [top.cpp:44]   --->   Operation 101 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%xor_ln44_1 = xor i1 %tmp_116, i1 %tmp_117" [top.cpp:44]   --->   Operation 102 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln44 = select i1 %and_ln44, i24 8388607, i24 8388608" [top.cpp:44]   --->   Operation 103 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %xor_ln44_1, i24 %select_ln44, i24 %trunc_ln44" [top.cpp:44]   --->   Operation 104 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln44 = store i24 %select_ln44_1, i8 %denom_row_addr" [top.cpp:44]   --->   Operation 105 'store' 'store_ln44' <Predicate = (icmp_ln38_1)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln38 = br void %new.latch.arrayidx176.exit" [top.cpp:38]   --->   Operation 106 'br' 'br_ln38' <Predicate = (icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln42 = store i24 %select_ln42_1, i24 %empty" [top.cpp:42]   --->   Operation 107 'store' 'store_ln42' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.body9" [top.cpp:38]   --->   Operation 108 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ denom_row]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                      (alloca           ) [ 011]
j                                                          (alloca           ) [ 010]
i                                                          (alloca           ) [ 010]
indvar_flatten                                             (alloca           ) [ 010]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specmemcore_ln0                                            (specmemcore      ) [ 000]
specinterface_ln0                                          (specinterface    ) [ 000]
store_ln0                                                  (store            ) [ 000]
store_ln36                                                 (store            ) [ 000]
store_ln38                                                 (store            ) [ 000]
store_ln0                                                  (store            ) [ 000]
br_ln0                                                     (br               ) [ 000]
indvar_flatten_load                                        (load             ) [ 000]
icmp_ln36                                                  (icmp             ) [ 010]
add_ln36_1                                                 (add              ) [ 000]
br_ln36                                                    (br               ) [ 000]
j_load                                                     (load             ) [ 000]
i_load                                                     (load             ) [ 000]
add_ln36                                                   (add              ) [ 000]
icmp_ln38                                                  (icmp             ) [ 011]
select_ln36                                                (select           ) [ 000]
select_ln36_2                                              (select           ) [ 000]
trunc_ln36                                                 (trunc            ) [ 011]
zext_ln36                                                  (zext             ) [ 000]
tmp_s                                                      (bitconcatenate   ) [ 000]
zext_ln40                                                  (zext             ) [ 000]
add_ln40                                                   (add              ) [ 000]
zext_ln40_1                                                (zext             ) [ 000]
A_addr                                                     (getelementptr    ) [ 011]
trunc_ln38                                                 (trunc            ) [ 011]
lshr_ln                                                    (partselect       ) [ 011]
switch_ln41                                                (switch           ) [ 000]
add_ln38                                                   (add              ) [ 000]
icmp_ln38_1                                                (icmp             ) [ 011]
denom_row_addr                                             (getelementptr    ) [ 011]
br_ln38                                                    (br               ) [ 000]
store_ln36                                                 (store            ) [ 000]
store_ln36                                                 (store            ) [ 000]
store_ln38                                                 (store            ) [ 000]
p_load                                                     (load             ) [ 000]
specloopname_ln0                                           (specloopname     ) [ 000]
speclooptripcount_ln0                                      (speclooptripcount) [ 000]
select_ln36_1                                              (select           ) [ 000]
specpipeline_ln39                                          (specpipeline     ) [ 000]
tmp_113                                                    (bitconcatenate   ) [ 000]
zext_ln41                                                  (zext             ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr (getelementptr    ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr   (getelementptr    ) [ 000]
a                                                          (load             ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
store_ln41                                                 (store            ) [ 000]
br_ln41                                                    (br               ) [ 000]
sext_ln42                                                  (sext             ) [ 000]
sext_ln42_1                                                (sext             ) [ 000]
add_ln42                                                   (add              ) [ 000]
add_ln42_1                                                 (add              ) [ 000]
tmp                                                        (bitselect        ) [ 000]
tmp_115                                                    (bitselect        ) [ 000]
xor_ln42                                                   (xor              ) [ 000]
and_ln42                                                   (and              ) [ 000]
xor_ln42_1                                                 (xor              ) [ 000]
select_ln42                                                (select           ) [ 000]
select_ln42_1                                              (select           ) [ 000]
sext_ln44                                                  (sext             ) [ 000]
add_ln44                                                   (add              ) [ 000]
tmp_116                                                    (bitselect        ) [ 000]
trunc_ln44                                                 (trunc            ) [ 000]
tmp_117                                                    (bitselect        ) [ 000]
xor_ln44                                                   (xor              ) [ 000]
and_ln44                                                   (and              ) [ 000]
xor_ln44_1                                                 (xor              ) [ 000]
select_ln44                                                (select           ) [ 000]
select_ln44_1                                              (select           ) [ 000]
store_ln44                                                 (store            ) [ 000]
br_ln38                                                    (br               ) [ 000]
store_ln42                                                 (store            ) [ 000]
br_ln38                                                    (br               ) [ 000]
ret_ln0                                                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="denom_row">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_36_2_VITIS_LOOP_38_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="empty_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="14" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="denom_row_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="denom_row_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln41_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln41_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="24" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln41_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln41_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="24" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln41_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln41_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="24" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln41_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln41_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="24" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln44_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="0" index="1" bw="24" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="15" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln36_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln38_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="15" slack="0"/>
<pin id="289" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln36_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="0"/>
<pin id="292" dir="0" index="1" bw="15" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln36_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln36_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln38_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln36_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln36_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln36_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln36_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln40_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln40_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln40_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln38_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="lshr_ln_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="0" index="3" bw="4" slack="0"/>
<pin id="377" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="switch_ln41_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="0" index="3" bw="3" slack="0"/>
<pin id="387" dir="0" index="4" bw="3" slack="0"/>
<pin id="388" dir="0" index="5" bw="3" slack="0"/>
<pin id="389" dir="0" index="6" bw="3" slack="0"/>
<pin id="390" dir="0" index="7" bw="2" slack="0"/>
<pin id="391" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln41/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln38_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln38_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln36_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln36_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln38_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="1"/>
<pin id="429" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln36_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="24" slack="0"/>
<pin id="434" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_113_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="1"/>
<pin id="440" dir="0" index="2" bw="3" slack="1"/>
<pin id="441" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln41_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln42_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln42_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="24" slack="0"/>
<pin id="461" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln42_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="24" slack="0"/>
<pin id="466" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln42_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="24" slack="0"/>
<pin id="471" dir="0" index="1" bw="24" slack="0"/>
<pin id="472" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="25" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_115_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="24" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_115/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln42_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln42_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln42_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42_1/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln42_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="24" slack="0"/>
<pin id="512" dir="0" index="2" bw="24" slack="0"/>
<pin id="513" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln42_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="24" slack="0"/>
<pin id="520" dir="0" index="2" bw="24" slack="0"/>
<pin id="521" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln44_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="24" slack="0"/>
<pin id="527" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln44_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="24" slack="0"/>
<pin id="531" dir="0" index="1" bw="18" slack="0"/>
<pin id="532" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_116_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="25" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_116/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln44_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="25" slack="0"/>
<pin id="545" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_117_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="25" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_117/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln44_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="and_ln44_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln44_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln44_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="24" slack="0"/>
<pin id="576" dir="0" index="2" bw="24" slack="0"/>
<pin id="577" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln44_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="24" slack="0"/>
<pin id="584" dir="0" index="2" bw="24" slack="0"/>
<pin id="585" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln42_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="24" slack="0"/>
<pin id="592" dir="0" index="1" bw="24" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="empty_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="602" class="1005" name="j_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="609" class="1005" name="i_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="616" class="1005" name="indvar_flatten_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="0"/>
<pin id="618" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="626" class="1005" name="icmp_ln38_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="631" class="1005" name="trunc_ln36_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="636" class="1005" name="A_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="1"/>
<pin id="638" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="trunc_ln38_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="1"/>
<pin id="643" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="645" class="1005" name="lshr_ln_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln38_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="denom_row_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="1"/>
<pin id="656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="denom_row_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="137" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="137" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="185" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="137" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="178" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="137" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="171" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="137" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="164" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="137" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="157" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="137" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="150" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="137" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="199" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="287" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="302" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="302" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="314" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="308" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="305" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="328" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="336" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="320" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="345" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="371"><net_src comp="320" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="320" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="392"><net_src comp="368" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="382" pin=4"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="382" pin=5"/></net>

<net id="398"><net_src comp="80" pin="0"/><net_sink comp="382" pin=6"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="382" pin=7"/></net>

<net id="404"><net_src comp="320" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="296" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="328" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="400" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="96" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="437" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="454"><net_src comp="443" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="458"><net_src comp="430" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="137" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="137" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="430" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="455" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="100" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="463" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="104" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="475" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="106" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="483" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="475" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="483" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="497" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="110" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="503" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="509" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="463" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="112" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="98" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="529" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="104" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="535" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="106" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="547" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="535" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="547" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="561" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="108" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="110" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="567" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="573" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="543" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="594"><net_src comp="517" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="114" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="605"><net_src comp="118" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="612"><net_src comp="122" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="619"><net_src comp="126" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="629"><net_src comp="314" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="634"><net_src comp="336" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="639"><net_src comp="130" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="644"><net_src comp="368" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="372" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="653"><net_src comp="406" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="143" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc | {2 }
	Port: denom_row | {2 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3 : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln36 : 1
		store_ln38 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln36 : 2
		add_ln36_1 : 2
		br_ln36 : 3
		j_load : 1
		i_load : 1
		add_ln36 : 2
		icmp_ln38 : 2
		select_ln36 : 3
		select_ln36_2 : 3
		trunc_ln36 : 4
		zext_ln36 : 4
		tmp_s : 5
		zext_ln40 : 4
		add_ln40 : 6
		zext_ln40_1 : 7
		A_addr : 8
		trunc_ln38 : 4
		lshr_ln : 4
		a : 9
		switch_ln41 : 5
		add_ln38 : 4
		icmp_ln38_1 : 5
		denom_row_addr : 5
		br_ln38 : 6
		store_ln36 : 3
		store_ln36 : 4
		store_ln38 : 5
	State 2
		select_ln36_1 : 1
		zext_ln41 : 1
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr : 2
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr : 2
		store_ln41 : 3
		store_ln41 : 3
		store_ln41 : 3
		store_ln41 : 3
		store_ln41 : 3
		store_ln41 : 3
		store_ln41 : 3
		store_ln41 : 3
		sext_ln42 : 2
		sext_ln42_1 : 1
		add_ln42 : 2
		add_ln42_1 : 3
		tmp : 4
		tmp_115 : 3
		xor_ln42 : 5
		and_ln42 : 5
		xor_ln42_1 : 5
		select_ln42 : 5
		select_ln42_1 : 6
		sext_ln44 : 7
		add_ln44 : 8
		tmp_116 : 9
		trunc_ln44 : 9
		tmp_117 : 9
		xor_ln44 : 10
		and_ln44 : 10
		xor_ln44_1 : 10
		select_ln44 : 10
		select_ln44_1 : 11
		store_ln44 : 12
		store_ln42 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln36_1_fu_296  |    0    |    22   |
|          |    add_ln36_fu_308   |    0    |    16   |
|          |    add_ln40_fu_357   |    0    |    21   |
|    add   |    add_ln38_fu_400   |    0    |    14   |
|          |    add_ln42_fu_463   |    0    |    31   |
|          |   add_ln42_1_fu_469  |    0    |    31   |
|          |    add_ln44_fu_529   |    0    |    31   |
|----------|----------------------|---------|---------|
|          |  select_ln36_fu_320  |    0    |    7    |
|          | select_ln36_2_fu_328 |    0    |    8    |
|          | select_ln36_1_fu_430 |    0    |    24   |
|  select  |  select_ln42_fu_509  |    0    |    24   |
|          | select_ln42_1_fu_517 |    0    |    24   |
|          |  select_ln44_fu_573  |    0    |    24   |
|          | select_ln44_1_fu_581 |    0    |    24   |
|----------|----------------------|---------|---------|
|          |   icmp_ln36_fu_290   |    0    |    22   |
|   icmp   |   icmp_ln38_fu_314   |    0    |    14   |
|          |  icmp_ln38_1_fu_406  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |    xor_ln42_fu_491   |    0    |    2    |
|    xor   |   xor_ln42_1_fu_503  |    0    |    2    |
|          |    xor_ln44_fu_555   |    0    |    2    |
|          |   xor_ln44_1_fu_567  |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln42_fu_497   |    0    |    2    |
|          |    and_ln44_fu_561   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   trunc_ln36_fu_336  |    0    |    0    |
|   trunc  |   trunc_ln38_fu_368  |    0    |    0    |
|          |   trunc_ln44_fu_543  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln36_fu_340   |    0    |    0    |
|   zext   |   zext_ln40_fu_353   |    0    |    0    |
|          |  zext_ln40_1_fu_363  |    0    |    0    |
|          |   zext_ln41_fu_443   |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_345     |    0    |    0    |
|          |    tmp_113_fu_437    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    lshr_ln_fu_372    |    0    |    0    |
|----------|----------------------|---------|---------|
|  switch  |  switch_ln41_fu_382  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln42_fu_455   |    0    |    0    |
|   sext   |  sext_ln42_1_fu_459  |    0    |    0    |
|          |   sext_ln44_fu_525   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_475      |    0    |    0    |
| bitselect|    tmp_115_fu_483    |    0    |    0    |
|          |    tmp_116_fu_535    |    0    |    0    |
|          |    tmp_117_fu_547    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   363   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_636    |   14   |
|denom_row_addr_reg_654|    8   |
|     empty_reg_595    |   24   |
|       i_reg_609      |    9   |
|  icmp_ln38_1_reg_650 |    1   |
|   icmp_ln38_reg_626  |    1   |
|indvar_flatten_reg_616|   15   |
|       j_reg_602      |    7   |
|    lshr_ln_reg_645   |    3   |
|  trunc_ln36_reg_631  |    8   |
|  trunc_ln38_reg_641  |    3   |
+----------------------+--------+
|         Total        |   93   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   363  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   93   |   372  |
+-----------+--------+--------+--------+
