<annotationInfo>
<item  id="11" filename="multest.cc" linenumber="100" name="icmp_ln100" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln100_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="13" filename="multest.cc" linenumber="100" name="j" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="j_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="16" filename="multest.cc" linenumber="100" name="zext_ln100" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln100_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="24" filename="multest.cc" linenumber="103" name="icmp_ln103" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln103_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="26" filename="multest.cc" linenumber="103" name="j_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="j_2_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="29" filename="multest.cc" linenumber="111" name="zext_ln111_3" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln111_3_fu_347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="35" filename="multest.cc" linenumber="106" name="icmp_ln106" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln106_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="37" filename="multest.cc" linenumber="106" name="add_ln106" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln106_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="40" filename="multest.cc" linenumber="106" name="zext_ln106" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln106_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="43" filename="multest.cc" linenumber="109" name="add_ln109" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln109_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="44" filename="multest.cc" linenumber="111" name="zext_ln111_4" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln111_4_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="47" filename="multest.cc" linenumber="111" name="zext_ln111" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="grp_fu_388_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="49" filename="multest.cc" linenumber="111" name="zext_ln111_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="grp_fu_388_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="50" filename="multest.cc" linenumber="111" name="mul_ln111" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="karastuba_mul_mulbkb_U1" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="51" filename="multest.cc" linenumber="111" name="zext_ln111_5" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln111_5_fu_394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="54" filename="multest.cc" linenumber="111" name="zext_ln111_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln111_2_fu_411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="55" filename="multest.cc" linenumber="111" name="add_ln111" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln111_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="56" filename="multest.cc" linenumber="111" name="trunc_ln111" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="trunc_ln111_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="57" filename="multest.cc" linenumber="111" name="k" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="k_fu_415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="58" filename="multest.cc" linenumber="112" name="add_ln112" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln112_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="60" filename="multest.cc" linenumber="113" name="trunc_ln2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="k_1_reg_192" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="64" filename="multest.cc" linenumber="116" name="icmp_ln116" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln116_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="67" filename="multest.cc" linenumber="118" name="xor_ln118" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="xor_ln118_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="68" filename="multest.cc" linenumber="118" name="zext_ln118" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln118_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="71" filename="multest.cc" linenumber="119" name="add_ln119" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln119_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="77" filename="multest.cc" linenumber="124" name="icmp_ln124" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln124_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="85" filename="multest.cc" linenumber="128" name="icmp_ln128" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln128_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="87" filename="multest.cc" linenumber="128" name="i" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="i_fu_465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="90" filename="multest.cc" linenumber="128" name="zext_ln128" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln128_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="93" filename="multest.cc" linenumber="131" name="zext_ln131" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln131_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="96" filename="multest.cc" linenumber="132" name="zext_ln132" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln132_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="97" filename="multest.cc" linenumber="132" name="zext_ln132_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln132_1_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="100" filename="multest.cc" linenumber="131" name="zext_ln131_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln131_1_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="101" filename="multest.cc" linenumber="131" name="zext_ln131_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln131_2_fu_505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="102" filename="multest.cc" linenumber="132" name="add_ln132" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln132_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="103" filename="multest.cc" linenumber="132" name="zext_ln132_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln132_2_fu_509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="104" filename="multest.cc" linenumber="132" name="tmp" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="tmp_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="105" filename="multest.cc" linenumber="133" name="add_ln133_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln133_1_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="106" filename="multest.cc" linenumber="133" name="add_ln133" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="w_digits_data_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="108" filename="multest.cc" linenumber="134" name="trunc_ln3" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="tmp_0_reg_227" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="110" filename="multest.cc" linenumber="128" name="j_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="j_1_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="116" filename="multest.cc" linenumber="138" name="zext_ln138" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln138_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="117" filename="multest.cc" linenumber="138" name="icmp_ln138" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln138_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="125" filename="multest.cc" linenumber="142" name="icmp_ln142" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="icmp_ln142_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="127" filename="multest.cc" linenumber="142" name="i_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="i_1_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="130" filename="multest.cc" linenumber="142" name="zext_ln142" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln142_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="133" filename="multest.cc" linenumber="145" name="zext_ln145" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln145_fu_562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="136" filename="multest.cc" linenumber="146" name="zext_ln146" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln146_fu_578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="137" filename="multest.cc" linenumber="146" name="zext_ln146_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln146_1_fu_567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="140" filename="multest.cc" linenumber="145" name="zext_ln145_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln145_1_fu_582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="141" filename="multest.cc" linenumber="145" name="zext_ln145_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln145_2_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="142" filename="multest.cc" linenumber="146" name="add_ln146" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln146_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="143" filename="multest.cc" linenumber="146" name="zext_ln146_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln146_2_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="144" filename="multest.cc" linenumber="146" name="tmp_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="tmp_2_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="145" filename="multest.cc" linenumber="147" name="add_ln147_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln147_1_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="146" filename="multest.cc" linenumber="147" name="add_ln147" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln147_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="148" filename="multest.cc" linenumber="148" name="trunc_ln5" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="tmp5_0_reg_262" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="150" filename="multest.cc" linenumber="142" name="j_3" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="j_3_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="153" filename="multest.cc" linenumber="150" name="zext_ln150" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln150_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="154" filename="multest.cc" linenumber="150" name="add_ln150" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln150_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="158" filename="multest.cc" linenumber="152" name="zext_ln152" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="zext_ln152_fu_641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="159" filename="multest.cc" linenumber="152" name="zext_ln152_1" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="mul_ln152_fu_651_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="160" filename="multest.cc" linenumber="152" name="zext_ln152_2" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="mul_ln152_fu_651_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="161" filename="multest.cc" linenumber="152" name="mul_ln152" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="mul_ln152_fu_651_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="7" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="162" filename="multest.cc" linenumber="152" name="add_ln152" contextFuncName="mul_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="mul_I_O" rtlName="add_ln152_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="6" filename="multest.cc" linenumber="227" name="add0_digits_data" contextFuncName="karastuba_mul_template_z1&lt;16, 32&gt;" moduleName="karastuba_mul_templa" rtlName="add0_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="7" filename="multest.cc" linenumber="229" name="add1_digits_data" contextFuncName="karastuba_mul_template_z1&lt;16, 32&gt;" moduleName="karastuba_mul_templa" rtlName="add1_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="12" filename="multest.cc" linenumber="51" name="icmp_ln51" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="icmp_ln51_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="14" filename="multest.cc" linenumber="51" name="i" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="i_fu_198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="17" filename="multest.cc" linenumber="51" name="zext_ln51" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln51_fu_224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="20" filename="multest.cc" linenumber="56" name="zext_ln56" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln56_fu_204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="23" filename="multest.cc" linenumber="57" name="zext_ln57" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln57_fu_210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="26" filename="multest.cc" linenumber="56" name="zext_ln56_1" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln56_1_fu_214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="27" filename="multest.cc" linenumber="56" name="zext_ln56_3" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln56_3_fu_228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="28" filename="multest.cc" linenumber="57" name="add_ln57" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="add_ln57_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="29" filename="multest.cc" linenumber="57" name="zext_ln57_1" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln57_1_fu_232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="30" filename="multest.cc" linenumber="57" name="tmp" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="tmp_fu_235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="31" filename="multest.cc" linenumber="58" name="add_ln58_2" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="add_ln58_2_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="32" filename="multest.cc" linenumber="58" name="add_ln58" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="add0_digits_data_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="35" filename="multest.cc" linenumber="59" name="trunc_ln" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="tmp_0_i_reg_134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="43" filename="multest.cc" linenumber="51" name="icmp_ln51_1" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="icmp_ln51_1_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="45" filename="multest.cc" linenumber="51" name="i_7" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="i_7_fu_268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="48" filename="multest.cc" linenumber="51" name="zext_ln51_1" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln51_1_fu_294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="51" filename="multest.cc" linenumber="56" name="zext_ln56_2" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln56_2_fu_274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="54" filename="multest.cc" linenumber="57" name="zext_ln57_2" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln57_2_fu_280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="57" filename="multest.cc" linenumber="56" name="zext_ln56_4" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln56_4_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="58" filename="multest.cc" linenumber="56" name="zext_ln56_5" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln56_5_fu_298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="59" filename="multest.cc" linenumber="57" name="add_ln57_2" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="add_ln57_2_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="60" filename="multest.cc" linenumber="57" name="zext_ln57_3" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="zext_ln57_3_fu_302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="61" filename="multest.cc" linenumber="57" name="tmp_6" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="tmp_6_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="62" filename="multest.cc" linenumber="58" name="add_ln58_3" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="add_ln58_3_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="63" filename="multest.cc" linenumber="58" name="add_ln58_1" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="add1_digits_data_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="66" filename="multest.cc" linenumber="59" name="trunc_ln59_1" contextFuncName="add_I_O&lt;Bignum&lt;8, 32&gt;, Bignum&lt;8, 32&gt; &gt;" moduleName="karastuba_mul_templa" rtlName="tmp_0_i1_reg_157" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="70" filename="multest.cc" linenumber="214" name="res_tmp_bits_write_a" contextFuncName="karastuba_mul_template&lt;8, 32&gt;" moduleName="karastuba_mul_templa" rtlName="grp_mul_I_O_fu_180" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="10" filename="multest.cc" linenumber="162" name="icmp_ln162" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="icmp_ln162_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="14" filename="multest.cc" linenumber="162" name="zext_ln162" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln162_fu_260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="17" filename="multest.cc" linenumber="162" name="j" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="j_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="23" filename="multest.cc" linenumber="164" name="icmp_ln164" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="icmp_ln164_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="25" filename="multest.cc" linenumber="164" name="i" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="i_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="28" filename="multest.cc" linenumber="164" name="zext_ln164" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln164_fu_283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="40" filename="multest.cc" linenumber="169" name="icmp_ln169" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="icmp_ln169_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="42" filename="multest.cc" linenumber="169" name="i_10" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="i_10_fu_294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="45" filename="multest.cc" linenumber="169" name="zext_ln169" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln169_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="48" filename="multest.cc" linenumber="174" name="zext_ln174" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln174_fu_311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="51" filename="multest.cc" linenumber="175" name="zext_ln175" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln175_fu_316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="52" filename="multest.cc" linenumber="175" name="zext_ln175_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln175_1_fu_300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="55" filename="multest.cc" linenumber="174" name="zext_ln174_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln174_1_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="56" filename="multest.cc" linenumber="174" name="zext_ln174_2" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln174_2_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="57" filename="multest.cc" linenumber="175" name="add_ln175" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln175_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="58" filename="multest.cc" linenumber="175" name="zext_ln175_2" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln175_2_fu_338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="59" filename="multest.cc" linenumber="175" name="tmp" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="tmp_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="60" filename="multest.cc" linenumber="176" name="add_ln176_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln176_1_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="61" filename="multest.cc" linenumber="176" name="add_ln176" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln176_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="63" filename="multest.cc" linenumber="177" name="trunc_ln" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="trunc_ln_reg_539" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="64" filename="multest.cc" linenumber="178" name="j_4" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="j_4_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="70" filename="multest.cc" linenumber="180" name="zext_ln180" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln180_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="71" filename="multest.cc" linenumber="180" name="add_ln180" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln180_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="72" filename="multest.cc" linenumber="180" name="sext_ln180" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="sext_ln180_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="73" filename="multest.cc" linenumber="180" name="add_ln180_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln180_1_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="80" filename="multest.cc" linenumber="185" name="icmp_ln185" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="icmp_ln185_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="82" filename="multest.cc" linenumber="185" name="i_11" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="i_11_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="85" filename="multest.cc" linenumber="185" name="zext_ln185" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln185_fu_429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="88" filename="multest.cc" linenumber="190" name="zext_ln190" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln190_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="91" filename="multest.cc" linenumber="191" name="zext_ln191" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln191_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="92" filename="multest.cc" linenumber="191" name="zext_ln191_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln191_1_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="95" filename="multest.cc" linenumber="190" name="zext_ln190_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln190_1_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="96" filename="multest.cc" linenumber="190" name="zext_ln190_2" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln190_2_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="97" filename="multest.cc" linenumber="191" name="add_ln191" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln191_fu_423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="98" filename="multest.cc" linenumber="191" name="zext_ln191_2" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="zext_ln191_2_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="99" filename="multest.cc" linenumber="191" name="tmp_7" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="tmp_7_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="100" filename="multest.cc" linenumber="192" name="add_ln192_1" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln192_1_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="101" filename="multest.cc" linenumber="192" name="add_ln192" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="add_ln192_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="103" filename="multest.cc" linenumber="193" name="trunc_ln8" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="trunc_ln8_reg_594" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="104" filename="multest.cc" linenumber="194" name="j_5" contextFuncName="CAT_I_I_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt;, Bignum&lt;32, 32&gt; &gt;" moduleName="CAT_I_I_I_O" rtlName="j_5_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="4" filename="multest.cc" linenumber="244" name="lhs0_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="lhs0_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="5" filename="multest.cc" linenumber="244" name="lhs1_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="lhs1_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="6" filename="multest.cc" linenumber="244" name="rhs0_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="rhs0_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="7" filename="multest.cc" linenumber="244" name="rhs1_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="rhs1_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="8" filename="multest.cc" linenumber="244" name="lhs0_tmp_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="lhs0_tmp_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="9" filename="multest.cc" linenumber="244" name="lhs1_tmp_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="lhs1_tmp_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="10" filename="multest.cc" linenumber="244" name="rhs0_tmp_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="rhs0_tmp_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="11" filename="multest.cc" linenumber="244" name="rhs1_tmp_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="rhs1_tmp_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="12" filename="multest.cc" linenumber="252" name="z0_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="z0_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="13" filename="multest.cc" linenumber="254" name="z2_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="z2_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="15" filename="multest.cc" linenumber="261" name="add2_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="add2_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="16" filename="multest.cc" linenumber="263" name="z1_digits_data" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="z1_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="20" filename="multest.cc" linenumber="246" name="icmp_ln246" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="icmp_ln246_fu_468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="22" filename="multest.cc" linenumber="246" name="i" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="i_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="25" filename="multest.cc" linenumber="246" name="zext_ln246" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln246_fu_480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="37" filename="multest.cc" linenumber="247" name="icmp_ln247" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="icmp_ln247_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="39" filename="multest.cc" linenumber="247" name="i_2" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="i_2_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="42" filename="multest.cc" linenumber="247" name="xor_ln247" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="xor_ln247_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="43" filename="multest.cc" linenumber="247" name="zext_ln247" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln247_fu_503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="46" filename="multest.cc" linenumber="247" name="zext_ln247_1" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln247_1_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="56" filename="multest.cc" linenumber="248" name="icmp_ln248" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="icmp_ln248_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="58" filename="multest.cc" linenumber="248" name="i_3" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="i_3_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="61" filename="multest.cc" linenumber="248" name="zext_ln248" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln248_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="73" filename="multest.cc" linenumber="249" name="icmp_ln249" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="icmp_ln249_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="75" filename="multest.cc" linenumber="249" name="i_4" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="i_4_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="78" filename="multest.cc" linenumber="249" name="xor_ln249" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="xor_ln249_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="79" filename="multest.cc" linenumber="249" name="zext_ln249" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln249_fu_549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="82" filename="multest.cc" linenumber="249" name="zext_ln249_1" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln249_1_fu_554_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="89" filename="multest.cc" linenumber="214" name="res_tmp_bits_write_a" contextFuncName="karastuba_mul_template&lt;8, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="grp_mul_I_O_fu_436" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="90" filename="multest.cc" linenumber="214" name="res_tmp_bits_write_a_1" contextFuncName="karastuba_mul_template&lt;8, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="grp_mul_I_O_fu_447" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="91" filename="multest.cc" linenumber="257" name="cross_mul_tmp_bits" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="grp_karastuba_mul_templa_fu_427" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="92" filename="multest.cc" linenumber="257" name="zext_ln257" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln257_fu_560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="97" filename="multest.cc" linenumber="51" name="icmp_ln51" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="icmp_ln51_fu_564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="99" filename="multest.cc" linenumber="51" name="i_5" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="i_5_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="102" filename="multest.cc" linenumber="51" name="zext_ln51" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln51_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="105" filename="multest.cc" linenumber="56" name="zext_ln56" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln56_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="108" filename="multest.cc" linenumber="57" name="zext_ln57" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln57_fu_582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="111" filename="multest.cc" linenumber="56" name="zext_ln56_1" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln56_1_fu_586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="112" filename="multest.cc" linenumber="56" name="zext_ln56_2" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln56_2_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="113" filename="multest.cc" linenumber="57" name="add_ln57" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="add_ln57_fu_590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="114" filename="multest.cc" linenumber="57" name="zext_ln57_1" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln57_1_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="115" filename="multest.cc" linenumber="57" name="tmp" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="tmp_fu_607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="116" filename="multest.cc" linenumber="58" name="add_ln58_1" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="add_ln58_1_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="117" filename="multest.cc" linenumber="58" name="add_ln58" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="add2_digits_data_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="120" filename="multest.cc" linenumber="59" name="trunc_ln" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="tmp_0_i_reg_381" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="124" filename="multest.cc" linenumber="61" name="zext_ln61" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln61_fu_634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="125" filename="multest.cc" linenumber="61" name="zext_ln61_1" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln61_1_fu_638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="126" filename="multest.cc" linenumber="61" name="zext_ln61_2" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln61_2_fu_641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="127" filename="multest.cc" linenumber="61" name="add_ln61" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="add_ln61_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="128" filename="multest.cc" linenumber="61" name="zext_ln61_3" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln61_3_fu_650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="129" filename="multest.cc" linenumber="61" name="add2_tmp_bits" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="add2_tmp_bits_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="130" filename="multest.cc" linenumber="61" name="zext_ln61_4" contextFuncName="add_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln61_4_fu_660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="135" filename="multest.cc" linenumber="74" name="exitcond_i" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="exitcond_i_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="137" filename="multest.cc" linenumber="74" name="i_6" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="i_6_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="142" filename="multest.cc" linenumber="77" name="zext_ln77" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln77_fu_676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="145" filename="multest.cc" linenumber="77" name="zext_ln77_1" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln77_1_fu_682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="148" filename="multest.cc" linenumber="78" name="zext_ln78" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="zext_ln78_fu_686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="149" filename="multest.cc" linenumber="78" name="tmp_3" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="tmp_3_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="150" filename="multest.cc" linenumber="79" name="select_ln79" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="select_ln79_fu_696_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="151" filename="multest.cc" linenumber="79" name="select_ln79_1" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="select_ln79_1_fu_704_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="152" filename="multest.cc" linenumber="79" name="trunc_ln79" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="trunc_ln79_fu_712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="153" filename="multest.cc" linenumber="79" name="tmp_4" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="tmp_4_fu_715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="154" filename="multest.cc" linenumber="81" name="tmp_5" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="needDown_0_i_reg_404" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="155" filename="multest.cc" linenumber="84" name="add_ln84" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="z1_digits_data_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="161" filename="multest.cc" linenumber="81" name="empty_21" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="empty_21_fu_735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="162" filename="multest.cc" linenumber="92" name="add_ln92" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="add_ln92_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="163" filename="multest.cc" linenumber="92" name="sext_ln92" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="sext_ln92_fu_748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="164" filename="multest.cc" linenumber="92" name="z1_tmp_bits" contextFuncName="sub_I_O&lt;Bignum&lt;16, 32&gt;, Bignum&lt;16, 32&gt; &gt;" moduleName="karastuba_mul_templa.1" rtlName="z1_tmp_bits_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="165" filename="multest.cc" linenumber="266" name="_ln266" contextFuncName="karastuba_mul_template&lt;16, 32&gt;" moduleName="karastuba_mul_templa.1" rtlName="grp_CAT_I_I_I_O_fu_458" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"&gt;&lt;\/item&gt;
<item  id="6" filename="multest.cc" linenumber="312" name="lhs_digits_data" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="lhs_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="7" filename="multest.cc" linenumber="313" name="rhs_digits_data" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="rhs_digits_data_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="15" filename="multest.cc" linenumber="317" name="icmp_ln317" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="icmp_ln317_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="17" filename="multest.cc" linenumber="317" name="i" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="i_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="22" filename="multest.cc" linenumber="320" name="zext_ln320" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="zext_ln320_fu_188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="32" filename="multest.cc" linenumber="322" name="icmp_ln322" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="icmp_ln322_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="39" filename="multest.cc" linenumber="325" name="add_ln325" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="add_ln325_fu_199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="40" filename="multest.cc" linenumber="325" name="zext_ln325" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="zext_ln325_fu_205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="44" filename="multest.cc" linenumber="322" name="i_8" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="i_8_fu_210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="47" filename="multest.cc" linenumber="329" name="_ln329" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="grp_karastuba_mul_templa_1_fu_169" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="51" filename="multest.cc" linenumber="331" name="icmp_ln331" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="icmp_ln331_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="53" filename="multest.cc" linenumber="331" name="i_9" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="i_9_fu_222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
<item  id="58" filename="multest.cc" linenumber="334" name="zext_ln334" contextFuncName="karastuba_mul" moduleName="karastuba_mul" rtlName="zext_ln334_fu_228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation"><\/item>
</annotationInfo>
