Code:

• Design Module

module srff(q,qb,r,s,clk);
input r,s,clk;
output q,qb;
wire a,b;
nand a1(a,r,clk);
nand a2(b,s,clk);
nand n1(q,a,qb);
nand n2(qb,b,q);
endmodule


• TestBench

module tb;
reg r,s,clk;
wire q,qb;
srff r1(q,qb,r,s,clk);
initial
clk=1'b0;
always #30
clk=~clk;
initial
begin
r=1'b0;s=1'b0;
#30
r=1'b1;s=1'b0;
#30
r=1'b0;s=1'b1;
#30
r=1'b1;s=1'b1;
#30
$finish;
end
endmodule