#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 29 17:08:29 2021
# Process ID: 10044
# Current directory: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1
# Command line: vivado -log double_iq_pid_vco_pidv3_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_iq_pid_vco_pidv3_axi_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/double_iq_pid_vco_pidv3_axi_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source double_iq_pid_vco_pidv3_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_iq_pid_vco_pidv3_axi_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10627 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1846.305 ; gain = 200.715 ; free physical = 2651 ; free virtual = 28663
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'double_iq_pid_vco_pidv3_axi_0_0' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/synth/double_iq_pid_vco_pidv3_axi_0_0.vhd:96]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter PSR bound to: 13 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter ISR bound to: 19 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter DSR bound to: 1 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'pidv3_axi' declared at '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi.vhd:10' bound to instance 'U0' of component 'pidv3_axi' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/synth/double_iq_pid_vco_pidv3_axi_0_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi.vhd:64]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter PSR bound to: 13 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter ISR bound to: 19 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter DSR bound to: 1 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_logic' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_logic.vhd:37]
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter PSR bound to: 13 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter ISR bound to: 19 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter DSR bound to: 1 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_logic' (1#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_logic.vhd:37]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_sync_vector' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_sync_vector' (2#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_sync_vector__parameterized0' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_sync_vector__parameterized0' (2#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_sync_vector__parameterized1' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_sync_vector__parameterized1' (2#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_vector.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_sync_bit' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_bit.vhd:19]
	Parameter stages bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_bit.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_sync_bit' (3#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_sync_bit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_comm' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_comm.vhd:40]
	Parameter P_SIZE bound to: 14 - type: integer 
	Parameter I_SIZE bound to: 18 - type: integer 
	Parameter D_SIZE bound to: 14 - type: integer 
	Parameter SETPOINT_SIZE bound to: 14 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_comm' (4#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_comm.vhd:40]
INFO: [Synth 8-638] synthesizing module 'pidv3_axi_handComm' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_handComm.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi_handComm' (5#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_handComm.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'pidv3_axi' (6#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'double_iq_pid_vco_pidv3_axi_0_0' (7#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/synth/double_iq_pid_vco_pidv3_axi_0_0.vhd:96]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pidv3_axi_handComm has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[31]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[30]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[29]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[28]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[27]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[26]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[25]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[24]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[23]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[22]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[21]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[20]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[19]
WARNING: [Synth 8-3331] design pidv3_axi_comm has unconnected port writedata_i[18]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[13]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[12]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[11]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[10]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[9]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[8]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[7]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[6]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[5]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[4]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[3]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[2]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[1]
WARNING: [Synth 8-3331] design pidv3_axi_logic has unconnected port kd_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1911.023 ; gain = 265.434 ; free physical = 2549 ; free virtual = 28566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.023 ; gain = 265.434 ; free physical = 2532 ; free virtual = 28546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.023 ; gain = 265.434 ; free physical = 2532 ; free virtual = 28546
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1911.023 ; gain = 0.000 ; free physical = 2526 ; free virtual = 28541
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.758 ; gain = 0.000 ; free physical = 2442 ; free virtual = 28456
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2050.727 ; gain = 2.969 ; free physical = 2438 ; free virtual = 28452
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 2110 ; free virtual = 28123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 2110 ; free virtual = 28123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/int_rst_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/sign_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/int_rst_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/sign_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/input_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kd_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/ki_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/kp_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/septpoint_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_pidv3_axi_0_0/pidv3_axi.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 2121 ; free virtual = 28135
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_logic.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 2108 ; free virtual = 28127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 16    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pidv3_axi_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pidv3_axi_sync_vector 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module pidv3_axi_sync_vector__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module pidv3_axi_sync_vector__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
Module pidv3_axi_sync_vector__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module pidv3_axi_sync_vector__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 4     
Module pidv3_axi_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pidv3_axi_sync_bit__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pidv3_axi_comm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 7     
Module pidv3_axi_handComm 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module pidv3_axi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'pidv3_axiLogic/error_s_reg[14:0]' into 'pidv3_axiLogic/error_s_reg[14:0]' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_logic.vhd:86]
INFO: [Synth 8-4471] merging register 'pidv3_axiLogic/I_temp_s_reg[32:0]' into 'pidv3_axiLogic/I_temp_s_reg[32:0]' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/3e87/hdl/pidv3_axi_logic.vhd:125]
DSP Report: Generating DSP pidv3_axiLogic/I_sum_s, operation Mode is: C'+A2*B.
DSP Report: register pidv3_axiLogic/error_s_reg is absorbed into DSP pidv3_axiLogic/I_sum_s.
DSP Report: register pidv3_axiLogic/I_temp_s_reg is absorbed into DSP pidv3_axiLogic/I_sum_s.
DSP Report: operator pidv3_axiLogic/I_sum_s is absorbed into DSP pidv3_axiLogic/I_sum_s.
DSP Report: operator pidv3_axiLogic/I_sum_s0 is absorbed into DSP pidv3_axiLogic/I_sum_s.
DSP Report: Generating DSP pidv3_axiLogic/P_temp_s, operation Mode is: A2*B.
DSP Report: register pidv3_axiLogic/error_s_reg is absorbed into DSP pidv3_axiLogic/P_temp_s.
DSP Report: operator pidv3_axiLogic/P_temp_s is absorbed into DSP pidv3_axiLogic/P_temp_s.
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[13]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[12]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[11]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[10]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[9]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[8]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[7]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[6]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[5]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[4]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[3]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[2]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[1]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port kd_i[0]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design pidv3_axi has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[13]' (FDRE) to 'U0/comm_inst/readdata_s_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[18]' (FDRE) to 'U0/comm_inst/readdata_s_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[19]' (FDRE) to 'U0/comm_inst/readdata_s_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[20]' (FDRE) to 'U0/comm_inst/readdata_s_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[21]' (FDRE) to 'U0/comm_inst/readdata_s_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[22]' (FDRE) to 'U0/comm_inst/readdata_s_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[23]' (FDRE) to 'U0/comm_inst/readdata_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[24]' (FDRE) to 'U0/comm_inst/readdata_s_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[25]' (FDRE) to 'U0/comm_inst/readdata_s_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[26]' (FDRE) to 'U0/comm_inst/readdata_s_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[27]' (FDRE) to 'U0/comm_inst/readdata_s_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[28]' (FDRE) to 'U0/comm_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[29]' (FDRE) to 'U0/comm_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/comm_inst/readdata_s_reg[30]' (FDRE) to 'U0/comm_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 1722 ; free virtual = 27740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pidv3_axi_logic | C'+A2*B     | 15     | 18     | 33     | -      | 34     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pidv3_axi_logic | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:43 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 460 ; free virtual = 26479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:44 . Memory (MB): peak = 2050.727 ; gain = 405.137 ; free physical = 490 ; free virtual = 26509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:45 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 443 ; free virtual = 26466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:57 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 268 ; free virtual = 26288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 268 ; free virtual = 26288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 265 ; free virtual = 26285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 264 ; free virtual = 26284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 264 ; free virtual = 26284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 264 ; free virtual = 26284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     9|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |    21|
|6     |LUT3      |    70|
|7     |LUT4      |    59|
|8     |LUT5      |    38|
|9     |LUT6      |    16|
|10    |FDRE      |   408|
|11    |FDSE      |     9|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+--------------------------------------+------+
|      |Instance           |Module                                |Cells |
+------+-------------------+--------------------------------------+------+
|1     |top                |                                      |   633|
|2     |  U0               |pidv3_axi                             |   633|
|3     |    comm_inst      |pidv3_axi_comm                        |    97|
|4     |    handle_comm    |pidv3_axi_handComm                    |    62|
|5     |    input_syn      |pidv3_axi_sync_vector__parameterized1 |    25|
|6     |    int_rst_syn    |pidv3_axi_sync_bit__xdcDup__1         |     4|
|7     |    kd_syn         |pidv3_axi_sync_vector__xdcDup__1      |    56|
|8     |    ki_syn         |pidv3_axi_sync_vector__parameterized0 |    90|
|9     |    kp_syn         |pidv3_axi_sync_vector__xdcDup__2      |    70|
|10    |    pidv3_axiLogic |pidv3_axi_logic                       |   150|
|11    |    septpoint_syn  |pidv3_axi_sync_vector                 |    74|
|12    |    sign_syn       |pidv3_axi_sync_bit                    |     5|
+------+-------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.734 ; gain = 413.145 ; free physical = 264 ; free virtual = 26284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:52 . Memory (MB): peak = 2058.734 ; gain = 273.441 ; free physical = 323 ; free virtual = 26343
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2058.742 ; gain = 413.145 ; free physical = 323 ; free virtual = 26343
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2058.742 ; gain = 0.000 ; free physical = 363 ; free virtual = 26383
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.742 ; gain = 0.000 ; free physical = 234 ; free virtual = 26253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:27 . Memory (MB): peak = 2058.742 ; gain = 576.375 ; free physical = 376 ; free virtual = 26395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2058.742 ; gain = 0.000 ; free physical = 377 ; free virtual = 26396
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/double_iq_pid_vco_pidv3_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_iq_pid_vco_pidv3_axi_0_0, cache-ID = 25036f838f70dd7e
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2082.746 ; gain = 0.000 ; free physical = 525 ; free virtual = 26554
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_pidv3_axi_0_0_synth_1/double_iq_pid_vco_pidv3_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_iq_pid_vco_pidv3_axi_0_0_utilization_synth.rpt -pb double_iq_pid_vco_pidv3_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 17:11:30 2021...
