
../repos/sgerbino-table-2fdd8d0/bin/table_memtest:     file format elf32-littlearm


Disassembly of section .init:

00011ee8 <.init>:
   11ee8:	push	{r3, lr}
   11eec:	bl	11ff8 <_start@@Base+0x3c>
   11ef0:	pop	{r3, pc}

Disassembly of section .plt:

00011ef4 <strcmp@plt-0x14>:
   11ef4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ef8:	ldr	lr, [pc, #4]	; 11f04 <strcmp@plt-0x4>
   11efc:	add	lr, pc, lr
   11f00:	ldr	pc, [lr, #8]!
   11f04:	strdeq	r7, [r1], -ip

00011f08 <strcmp@plt>:
   11f08:	add	ip, pc, #0, 12
   11f0c:	add	ip, ip, #94208	; 0x17000
   11f10:	ldr	pc, [ip, #252]!	; 0xfc

00011f14 <free@plt>:
   11f14:	add	ip, pc, #0, 12
   11f18:	add	ip, ip, #94208	; 0x17000
   11f1c:	ldr	pc, [ip, #244]!	; 0xf4

00011f20 <time@plt>:
   11f20:	add	ip, pc, #0, 12
   11f24:	add	ip, ip, #94208	; 0x17000
   11f28:	ldr	pc, [ip, #236]!	; 0xec

00011f2c <realloc@plt>:
   11f2c:	add	ip, pc, #0, 12
   11f30:	add	ip, ip, #94208	; 0x17000
   11f34:	ldr	pc, [ip, #228]!	; 0xe4

00011f38 <strcpy@plt>:
   11f38:	add	ip, pc, #0, 12
   11f3c:	add	ip, ip, #94208	; 0x17000
   11f40:	ldr	pc, [ip, #220]!	; 0xdc

00011f44 <malloc@plt>:
   11f44:	add	ip, pc, #0, 12
   11f48:	add	ip, ip, #94208	; 0x17000
   11f4c:	ldr	pc, [ip, #212]!	; 0xd4

00011f50 <__libc_start_main@plt>:
   11f50:	add	ip, pc, #0, 12
   11f54:	add	ip, ip, #94208	; 0x17000
   11f58:	ldr	pc, [ip, #204]!	; 0xcc

00011f5c <__gmon_start__@plt>:
   11f5c:	add	ip, pc, #0, 12
   11f60:	add	ip, ip, #94208	; 0x17000
   11f64:	ldr	pc, [ip, #196]!	; 0xc4

00011f68 <strlen@plt>:
   11f68:	add	ip, pc, #0, 12
   11f6c:	add	ip, ip, #94208	; 0x17000
   11f70:	ldr	pc, [ip, #188]!	; 0xbc

00011f74 <srand@plt>:
   11f74:	add	ip, pc, #0, 12
   11f78:	add	ip, ip, #94208	; 0x17000
   11f7c:	ldr	pc, [ip, #180]!	; 0xb4

00011f80 <snprintf@plt>:
   11f80:	add	ip, pc, #0, 12
   11f84:	add	ip, ip, #94208	; 0x17000
   11f88:	ldr	pc, [ip, #172]!	; 0xac

00011f8c <__isoc99_sscanf@plt>:
   11f8c:	add	ip, pc, #0, 12
   11f90:	add	ip, ip, #94208	; 0x17000
   11f94:	ldr	pc, [ip, #164]!	; 0xa4

00011f98 <memset@plt>:
   11f98:	add	ip, pc, #0, 12
   11f9c:	add	ip, ip, #94208	; 0x17000
   11fa0:	ldr	pc, [ip, #156]!	; 0x9c

00011fa4 <rand@plt>:
   11fa4:	add	ip, pc, #0, 12
   11fa8:	add	ip, ip, #94208	; 0x17000
   11fac:	ldr	pc, [ip, #148]!	; 0x94

00011fb0 <abort@plt>:
   11fb0:	add	ip, pc, #0, 12
   11fb4:	add	ip, ip, #94208	; 0x17000
   11fb8:	ldr	pc, [ip, #140]!	; 0x8c

Disassembly of section .text:

00011fbc <_start@@Base>:
   11fbc:	mov	fp, #0
   11fc0:	mov	lr, #0
   11fc4:	pop	{r1}		; (ldr r1, [sp], #4)
   11fc8:	mov	r2, sp
   11fcc:	push	{r2}		; (str r2, [sp, #-4]!)
   11fd0:	push	{r0}		; (str r0, [sp, #-4]!)
   11fd4:	ldr	ip, [pc, #16]	; 11fec <_start@@Base+0x30>
   11fd8:	push	{ip}		; (str ip, [sp, #-4]!)
   11fdc:	ldr	r0, [pc, #12]	; 11ff0 <_start@@Base+0x34>
   11fe0:	ldr	r3, [pc, #12]	; 11ff4 <_start@@Base+0x38>
   11fe4:	bl	11f50 <__libc_start_main@plt>
   11fe8:	bl	11fb0 <abort@plt>
   11fec:	andeq	r8, r1, r8, lsr #5
   11ff0:	andeq	r2, r1, ip, lsr #1
   11ff4:	andeq	r8, r1, r8, asr #4
   11ff8:	ldr	r3, [pc, #20]	; 12014 <_start@@Base+0x58>
   11ffc:	ldr	r2, [pc, #20]	; 12018 <_start@@Base+0x5c>
   12000:	add	r3, pc, r3
   12004:	ldr	r2, [r3, r2]
   12008:	cmp	r2, #0
   1200c:	bxeq	lr
   12010:	b	11f5c <__gmon_start__@plt>
   12014:	strdeq	r6, [r1], -r8
   12018:	andeq	r0, r0, ip, rrx
   1201c:	ldr	r0, [pc, #24]	; 1203c <_start@@Base+0x80>
   12020:	ldr	r3, [pc, #24]	; 12040 <_start@@Base+0x84>
   12024:	cmp	r3, r0
   12028:	bxeq	lr
   1202c:	ldr	r3, [pc, #16]	; 12044 <_start@@Base+0x88>
   12030:	cmp	r3, #0
   12034:	bxeq	lr
   12038:	bx	r3
   1203c:	strheq	r9, [r2], -r4
   12040:	strheq	r9, [r2], -r4
   12044:	andeq	r0, r0, r0
   12048:	ldr	r0, [pc, #36]	; 12074 <_start@@Base+0xb8>
   1204c:	ldr	r1, [pc, #36]	; 12078 <_start@@Base+0xbc>
   12050:	sub	r1, r1, r0
   12054:	asr	r1, r1, #2
   12058:	add	r1, r1, r1, lsr #31
   1205c:	asrs	r1, r1, #1
   12060:	bxeq	lr
   12064:	ldr	r3, [pc, #16]	; 1207c <_start@@Base+0xc0>
   12068:	cmp	r3, #0
   1206c:	bxeq	lr
   12070:	bx	r3
   12074:	strheq	r9, [r2], -r4
   12078:	strheq	r9, [r2], -r4
   1207c:	andeq	r0, r0, r0
   12080:	push	{r4, lr}
   12084:	ldr	r4, [pc, #24]	; 120a4 <_start@@Base+0xe8>
   12088:	ldrb	r3, [r4]
   1208c:	cmp	r3, #0
   12090:	popne	{r4, pc}
   12094:	bl	1201c <_start@@Base+0x60>
   12098:	mov	r3, #1
   1209c:	strb	r3, [r4]
   120a0:	pop	{r4, pc}
   120a4:	strheq	r9, [r2], -r4
   120a8:	b	12048 <_start@@Base+0x8c>

000120ac <main@@Base>:
   120ac:	push	{fp, lr}
   120b0:	mov	fp, sp
   120b4:	sub	sp, sp, #96	; 0x60
   120b8:	movw	r2, #0
   120bc:	str	r2, [fp, #-4]
   120c0:	str	r0, [fp, #-8]
   120c4:	str	r1, [fp, #-12]
   120c8:	movw	r0, #24
   120cc:	str	r0, [fp, #-16]
   120d0:	movw	r0, #500	; 0x1f4
   120d4:	str	r0, [fp, #-20]	; 0xffffffec
   120d8:	str	r2, [fp, #-24]	; 0xffffffe8
   120dc:	bl	122f0 <table_new@@Base>
   120e0:	str	r0, [fp, #-32]	; 0xffffffe0
   120e4:	sub	r0, fp, #28
   120e8:	bl	11f20 <time@plt>
   120ec:	bl	11f74 <srand@plt>
   120f0:	ldr	r0, [pc, #448]	; 122b8 <main@@Base+0x20c>
   120f4:	add	r1, pc, r0
   120f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   120fc:	sub	r2, fp, #24
   12100:	mvn	r3, #0
   12104:	bl	12c24 <table_register_callback@@Base>
   12108:	movw	r0, #0
   1210c:	str	r0, [fp, #-36]	; 0xffffffdc
   12110:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12114:	cmp	r0, #24
   12118:	bge	12164 <main@@Base+0xb8>
   1211c:	sub	r0, fp, #38	; 0x26
   12120:	mov	r1, r0
   12124:	str	r0, [sp, #28]
   12128:	mov	r0, r1
   1212c:	movw	r1, #0
   12130:	and	r1, r1, #255	; 0xff
   12134:	movw	r2, #2
   12138:	bl	11f98 <memset@plt>
   1213c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12140:	strb	r0, [fp, #-38]	; 0xffffffda
   12144:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12148:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1214c:	ldr	r1, [sp, #28]
   12150:	bl	13378 <table_add_column@@Base>
   12154:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12158:	add	r0, r0, #1
   1215c:	str	r0, [fp, #-36]	; 0xffffffdc
   12160:	b	12110 <main@@Base+0x64>
   12164:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12168:	bl	1325c <table_get_column_length@@Base>
   1216c:	str	r0, [fp, #-44]	; 0xffffffd4
   12170:	movw	r0, #0
   12174:	str	r0, [sp, #48]	; 0x30
   12178:	ldr	r0, [sp, #48]	; 0x30
   1217c:	cmp	r0, #500	; 0x1f4
   12180:	bge	122a4 <main@@Base+0x1f8>
   12184:	movw	r0, #64	; 0x40
   12188:	str	r0, [sp, #44]	; 0x2c
   1218c:	ldr	r0, [sp, #44]	; 0x2c
   12190:	bl	11f44 <malloc@plt>
   12194:	str	r0, [sp, #40]	; 0x28
   12198:	movw	r0, #0
   1219c:	str	r0, [sp, #36]	; 0x24
   121a0:	ldr	r0, [sp, #36]	; 0x24
   121a4:	ldr	r1, [sp, #44]	; 0x2c
   121a8:	sub	r1, r1, #1
   121ac:	cmp	r0, r1
   121b0:	bcs	121ec <main@@Base+0x140>
   121b4:	bl	11fa4 <rand@plt>
   121b8:	mov	r1, r0
   121bc:	asr	r2, r0, #31
   121c0:	add	r2, r0, r2, lsr #25
   121c4:	bic	r2, r2, #127	; 0x7f
   121c8:	sub	r0, r0, r2
   121cc:	ldr	r2, [sp, #40]	; 0x28
   121d0:	ldr	r3, [sp, #36]	; 0x24
   121d4:	add	r2, r2, r3
   121d8:	strb	r0, [r2]
   121dc:	ldr	r0, [sp, #36]	; 0x24
   121e0:	add	r0, r0, #1
   121e4:	str	r0, [sp, #36]	; 0x24
   121e8:	b	121a0 <main@@Base+0xf4>
   121ec:	ldr	r0, [sp, #40]	; 0x28
   121f0:	ldr	r1, [sp, #44]	; 0x2c
   121f4:	sub	r1, r1, #1
   121f8:	add	r0, r0, r1
   121fc:	movw	r1, #0
   12200:	strb	r1, [r0]
   12204:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12208:	bl	15554 <table_add_row@@Base>
   1220c:	movw	r1, #0
   12210:	str	r1, [sp, #32]
   12214:	ldr	r0, [sp, #32]
   12218:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1221c:	cmp	r0, r1
   12220:	bge	1228c <main@@Base+0x1e0>
   12224:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12228:	ldr	r1, [sp, #48]	; 0x30
   1222c:	ldr	r2, [sp, #32]
   12230:	ldr	r3, [sp, #40]	; 0x28
   12234:	ldr	ip, [fp, #-32]	; 0xffffffe0
   12238:	ldr	lr, [sp, #32]
   1223c:	str	r0, [sp, #24]
   12240:	mov	r0, ip
   12244:	str	r1, [sp, #20]
   12248:	mov	r1, lr
   1224c:	str	r2, [sp, #16]
   12250:	str	r3, [sp, #12]
   12254:	bl	13344 <table_get_column_data_type@@Base>
   12258:	ldr	r1, [sp, #24]
   1225c:	str	r0, [sp, #8]
   12260:	mov	r0, r1
   12264:	ldr	r1, [sp, #20]
   12268:	ldr	r2, [sp, #16]
   1226c:	ldr	r3, [sp, #12]
   12270:	ldr	ip, [sp, #8]
   12274:	str	ip, [sp]
   12278:	bl	158f0 <table_set@@Base>
   1227c:	ldr	r0, [sp, #32]
   12280:	add	r0, r0, #1
   12284:	str	r0, [sp, #32]
   12288:	b	12214 <main@@Base+0x168>
   1228c:	ldr	r0, [sp, #40]	; 0x28
   12290:	bl	11f14 <free@plt>
   12294:	ldr	r0, [sp, #48]	; 0x30
   12298:	add	r0, r0, #1
   1229c:	str	r0, [sp, #48]	; 0x30
   122a0:	b	12178 <main@@Base+0xcc>
   122a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   122a8:	bl	1234c <table_delete@@Base>
   122ac:	movw	r0, #0
   122b0:	mov	sp, fp
   122b4:	pop	{fp, pc}
   122b8:	andeq	r0, r0, r0, asr #3
   122bc:	sub	sp, sp, #16
   122c0:	ldr	ip, [sp, #16]
   122c4:	str	r0, [sp, #12]
   122c8:	str	r1, [sp, #8]
   122cc:	str	r2, [sp, #4]
   122d0:	str	r3, [sp]
   122d4:	ldr	r0, [sp]
   122d8:	ldr	r1, [sp, #16]
   122dc:	ldr	r2, [r1]
   122e0:	orr	r0, r2, r0
   122e4:	str	r0, [r1]
   122e8:	add	sp, sp, #16
   122ec:	bx	lr

000122f0 <table_new@@Base>:
   122f0:	push	{fp, lr}
   122f4:	mov	fp, sp
   122f8:	sub	sp, sp, #8
   122fc:	movw	r0, #56	; 0x38
   12300:	bl	11f44 <malloc@plt>
   12304:	str	r0, [sp, #4]
   12308:	ldr	r0, [sp, #4]
   1230c:	bl	1231c <table_init@@Base>
   12310:	ldr	r0, [sp, #4]
   12314:	mov	sp, fp
   12318:	pop	{fp, pc}

0001231c <table_init@@Base>:
   1231c:	push	{fp, lr}
   12320:	mov	fp, sp
   12324:	sub	sp, sp, #8
   12328:	str	r0, [sp, #4]
   1232c:	ldr	r0, [sp, #4]
   12330:	bl	123d0 <table_destroy@@Base+0x5c>
   12334:	ldr	r0, [sp, #4]
   12338:	bl	12408 <table_destroy@@Base+0x94>
   1233c:	ldr	r0, [sp, #4]
   12340:	bl	12440 <table_destroy@@Base+0xcc>
   12344:	mov	sp, fp
   12348:	pop	{fp, pc}

0001234c <table_delete@@Base>:
   1234c:	push	{fp, lr}
   12350:	mov	fp, sp
   12354:	sub	sp, sp, #8
   12358:	str	r0, [sp, #4]
   1235c:	ldr	r0, [sp, #4]
   12360:	bl	12374 <table_destroy@@Base>
   12364:	ldr	r0, [sp, #4]
   12368:	bl	11f14 <free@plt>
   1236c:	mov	sp, fp
   12370:	pop	{fp, pc}

00012374 <table_destroy@@Base>:
   12374:	push	{fp, lr}
   12378:	mov	fp, sp
   1237c:	sub	sp, sp, #8
   12380:	str	r0, [sp, #4]
   12384:	ldr	r0, [sp, #4]
   12388:	movw	r1, #0
   1238c:	cmp	r0, r1
   12390:	bne	12398 <table_destroy@@Base+0x24>
   12394:	b	123c8 <table_destroy@@Base+0x54>
   12398:	ldr	r0, [sp, #4]
   1239c:	mvn	r1, #0
   123a0:	str	r1, [sp]
   123a4:	ldr	r2, [sp]
   123a8:	movw	r3, #64	; 0x40
   123ac:	bl	13090 <table_notify@@Base>
   123b0:	ldr	r0, [sp, #4]
   123b4:	bl	12488 <table_destroy@@Base+0x114>
   123b8:	ldr	r0, [sp, #4]
   123bc:	bl	12500 <table_destroy@@Base+0x18c>
   123c0:	ldr	r0, [sp, #4]
   123c4:	bl	12578 <table_destroy@@Base+0x204>
   123c8:	mov	sp, fp
   123cc:	pop	{fp, pc}
   123d0:	sub	sp, sp, #4
   123d4:	str	r0, [sp]
   123d8:	ldr	r0, [sp]
   123dc:	movw	r1, #0
   123e0:	str	r1, [r0]
   123e4:	ldr	r0, [sp]
   123e8:	str	r1, [r0, #4]
   123ec:	ldr	r0, [sp]
   123f0:	str	r1, [r0, #12]
   123f4:	ldr	r0, [sp]
   123f8:	movw	r1, #10
   123fc:	str	r1, [r0, #8]
   12400:	add	sp, sp, #4
   12404:	bx	lr
   12408:	sub	sp, sp, #4
   1240c:	str	r0, [sp]
   12410:	ldr	r0, [sp]
   12414:	movw	r1, #0
   12418:	str	r1, [r0, #16]
   1241c:	ldr	r0, [sp]
   12420:	str	r1, [r0, #20]
   12424:	ldr	r0, [sp]
   12428:	str	r1, [r0, #28]
   1242c:	ldr	r0, [sp]
   12430:	movw	r1, #20
   12434:	str	r1, [r0, #24]
   12438:	add	sp, sp, #4
   1243c:	bx	lr
   12440:	sub	sp, sp, #4
   12444:	str	r0, [sp]
   12448:	ldr	r0, [sp]
   1244c:	movw	r1, #0
   12450:	str	r1, [r0, #36]	; 0x24
   12454:	ldr	r0, [sp]
   12458:	str	r1, [r0, #40]	; 0x28
   1245c:	ldr	r0, [sp]
   12460:	str	r1, [r0, #44]	; 0x2c
   12464:	ldr	r0, [sp]
   12468:	str	r1, [r0, #32]
   1246c:	ldr	r0, [sp]
   12470:	str	r1, [r0, #52]	; 0x34
   12474:	ldr	r0, [sp]
   12478:	movw	r1, #10
   1247c:	str	r1, [r0, #48]	; 0x30
   12480:	add	sp, sp, #4
   12484:	bx	lr
   12488:	push	{fp, lr}
   1248c:	mov	fp, sp
   12490:	sub	sp, sp, #16
   12494:	str	r0, [fp, #-4]
   12498:	ldr	r0, [fp, #-4]
   1249c:	bl	1553c <table_get_row_length@@Base>
   124a0:	str	r0, [sp, #8]
   124a4:	movw	r0, #0
   124a8:	str	r0, [sp, #4]
   124ac:	ldr	r0, [sp, #4]
   124b0:	ldr	r1, [sp, #8]
   124b4:	cmp	r0, r1
   124b8:	bge	124d8 <table_destroy@@Base+0x164>
   124bc:	ldr	r0, [fp, #-4]
   124c0:	ldr	r1, [sp, #4]
   124c4:	bl	154ac <table_row_destroy@@Base>
   124c8:	ldr	r0, [sp, #4]
   124cc:	add	r0, r0, #1
   124d0:	str	r0, [sp, #4]
   124d4:	b	124ac <table_destroy@@Base+0x138>
   124d8:	ldr	r0, [fp, #-4]
   124dc:	ldr	r0, [r0, #16]
   124e0:	movw	r1, #0
   124e4:	cmp	r0, r1
   124e8:	beq	124f8 <table_destroy@@Base+0x184>
   124ec:	ldr	r0, [fp, #-4]
   124f0:	ldr	r0, [r0, #16]
   124f4:	bl	11f14 <free@plt>
   124f8:	mov	sp, fp
   124fc:	pop	{fp, pc}
   12500:	push	{fp, lr}
   12504:	mov	fp, sp
   12508:	sub	sp, sp, #16
   1250c:	str	r0, [fp, #-4]
   12510:	ldr	r0, [fp, #-4]
   12514:	bl	1325c <table_get_column_length@@Base>
   12518:	str	r0, [sp, #8]
   1251c:	movw	r0, #0
   12520:	str	r0, [sp, #4]
   12524:	ldr	r0, [sp, #4]
   12528:	ldr	r1, [sp, #8]
   1252c:	cmp	r0, r1
   12530:	bge	12550 <table_destroy@@Base+0x1dc>
   12534:	ldr	r0, [fp, #-4]
   12538:	ldr	r1, [sp, #4]
   1253c:	bl	13210 <table_column_destroy@@Base>
   12540:	ldr	r0, [sp, #4]
   12544:	add	r0, r0, #1
   12548:	str	r0, [sp, #4]
   1254c:	b	12524 <table_destroy@@Base+0x1b0>
   12550:	ldr	r0, [fp, #-4]
   12554:	ldr	r0, [r0]
   12558:	movw	r1, #0
   1255c:	cmp	r0, r1
   12560:	beq	12570 <table_destroy@@Base+0x1fc>
   12564:	ldr	r0, [fp, #-4]
   12568:	ldr	r0, [r0]
   1256c:	bl	11f14 <free@plt>
   12570:	mov	sp, fp
   12574:	pop	{fp, pc}
   12578:	push	{fp, lr}
   1257c:	mov	fp, sp
   12580:	sub	sp, sp, #8
   12584:	str	r0, [sp, #4]
   12588:	ldr	r0, [sp, #4]
   1258c:	ldr	r0, [r0, #36]	; 0x24
   12590:	movw	r1, #0
   12594:	cmp	r0, r1
   12598:	beq	125a8 <table_destroy@@Base+0x234>
   1259c:	ldr	r0, [sp, #4]
   125a0:	ldr	r0, [r0, #36]	; 0x24
   125a4:	bl	11f14 <free@plt>
   125a8:	ldr	r0, [sp, #4]
   125ac:	ldr	r0, [r0, #40]	; 0x28
   125b0:	movw	r1, #0
   125b4:	cmp	r0, r1
   125b8:	beq	125c8 <table_destroy@@Base+0x254>
   125bc:	ldr	r0, [sp, #4]
   125c0:	ldr	r0, [r0, #40]	; 0x28
   125c4:	bl	11f14 <free@plt>
   125c8:	ldr	r0, [sp, #4]
   125cc:	ldr	r0, [r0, #44]	; 0x2c
   125d0:	movw	r1, #0
   125d4:	cmp	r0, r1
   125d8:	beq	125e8 <table_destroy@@Base+0x274>
   125dc:	ldr	r0, [sp, #4]
   125e0:	ldr	r0, [r0, #44]	; 0x2c
   125e4:	bl	11f14 <free@plt>
   125e8:	mov	sp, fp
   125ec:	pop	{fp, pc}

000125f0 <table_dupe@@Base>:
   125f0:	push	{fp, lr}
   125f4:	mov	fp, sp
   125f8:	sub	sp, sp, #152	; 0x98
   125fc:	str	r0, [fp, #-4]
   12600:	ldr	r0, [fp, #-4]
   12604:	bl	1553c <table_get_row_length@@Base>
   12608:	str	r0, [fp, #-8]
   1260c:	ldr	r0, [fp, #-4]
   12610:	bl	1325c <table_get_column_length@@Base>
   12614:	str	r0, [fp, #-12]
   12618:	bl	122f0 <table_new@@Base>
   1261c:	str	r0, [fp, #-24]	; 0xffffffe8
   12620:	movw	r0, #0
   12624:	str	r0, [fp, #-16]
   12628:	ldr	r0, [fp, #-16]
   1262c:	ldr	r1, [fp, #-12]
   12630:	cmp	r0, r1
   12634:	bge	12678 <table_dupe@@Base+0x88>
   12638:	ldr	r0, [fp, #-4]
   1263c:	ldr	r1, [fp, #-16]
   12640:	bl	13310 <table_get_column_name@@Base>
   12644:	str	r0, [fp, #-32]	; 0xffffffe0
   12648:	ldr	r0, [fp, #-4]
   1264c:	ldr	r1, [fp, #-16]
   12650:	bl	13344 <table_get_column_data_type@@Base>
   12654:	str	r0, [fp, #-28]	; 0xffffffe4
   12658:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1265c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12660:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12664:	bl	13378 <table_add_column@@Base>
   12668:	ldr	r0, [fp, #-16]
   1266c:	add	r0, r0, #1
   12670:	str	r0, [fp, #-16]
   12674:	b	12628 <table_dupe@@Base+0x38>
   12678:	movw	r0, #0
   1267c:	str	r0, [fp, #-16]
   12680:	ldr	r0, [fp, #-16]
   12684:	ldr	r1, [fp, #-8]
   12688:	cmp	r0, r1
   1268c:	bge	12bd8 <table_dupe@@Base+0x5e8>
   12690:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12694:	bl	15554 <table_add_row@@Base>
   12698:	movw	r1, #0
   1269c:	str	r1, [fp, #-20]	; 0xffffffec
   126a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   126a4:	ldr	r1, [fp, #-12]
   126a8:	cmp	r0, r1
   126ac:	bge	12bc4 <table_dupe@@Base+0x5d4>
   126b0:	ldr	r0, [fp, #-4]
   126b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   126b8:	bl	13344 <table_get_column_data_type@@Base>
   126bc:	mov	r1, r0
   126c0:	cmp	r0, #23
   126c4:	str	r1, [sp, #12]
   126c8:	bhi	12bb0 <table_dupe@@Base+0x5c0>
   126cc:	add	r0, pc, #8
   126d0:	ldr	r1, [sp, #12]
   126d4:	ldr	r2, [r0, r1, lsl #2]
   126d8:	add	pc, r0, r2
   126dc:	andeq	r0, r0, r0, rrx
   126e0:	andeq	r0, r0, ip, lsl #1
   126e4:	strheq	r0, [r0], -r8
   126e8:	andeq	r0, r0, r4, ror #1
   126ec:	andeq	r0, r0, r0, lsl r1
   126f0:	andeq	r0, r0, ip, lsr r1
   126f4:	andeq	r0, r0, r8, ror #2
   126f8:	muleq	r0, r4, r1
   126fc:	andeq	r0, r0, r0, asr #3
   12700:	andeq	r0, r0, r0, lsl #4
   12704:	andeq	r0, r0, r0, asr #4
   12708:	andeq	r0, r0, ip, ror #4
   1270c:	muleq	r0, r8, r2
   12710:	andeq	r0, r0, r4, asr #5
   12714:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12718:	andeq	r0, r0, r0, lsr r3
   1271c:	muleq	r0, ip, r3
   12720:	andeq	r0, r0, r8, asr #7
   12724:	strdeq	r0, [r0], -r4
   12728:	andeq	r0, r0, r4, asr r4
   1272c:	andeq	r0, r0, r0, lsl #9
   12730:	andeq	r0, r0, r0, ror r3
   12734:	andeq	r0, r0, r0, lsr #8
   12738:	andeq	r0, r0, ip, lsr #9
   1273c:	ldr	r0, [fp, #-4]
   12740:	ldr	r1, [fp, #-16]
   12744:	ldr	r2, [fp, #-20]	; 0xffffffec
   12748:	bl	14f60 <table_get_int@@Base>
   1274c:	str	r0, [fp, #-36]	; 0xffffffdc
   12750:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12754:	ldr	r1, [fp, #-16]
   12758:	ldr	r2, [fp, #-20]	; 0xffffffec
   1275c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12760:	bl	16688 <table_set_int@@Base>
   12764:	b	12bb0 <table_dupe@@Base+0x5c0>
   12768:	ldr	r0, [fp, #-4]
   1276c:	ldr	r1, [fp, #-16]
   12770:	ldr	r2, [fp, #-20]	; 0xffffffec
   12774:	bl	14f94 <table_get_uint@@Base>
   12778:	str	r0, [fp, #-40]	; 0xffffffd8
   1277c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12780:	ldr	r1, [fp, #-16]
   12784:	ldr	r2, [fp, #-20]	; 0xffffffec
   12788:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1278c:	bl	166c8 <table_set_uint@@Base>
   12790:	b	12bb0 <table_dupe@@Base+0x5c0>
   12794:	ldr	r0, [fp, #-4]
   12798:	ldr	r1, [fp, #-16]
   1279c:	ldr	r2, [fp, #-20]	; 0xffffffec
   127a0:	bl	14fc8 <table_get_int8@@Base>
   127a4:	strb	r0, [fp, #-41]	; 0xffffffd7
   127a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127ac:	ldr	r1, [fp, #-16]
   127b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   127b4:	ldrsb	r3, [fp, #-41]	; 0xffffffd7
   127b8:	bl	16708 <table_set_int8@@Base>
   127bc:	b	12bb0 <table_dupe@@Base+0x5c0>
   127c0:	ldr	r0, [fp, #-4]
   127c4:	ldr	r1, [fp, #-16]
   127c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   127cc:	bl	14ffc <table_get_uint8@@Base>
   127d0:	strb	r0, [fp, #-42]	; 0xffffffd6
   127d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127d8:	ldr	r1, [fp, #-16]
   127dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   127e0:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   127e4:	bl	16748 <table_set_uint8@@Base>
   127e8:	b	12bb0 <table_dupe@@Base+0x5c0>
   127ec:	ldr	r0, [fp, #-4]
   127f0:	ldr	r1, [fp, #-16]
   127f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   127f8:	bl	15030 <table_get_int16@@Base>
   127fc:	strh	r0, [fp, #-44]	; 0xffffffd4
   12800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12804:	ldr	r1, [fp, #-16]
   12808:	ldr	r2, [fp, #-20]	; 0xffffffec
   1280c:	ldrsh	r3, [fp, #-44]	; 0xffffffd4
   12810:	bl	16788 <table_set_int16@@Base>
   12814:	b	12bb0 <table_dupe@@Base+0x5c0>
   12818:	ldr	r0, [fp, #-4]
   1281c:	ldr	r1, [fp, #-16]
   12820:	ldr	r2, [fp, #-20]	; 0xffffffec
   12824:	bl	15064 <table_get_uint16@@Base>
   12828:	strh	r0, [fp, #-46]	; 0xffffffd2
   1282c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12830:	ldr	r1, [fp, #-16]
   12834:	ldr	r2, [fp, #-20]	; 0xffffffec
   12838:	ldrh	r3, [fp, #-46]	; 0xffffffd2
   1283c:	bl	167c8 <table_set_uint16@@Base>
   12840:	b	12bb0 <table_dupe@@Base+0x5c0>
   12844:	ldr	r0, [fp, #-4]
   12848:	ldr	r1, [fp, #-16]
   1284c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12850:	bl	15098 <table_get_int32@@Base>
   12854:	str	r0, [fp, #-52]	; 0xffffffcc
   12858:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1285c:	ldr	r1, [fp, #-16]
   12860:	ldr	r2, [fp, #-20]	; 0xffffffec
   12864:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12868:	bl	16808 <table_set_int32@@Base>
   1286c:	b	12bb0 <table_dupe@@Base+0x5c0>
   12870:	ldr	r0, [fp, #-4]
   12874:	ldr	r1, [fp, #-16]
   12878:	ldr	r2, [fp, #-20]	; 0xffffffec
   1287c:	bl	150cc <table_get_uint32@@Base>
   12880:	str	r0, [fp, #-56]	; 0xffffffc8
   12884:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12888:	ldr	r1, [fp, #-16]
   1288c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12890:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12894:	bl	16848 <table_set_uint32@@Base>
   12898:	b	12bb0 <table_dupe@@Base+0x5c0>
   1289c:	ldr	r0, [fp, #-4]
   128a0:	ldr	r1, [fp, #-16]
   128a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   128a8:	bl	15100 <table_get_int64@@Base>
   128ac:	str	r1, [fp, #-60]	; 0xffffffc4
   128b0:	str	r0, [fp, #-64]	; 0xffffffc0
   128b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128b8:	ldr	r1, [fp, #-16]
   128bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   128c0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   128c4:	ldr	ip, [fp, #-60]	; 0xffffffc4
   128c8:	mov	lr, sp
   128cc:	str	ip, [lr, #4]
   128d0:	str	r3, [lr]
   128d4:	bl	16888 <table_set_int64@@Base>
   128d8:	b	12bb0 <table_dupe@@Base+0x5c0>
   128dc:	ldr	r0, [fp, #-4]
   128e0:	ldr	r1, [fp, #-16]
   128e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   128e8:	bl	15144 <table_get_uint64@@Base>
   128ec:	str	r1, [fp, #-68]	; 0xffffffbc
   128f0:	str	r0, [fp, #-72]	; 0xffffffb8
   128f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128f8:	ldr	r1, [fp, #-16]
   128fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   12900:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12904:	ldr	ip, [fp, #-68]	; 0xffffffbc
   12908:	mov	lr, sp
   1290c:	str	ip, [lr, #4]
   12910:	str	r3, [lr]
   12914:	bl	168d4 <table_set_uint64@@Base>
   12918:	b	12bb0 <table_dupe@@Base+0x5c0>
   1291c:	ldr	r0, [fp, #-4]
   12920:	ldr	r1, [fp, #-16]
   12924:	ldr	r2, [fp, #-20]	; 0xffffffec
   12928:	bl	15188 <table_get_short@@Base>
   1292c:	strh	r0, [fp, #-74]	; 0xffffffb6
   12930:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12934:	ldr	r1, [fp, #-16]
   12938:	ldr	r2, [fp, #-20]	; 0xffffffec
   1293c:	ldrsh	r3, [fp, #-74]	; 0xffffffb6
   12940:	bl	16920 <table_set_short@@Base>
   12944:	b	12bb0 <table_dupe@@Base+0x5c0>
   12948:	ldr	r0, [fp, #-4]
   1294c:	ldr	r1, [fp, #-16]
   12950:	ldr	r2, [fp, #-20]	; 0xffffffec
   12954:	bl	151bc <table_get_ushort@@Base>
   12958:	strh	r0, [sp, #76]	; 0x4c
   1295c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12960:	ldr	r1, [fp, #-16]
   12964:	ldr	r2, [fp, #-20]	; 0xffffffec
   12968:	ldrh	r3, [sp, #76]	; 0x4c
   1296c:	bl	16960 <table_set_ushort@@Base>
   12970:	b	12bb0 <table_dupe@@Base+0x5c0>
   12974:	ldr	r0, [fp, #-4]
   12978:	ldr	r1, [fp, #-16]
   1297c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12980:	bl	151f0 <table_get_long@@Base>
   12984:	str	r0, [sp, #72]	; 0x48
   12988:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1298c:	ldr	r1, [fp, #-16]
   12990:	ldr	r2, [fp, #-20]	; 0xffffffec
   12994:	ldr	r3, [sp, #72]	; 0x48
   12998:	bl	169a0 <table_set_long@@Base>
   1299c:	b	12bb0 <table_dupe@@Base+0x5c0>
   129a0:	ldr	r0, [fp, #-4]
   129a4:	ldr	r1, [fp, #-16]
   129a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   129ac:	bl	15224 <table_get_ulong@@Base>
   129b0:	str	r0, [sp, #68]	; 0x44
   129b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129b8:	ldr	r1, [fp, #-16]
   129bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   129c0:	ldr	r3, [sp, #68]	; 0x44
   129c4:	bl	169e0 <table_set_ulong@@Base>
   129c8:	b	12bb0 <table_dupe@@Base+0x5c0>
   129cc:	ldr	r0, [fp, #-4]
   129d0:	ldr	r1, [fp, #-16]
   129d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   129d8:	bl	15258 <table_get_llong@@Base>
   129dc:	str	r1, [sp, #60]	; 0x3c
   129e0:	str	r0, [sp, #56]	; 0x38
   129e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129e8:	ldr	r1, [fp, #-16]
   129ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   129f0:	ldr	r3, [sp, #56]	; 0x38
   129f4:	ldr	ip, [sp, #60]	; 0x3c
   129f8:	mov	lr, sp
   129fc:	str	ip, [lr, #4]
   12a00:	str	r3, [lr]
   12a04:	bl	16a20 <table_set_llong@@Base>
   12a08:	b	12bb0 <table_dupe@@Base+0x5c0>
   12a0c:	ldr	r0, [fp, #-4]
   12a10:	ldr	r1, [fp, #-16]
   12a14:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a18:	bl	1529c <table_get_ullong@@Base>
   12a1c:	str	r1, [sp, #52]	; 0x34
   12a20:	str	r0, [sp, #48]	; 0x30
   12a24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a28:	ldr	r1, [fp, #-16]
   12a2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a30:	ldr	r3, [sp, #48]	; 0x30
   12a34:	ldr	ip, [sp, #52]	; 0x34
   12a38:	mov	lr, sp
   12a3c:	str	ip, [lr, #4]
   12a40:	str	r3, [lr]
   12a44:	bl	16a6c <table_set_ullong@@Base>
   12a48:	b	12bb0 <table_dupe@@Base+0x5c0>
   12a4c:	ldr	r0, [fp, #-4]
   12a50:	ldr	r1, [fp, #-16]
   12a54:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a58:	bl	153e4 <table_get_string@@Base>
   12a5c:	str	r0, [sp, #44]	; 0x2c
   12a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a64:	ldr	r1, [fp, #-16]
   12a68:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a6c:	ldr	r3, [sp, #44]	; 0x2c
   12a70:	bl	16b78 <table_set_string@@Base>
   12a74:	b	12bb0 <table_dupe@@Base+0x5c0>
   12a78:	ldr	r0, [fp, #-4]
   12a7c:	ldr	r1, [fp, #-16]
   12a80:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a84:	bl	152e0 <table_get_float@@Base>
   12a88:	vstr	s0, [sp, #40]	; 0x28
   12a8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a90:	ldr	r1, [fp, #-16]
   12a94:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a98:	vldr	s0, [sp, #40]	; 0x28
   12a9c:	bl	16ab8 <table_set_float@@Base>
   12aa0:	b	12bb0 <table_dupe@@Base+0x5c0>
   12aa4:	ldr	r0, [fp, #-4]
   12aa8:	ldr	r1, [fp, #-16]
   12aac:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ab0:	bl	15314 <table_get_double@@Base>
   12ab4:	vstr	d0, [sp, #32]
   12ab8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12abc:	ldr	r1, [fp, #-16]
   12ac0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ac4:	vldr	d0, [sp, #32]
   12ac8:	bl	16af8 <table_set_double@@Base>
   12acc:	b	12bb0 <table_dupe@@Base+0x5c0>
   12ad0:	ldr	r0, [fp, #-4]
   12ad4:	ldr	r1, [fp, #-16]
   12ad8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12adc:	bl	15348 <table_get_ldouble@@Base>
   12ae0:	vstr	d0, [sp, #24]
   12ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ae8:	ldr	r1, [fp, #-16]
   12aec:	ldr	r2, [fp, #-20]	; 0xffffffec
   12af0:	vldr	d0, [sp, #24]
   12af4:	bl	16b38 <table_set_ldouble@@Base>
   12af8:	b	12bb0 <table_dupe@@Base+0x5c0>
   12afc:	ldr	r0, [fp, #-4]
   12b00:	ldr	r1, [fp, #-16]
   12b04:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b08:	bl	14f28 <table_get_bool@@Base>
   12b0c:	and	r0, r0, #1
   12b10:	strb	r0, [sp, #23]
   12b14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b18:	ldr	r1, [fp, #-16]
   12b1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b20:	ldrb	r3, [sp, #23]
   12b24:	and	r3, r3, #1
   12b28:	bl	16644 <table_set_bool@@Base>
   12b2c:	b	12bb0 <table_dupe@@Base+0x5c0>
   12b30:	ldr	r0, [fp, #-4]
   12b34:	ldr	r1, [fp, #-16]
   12b38:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b3c:	bl	1537c <table_get_char@@Base>
   12b40:	strb	r0, [sp, #22]
   12b44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b48:	ldr	r1, [fp, #-16]
   12b4c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b50:	ldrb	r3, [sp, #22]
   12b54:	bl	16bb8 <table_set_char@@Base>
   12b58:	b	12bb0 <table_dupe@@Base+0x5c0>
   12b5c:	ldr	r0, [fp, #-4]
   12b60:	ldr	r1, [fp, #-16]
   12b64:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b68:	bl	153b0 <table_get_uchar@@Base>
   12b6c:	strb	r0, [sp, #21]
   12b70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b74:	ldr	r1, [fp, #-16]
   12b78:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b7c:	ldrb	r3, [sp, #21]
   12b80:	bl	16bf8 <table_set_uchar@@Base>
   12b84:	b	12bb0 <table_dupe@@Base+0x5c0>
   12b88:	ldr	r0, [fp, #-4]
   12b8c:	ldr	r1, [fp, #-16]
   12b90:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b94:	bl	15414 <table_get_ptr@@Base>
   12b98:	str	r0, [sp, #16]
   12b9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ba0:	ldr	r1, [fp, #-16]
   12ba4:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ba8:	add	r3, sp, #16
   12bac:	bl	16c38 <table_set_ptr@@Base>
   12bb0:	b	12bb4 <table_dupe@@Base+0x5c4>
   12bb4:	ldr	r0, [fp, #-20]	; 0xffffffec
   12bb8:	add	r0, r0, #1
   12bbc:	str	r0, [fp, #-20]	; 0xffffffec
   12bc0:	b	126a0 <table_dupe@@Base+0xb0>
   12bc4:	b	12bc8 <table_dupe@@Base+0x5d8>
   12bc8:	ldr	r0, [fp, #-16]
   12bcc:	add	r0, r0, #1
   12bd0:	str	r0, [fp, #-16]
   12bd4:	b	12680 <table_dupe@@Base+0x90>
   12bd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12bdc:	mov	sp, fp
   12be0:	pop	{fp, pc}

00012be4 <table_get_major_version@@Base>:
   12be4:	movw	r0, #0
   12be8:	bx	lr

00012bec <table_get_minor_version@@Base>:
   12bec:	movw	r0, #0
   12bf0:	bx	lr

00012bf4 <table_get_patch_version@@Base>:
   12bf4:	movw	r0, #0
   12bf8:	bx	lr

00012bfc <table_get_version@@Base>:
   12bfc:	ldr	r0, [pc, #4]	; 12c08 <table_get_version@@Base+0xc>
   12c00:	add	r0, pc, r0
   12c04:	bx	lr
   12c08:	andeq	r5, r0, r0, ror #13

00012c0c <table_get_callback_length@@Base>:
   12c0c:	sub	sp, sp, #4
   12c10:	str	r0, [sp]
   12c14:	ldr	r0, [sp]
   12c18:	ldr	r0, [r0, #32]
   12c1c:	add	sp, sp, #4
   12c20:	bx	lr

00012c24 <table_register_callback@@Base>:
   12c24:	push	{r4, sl, fp, lr}
   12c28:	add	fp, sp, #8
   12c2c:	sub	sp, sp, #40	; 0x28
   12c30:	str	r0, [fp, #-12]
   12c34:	str	r1, [fp, #-16]
   12c38:	str	r2, [fp, #-20]	; 0xffffffec
   12c3c:	str	r3, [sp, #24]
   12c40:	ldr	r0, [fp, #-12]
   12c44:	ldr	r1, [fp, #-16]
   12c48:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c4c:	bl	12d04 <table_register_callback@@Base+0xe0>
   12c50:	str	r0, [sp, #20]
   12c54:	ldr	r0, [sp, #20]
   12c58:	cmp	r0, #0
   12c5c:	ble	12c84 <table_register_callback@@Base+0x60>
   12c60:	ldr	r0, [sp, #24]
   12c64:	ldr	r1, [fp, #-12]
   12c68:	ldr	r1, [r1, #44]	; 0x2c
   12c6c:	ldr	r2, [sp, #20]
   12c70:	add	r1, r1, r2, lsl #2
   12c74:	ldr	r2, [r1]
   12c78:	orr	r0, r2, r0
   12c7c:	str	r0, [r1]
   12c80:	b	12cfc <table_register_callback@@Base+0xd8>
   12c84:	ldr	r0, [fp, #-12]
   12c88:	ldr	r1, [r0, #32]
   12c8c:	ldr	r0, [r0, #48]	; 0x30
   12c90:	udiv	r2, r1, r0
   12c94:	mls	r0, r2, r0, r1
   12c98:	cmp	r0, #0
   12c9c:	bne	12ca8 <table_register_callback@@Base+0x84>
   12ca0:	ldr	r0, [fp, #-12]
   12ca4:	bl	12da4 <table_register_callback@@Base+0x180>
   12ca8:	ldr	r0, [fp, #-12]
   12cac:	ldr	r1, [fp, #-12]
   12cb0:	str	r0, [sp, #16]
   12cb4:	mov	r0, r1
   12cb8:	bl	12c0c <table_get_callback_length@@Base>
   12cbc:	ldr	r2, [fp, #-16]
   12cc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12cc4:	ldr	r1, [sp, #24]
   12cc8:	ldr	ip, [sp, #16]
   12ccc:	str	r0, [sp, #12]
   12cd0:	mov	r0, ip
   12cd4:	ldr	lr, [sp, #12]
   12cd8:	str	r1, [sp, #8]
   12cdc:	mov	r1, lr
   12ce0:	ldr	r4, [sp, #8]
   12ce4:	str	r4, [sp]
   12ce8:	bl	12e48 <table_register_callback@@Base+0x224>
   12cec:	ldr	r0, [fp, #-12]
   12cf0:	ldr	r1, [r0, #32]
   12cf4:	add	r1, r1, #1
   12cf8:	str	r1, [r0, #32]
   12cfc:	sub	sp, fp, #8
   12d00:	pop	{r4, sl, fp, pc}
   12d04:	sub	sp, sp, #20
   12d08:	str	r0, [sp, #12]
   12d0c:	str	r1, [sp, #8]
   12d10:	str	r2, [sp, #4]
   12d14:	movw	r0, #0
   12d18:	str	r0, [sp]
   12d1c:	ldr	r0, [sp]
   12d20:	ldr	r1, [sp, #12]
   12d24:	ldr	r1, [r1, #32]
   12d28:	cmp	r0, r1
   12d2c:	bge	12d90 <table_register_callback@@Base+0x16c>
   12d30:	ldr	r0, [sp, #12]
   12d34:	ldr	r0, [r0, #36]	; 0x24
   12d38:	ldr	r1, [sp]
   12d3c:	add	r0, r0, r1, lsl #2
   12d40:	ldr	r0, [r0]
   12d44:	ldr	r1, [sp, #8]
   12d48:	cmp	r0, r1
   12d4c:	bne	12d7c <table_register_callback@@Base+0x158>
   12d50:	ldr	r0, [sp, #12]
   12d54:	ldr	r0, [r0, #40]	; 0x28
   12d58:	ldr	r1, [sp]
   12d5c:	add	r0, r0, r1, lsl #2
   12d60:	ldr	r0, [r0]
   12d64:	ldr	r1, [sp, #4]
   12d68:	cmp	r0, r1
   12d6c:	bne	12d7c <table_register_callback@@Base+0x158>
   12d70:	ldr	r0, [sp]
   12d74:	str	r0, [sp, #16]
   12d78:	b	12d98 <table_register_callback@@Base+0x174>
   12d7c:	b	12d80 <table_register_callback@@Base+0x15c>
   12d80:	ldr	r0, [sp]
   12d84:	add	r0, r0, #1
   12d88:	str	r0, [sp]
   12d8c:	b	12d1c <table_register_callback@@Base+0xf8>
   12d90:	mvn	r0, #0
   12d94:	str	r0, [sp, #16]
   12d98:	ldr	r0, [sp, #16]
   12d9c:	add	sp, sp, #20
   12da0:	bx	lr
   12da4:	push	{fp, lr}
   12da8:	mov	fp, sp
   12dac:	sub	sp, sp, #16
   12db0:	str	r0, [fp, #-4]
   12db4:	ldr	r0, [fp, #-4]
   12db8:	ldr	r1, [r0, #48]	; 0x30
   12dbc:	ldr	r2, [r0, #52]	; 0x34
   12dc0:	add	r1, r2, r1
   12dc4:	str	r1, [r0, #52]	; 0x34
   12dc8:	ldr	r0, [fp, #-4]
   12dcc:	ldr	r1, [r0, #36]	; 0x24
   12dd0:	ldr	r0, [r0, #52]	; 0x34
   12dd4:	lsl	r0, r0, #2
   12dd8:	str	r0, [sp, #8]
   12ddc:	mov	r0, r1
   12de0:	ldr	r1, [sp, #8]
   12de4:	bl	11f2c <realloc@plt>
   12de8:	ldr	r1, [fp, #-4]
   12dec:	str	r0, [r1, #36]	; 0x24
   12df0:	ldr	r0, [fp, #-4]
   12df4:	ldr	r1, [r0, #40]	; 0x28
   12df8:	ldr	r0, [r0, #52]	; 0x34
   12dfc:	lsl	r0, r0, #2
   12e00:	str	r0, [sp, #4]
   12e04:	mov	r0, r1
   12e08:	ldr	r1, [sp, #4]
   12e0c:	bl	11f2c <realloc@plt>
   12e10:	ldr	r1, [fp, #-4]
   12e14:	str	r0, [r1, #40]	; 0x28
   12e18:	ldr	r0, [fp, #-4]
   12e1c:	ldr	r1, [r0, #44]	; 0x2c
   12e20:	ldr	r0, [r0, #52]	; 0x34
   12e24:	lsl	r0, r0, #2
   12e28:	str	r0, [sp]
   12e2c:	mov	r0, r1
   12e30:	ldr	r1, [sp]
   12e34:	bl	11f2c <realloc@plt>
   12e38:	ldr	r1, [fp, #-4]
   12e3c:	str	r0, [r1, #44]	; 0x2c
   12e40:	mov	sp, fp
   12e44:	pop	{fp, pc}
   12e48:	sub	sp, sp, #16
   12e4c:	ldr	ip, [sp, #16]
   12e50:	str	r0, [sp, #12]
   12e54:	str	r1, [sp, #8]
   12e58:	str	r2, [sp, #4]
   12e5c:	str	r3, [sp]
   12e60:	ldr	r0, [sp, #4]
   12e64:	ldr	r1, [sp, #12]
   12e68:	ldr	r1, [r1, #36]	; 0x24
   12e6c:	ldr	r2, [sp, #8]
   12e70:	str	r0, [r1, r2, lsl #2]
   12e74:	ldr	r0, [sp]
   12e78:	ldr	r1, [sp, #12]
   12e7c:	ldr	r1, [r1, #40]	; 0x28
   12e80:	ldr	r2, [sp, #8]
   12e84:	str	r0, [r1, r2, lsl #2]
   12e88:	ldr	r0, [sp, #16]
   12e8c:	ldr	r1, [sp, #12]
   12e90:	ldr	r1, [r1, #44]	; 0x2c
   12e94:	ldr	r2, [sp, #8]
   12e98:	add	r1, r1, r2, lsl #2
   12e9c:	str	r0, [r1]
   12ea0:	add	sp, sp, #16
   12ea4:	bx	lr

00012ea8 <table_unregister_callback@@Base>:
   12ea8:	push	{fp, lr}
   12eac:	mov	fp, sp
   12eb0:	sub	sp, sp, #24
   12eb4:	str	r0, [fp, #-4]
   12eb8:	str	r1, [fp, #-8]
   12ebc:	str	r2, [sp, #12]
   12ec0:	ldr	r0, [fp, #-4]
   12ec4:	ldr	r1, [fp, #-8]
   12ec8:	ldr	r2, [sp, #12]
   12ecc:	bl	12d04 <table_register_callback@@Base+0xe0>
   12ed0:	str	r0, [sp, #4]
   12ed4:	ldr	r0, [sp, #4]
   12ed8:	cmn	r0, #1
   12edc:	beq	12f8c <table_unregister_callback@@Base+0xe4>
   12ee0:	ldr	r0, [sp, #4]
   12ee4:	str	r0, [sp, #8]
   12ee8:	ldr	r0, [sp, #8]
   12eec:	ldr	r1, [fp, #-4]
   12ef0:	ldr	r1, [r1, #32]
   12ef4:	sub	r1, r1, #1
   12ef8:	cmp	r0, r1
   12efc:	bge	12f58 <table_unregister_callback@@Base+0xb0>
   12f00:	ldr	r0, [fp, #-4]
   12f04:	ldr	r0, [r0, #36]	; 0x24
   12f08:	ldr	r1, [sp, #8]
   12f0c:	add	r2, r0, r1, lsl #2
   12f10:	ldr	r2, [r2, #4]
   12f14:	str	r2, [r0, r1, lsl #2]
   12f18:	ldr	r0, [fp, #-4]
   12f1c:	ldr	r0, [r0, #40]	; 0x28
   12f20:	ldr	r1, [sp, #8]
   12f24:	add	r2, r0, r1, lsl #2
   12f28:	ldr	r2, [r2, #4]
   12f2c:	str	r2, [r0, r1, lsl #2]
   12f30:	ldr	r0, [fp, #-4]
   12f34:	ldr	r0, [r0, #44]	; 0x2c
   12f38:	ldr	r1, [sp, #8]
   12f3c:	add	r0, r0, r1, lsl #2
   12f40:	ldr	r1, [r0, #4]
   12f44:	str	r1, [r0]
   12f48:	ldr	r0, [sp, #8]
   12f4c:	add	r0, r0, #1
   12f50:	str	r0, [sp, #8]
   12f54:	b	12ee8 <table_unregister_callback@@Base+0x40>
   12f58:	ldr	r0, [fp, #-4]
   12f5c:	ldr	r1, [r0, #32]
   12f60:	sub	r1, r1, #1
   12f64:	str	r1, [r0, #32]
   12f68:	ldr	r0, [fp, #-4]
   12f6c:	ldr	r0, [r0, #48]	; 0x30
   12f70:	udiv	r2, r1, r0
   12f74:	mls	r0, r2, r0, r1
   12f78:	cmp	r0, #0
   12f7c:	bne	12f88 <table_unregister_callback@@Base+0xe0>
   12f80:	ldr	r0, [fp, #-4]
   12f84:	bl	12f94 <table_unregister_callback@@Base+0xec>
   12f88:	b	12f8c <table_unregister_callback@@Base+0xe4>
   12f8c:	mov	sp, fp
   12f90:	pop	{fp, pc}
   12f94:	push	{fp, lr}
   12f98:	mov	fp, sp
   12f9c:	sub	sp, sp, #16
   12fa0:	str	r0, [fp, #-4]
   12fa4:	ldr	r0, [fp, #-4]
   12fa8:	ldr	r0, [r0, #48]	; 0x30
   12fac:	ldr	r1, [fp, #-4]
   12fb0:	ldr	r2, [r1, #52]	; 0x34
   12fb4:	sub	r0, r2, r0
   12fb8:	str	r0, [r1, #52]	; 0x34
   12fbc:	ldr	r0, [fp, #-4]
   12fc0:	ldr	r0, [r0, #52]	; 0x34
   12fc4:	cmp	r0, #0
   12fc8:	beq	13048 <table_unregister_callback@@Base+0x1a0>
   12fcc:	ldr	r0, [fp, #-4]
   12fd0:	ldr	r1, [r0, #36]	; 0x24
   12fd4:	ldr	r0, [r0, #52]	; 0x34
   12fd8:	lsl	r0, r0, #2
   12fdc:	str	r0, [sp, #8]
   12fe0:	mov	r0, r1
   12fe4:	ldr	r1, [sp, #8]
   12fe8:	bl	11f2c <realloc@plt>
   12fec:	ldr	r1, [fp, #-4]
   12ff0:	str	r0, [r1, #36]	; 0x24
   12ff4:	ldr	r0, [fp, #-4]
   12ff8:	ldr	r1, [r0, #40]	; 0x28
   12ffc:	ldr	r0, [r0, #52]	; 0x34
   13000:	lsl	r0, r0, #2
   13004:	str	r0, [sp, #4]
   13008:	mov	r0, r1
   1300c:	ldr	r1, [sp, #4]
   13010:	bl	11f2c <realloc@plt>
   13014:	ldr	r1, [fp, #-4]
   13018:	str	r0, [r1, #40]	; 0x28
   1301c:	ldr	r0, [fp, #-4]
   13020:	ldr	r1, [r0, #44]	; 0x2c
   13024:	ldr	r0, [r0, #52]	; 0x34
   13028:	lsl	r0, r0, #2
   1302c:	str	r0, [sp]
   13030:	mov	r0, r1
   13034:	ldr	r1, [sp]
   13038:	bl	11f2c <realloc@plt>
   1303c:	ldr	r1, [fp, #-4]
   13040:	str	r0, [r1, #44]	; 0x2c
   13044:	b	13088 <table_unregister_callback@@Base+0x1e0>
   13048:	ldr	r0, [fp, #-4]
   1304c:	ldr	r0, [r0, #36]	; 0x24
   13050:	bl	11f14 <free@plt>
   13054:	ldr	r0, [fp, #-4]
   13058:	ldr	r0, [r0, #40]	; 0x28
   1305c:	bl	11f14 <free@plt>
   13060:	ldr	r0, [fp, #-4]
   13064:	ldr	r0, [r0, #44]	; 0x2c
   13068:	bl	11f14 <free@plt>
   1306c:	ldr	r0, [fp, #-4]
   13070:	movw	r1, #0
   13074:	str	r1, [r0, #36]	; 0x24
   13078:	ldr	r0, [fp, #-4]
   1307c:	str	r1, [r0, #40]	; 0x28
   13080:	ldr	r0, [fp, #-4]
   13084:	str	r1, [r0, #44]	; 0x2c
   13088:	mov	sp, fp
   1308c:	pop	{fp, pc}

00013090 <table_notify@@Base>:
   13090:	push	{r4, sl, fp, lr}
   13094:	add	fp, sp, #8
   13098:	sub	sp, sp, #32
   1309c:	str	r0, [fp, #-12]
   130a0:	str	r1, [fp, #-16]
   130a4:	str	r2, [sp, #20]
   130a8:	str	r3, [sp, #16]
   130ac:	movw	r0, #0
   130b0:	str	r0, [sp, #12]
   130b4:	ldr	r0, [sp, #12]
   130b8:	ldr	r1, [fp, #-12]
   130bc:	ldr	r1, [r1, #32]
   130c0:	cmp	r0, r1
   130c4:	bge	1314c <table_notify@@Base+0xbc>
   130c8:	ldr	r0, [fp, #-12]
   130cc:	ldr	r0, [r0, #44]	; 0x2c
   130d0:	ldr	r1, [sp, #12]
   130d4:	add	r0, r0, r1, lsl #2
   130d8:	ldr	r0, [r0]
   130dc:	ldr	r1, [sp, #16]
   130e0:	and	r0, r0, r1
   130e4:	cmp	r0, #0
   130e8:	beq	13138 <table_notify@@Base+0xa8>
   130ec:	ldr	r0, [fp, #-12]
   130f0:	ldr	r1, [sp, #12]
   130f4:	ldr	r2, [r0, #36]	; 0x24
   130f8:	ldr	r3, [r0, #40]	; 0x28
   130fc:	ldr	r2, [r2, r1, lsl #2]
   13100:	ldr	ip, [fp, #-16]
   13104:	ldr	lr, [sp, #20]
   13108:	ldr	r4, [sp, #16]
   1310c:	add	r1, r3, r1, lsl #2
   13110:	ldr	r1, [r1]
   13114:	str	r1, [sp, #8]
   13118:	mov	r1, ip
   1311c:	str	r2, [sp, #4]
   13120:	mov	r2, lr
   13124:	mov	r3, r4
   13128:	ldr	ip, [sp, #8]
   1312c:	str	ip, [sp]
   13130:	ldr	lr, [sp, #4]
   13134:	blx	lr
   13138:	b	1313c <table_notify@@Base+0xac>
   1313c:	ldr	r0, [sp, #12]
   13140:	add	r0, r0, #1
   13144:	str	r0, [sp, #12]
   13148:	b	130b4 <table_notify@@Base+0x24>
   1314c:	sub	sp, fp, #8
   13150:	pop	{r4, sl, fp, pc}

00013154 <table_column_init@@Base>:
   13154:	push	{fp, lr}
   13158:	mov	fp, sp
   1315c:	sub	sp, sp, #24
   13160:	ldr	ip, [fp, #8]
   13164:	str	r0, [fp, #-4]
   13168:	str	r1, [fp, #-8]
   1316c:	str	r2, [sp, #12]
   13170:	str	r3, [sp, #8]
   13174:	ldr	r0, [fp, #-4]
   13178:	ldr	r1, [fp, #-8]
   1317c:	str	ip, [sp]
   13180:	bl	131e4 <table_get_col_ptr@@Base>
   13184:	str	r0, [sp, #4]
   13188:	ldr	r0, [sp, #12]
   1318c:	bl	11f68 <strlen@plt>
   13190:	add	r0, r0, #1
   13194:	bl	11f44 <malloc@plt>
   13198:	ldr	r1, [sp, #4]
   1319c:	str	r0, [r1]
   131a0:	ldr	r0, [sp, #4]
   131a4:	ldr	r0, [r0]
   131a8:	movw	r1, #0
   131ac:	cmp	r0, r1
   131b0:	beq	131c4 <table_column_init@@Base+0x70>
   131b4:	ldr	r0, [sp, #4]
   131b8:	ldr	r0, [r0]
   131bc:	ldr	r1, [sp, #12]
   131c0:	bl	11f38 <strcpy@plt>
   131c4:	ldr	r0, [sp, #8]
   131c8:	ldr	r1, [sp, #4]
   131cc:	str	r0, [r1, #4]
   131d0:	ldr	r0, [fp, #8]
   131d4:	ldr	r1, [sp, #4]
   131d8:	str	r0, [r1, #8]
   131dc:	mov	sp, fp
   131e0:	pop	{fp, pc}

000131e4 <table_get_col_ptr@@Base>:
   131e4:	sub	sp, sp, #8
   131e8:	str	r0, [sp, #4]
   131ec:	str	r1, [sp]
   131f0:	ldr	r0, [sp, #4]
   131f4:	ldr	r0, [r0]
   131f8:	ldr	r1, [sp]
   131fc:	movw	r2, #12
   13200:	mul	r1, r1, r2
   13204:	add	r0, r0, r1
   13208:	add	sp, sp, #8
   1320c:	bx	lr

00013210 <table_column_destroy@@Base>:
   13210:	push	{fp, lr}
   13214:	mov	fp, sp
   13218:	sub	sp, sp, #16
   1321c:	str	r0, [fp, #-4]
   13220:	str	r1, [sp, #8]
   13224:	ldr	r0, [fp, #-4]
   13228:	ldr	r1, [sp, #8]
   1322c:	bl	131e4 <table_get_col_ptr@@Base>
   13230:	str	r0, [sp, #4]
   13234:	ldr	r0, [sp, #4]
   13238:	ldr	r0, [r0]
   1323c:	movw	r1, #0
   13240:	cmp	r0, r1
   13244:	beq	13254 <table_column_destroy@@Base+0x44>
   13248:	ldr	r0, [sp, #4]
   1324c:	ldr	r0, [r0]
   13250:	bl	11f14 <free@plt>
   13254:	mov	sp, fp
   13258:	pop	{fp, pc}

0001325c <table_get_column_length@@Base>:
   1325c:	sub	sp, sp, #4
   13260:	str	r0, [sp]
   13264:	ldr	r0, [sp]
   13268:	ldr	r0, [r0, #4]
   1326c:	add	sp, sp, #4
   13270:	bx	lr

00013274 <table_get_column@@Base>:
   13274:	push	{fp, lr}
   13278:	mov	fp, sp
   1327c:	sub	sp, sp, #24
   13280:	str	r0, [fp, #-4]
   13284:	str	r1, [fp, #-8]
   13288:	ldr	r0, [fp, #-4]
   1328c:	bl	1325c <table_get_column_length@@Base>
   13290:	str	r0, [sp, #8]
   13294:	movw	r0, #0
   13298:	str	r0, [sp, #12]
   1329c:	ldr	r0, [sp, #12]
   132a0:	ldr	r1, [sp, #8]
   132a4:	cmp	r0, r1
   132a8:	bge	132e0 <table_get_column@@Base+0x6c>
   132ac:	ldr	r0, [fp, #-4]
   132b0:	ldr	r1, [sp, #12]
   132b4:	bl	13310 <table_get_column_name@@Base>
   132b8:	ldr	r1, [fp, #-8]
   132bc:	bl	11f08 <strcmp@plt>
   132c0:	cmp	r0, #0
   132c4:	bne	132cc <table_get_column@@Base+0x58>
   132c8:	b	132e0 <table_get_column@@Base+0x6c>
   132cc:	b	132d0 <table_get_column@@Base+0x5c>
   132d0:	ldr	r0, [sp, #12]
   132d4:	add	r0, r0, #1
   132d8:	str	r0, [sp, #12]
   132dc:	b	1329c <table_get_column@@Base+0x28>
   132e0:	ldr	r0, [sp, #12]
   132e4:	ldr	r1, [sp, #8]
   132e8:	cmp	r0, r1
   132ec:	bne	132fc <table_get_column@@Base+0x88>
   132f0:	mvn	r0, #0
   132f4:	str	r0, [sp, #4]
   132f8:	b	13304 <table_get_column@@Base+0x90>
   132fc:	ldr	r0, [sp, #12]
   13300:	str	r0, [sp, #4]
   13304:	ldr	r0, [sp, #4]
   13308:	mov	sp, fp
   1330c:	pop	{fp, pc}

00013310 <table_get_column_name@@Base>:
   13310:	push	{fp, lr}
   13314:	mov	fp, sp
   13318:	sub	sp, sp, #16
   1331c:	str	r0, [fp, #-4]
   13320:	str	r1, [sp, #8]
   13324:	ldr	r0, [fp, #-4]
   13328:	ldr	r1, [sp, #8]
   1332c:	bl	131e4 <table_get_col_ptr@@Base>
   13330:	str	r0, [sp, #4]
   13334:	ldr	r0, [sp, #4]
   13338:	ldr	r0, [r0]
   1333c:	mov	sp, fp
   13340:	pop	{fp, pc}

00013344 <table_get_column_data_type@@Base>:
   13344:	push	{fp, lr}
   13348:	mov	fp, sp
   1334c:	sub	sp, sp, #16
   13350:	str	r0, [fp, #-4]
   13354:	str	r1, [sp, #8]
   13358:	ldr	r0, [fp, #-4]
   1335c:	ldr	r1, [sp, #8]
   13360:	bl	131e4 <table_get_col_ptr@@Base>
   13364:	str	r0, [sp, #4]
   13368:	ldr	r0, [sp, #4]
   1336c:	ldr	r0, [r0, #4]
   13370:	mov	sp, fp
   13374:	pop	{fp, pc}

00013378 <table_add_column@@Base>:
   13378:	push	{fp, lr}
   1337c:	mov	fp, sp
   13380:	sub	sp, sp, #24
   13384:	str	r0, [fp, #-4]
   13388:	str	r1, [fp, #-8]
   1338c:	str	r2, [sp, #12]
   13390:	ldr	r0, [fp, #-4]
   13394:	bl	1325c <table_get_column_length@@Base>
   13398:	mov	r1, r0
   1339c:	ldr	r2, [fp, #-4]
   133a0:	ldr	r2, [r2, #8]
   133a4:	udiv	r3, r0, r2
   133a8:	mls	r0, r3, r2, r0
   133ac:	cmp	r0, #0
   133b0:	bne	133bc <table_add_column@@Base+0x44>
   133b4:	ldr	r0, [fp, #-4]
   133b8:	bl	1341c <table_add_column@@Base+0xa4>
   133bc:	ldr	r0, [fp, #-4]
   133c0:	ldr	r1, [fp, #-8]
   133c4:	ldr	r2, [sp, #12]
   133c8:	bl	134d4 <table_add_column@@Base+0x15c>
   133cc:	ldr	r1, [fp, #-4]
   133d0:	ldr	r2, [fp, #-4]
   133d4:	str	r0, [sp, #8]
   133d8:	mov	r0, r2
   133dc:	str	r1, [sp, #4]
   133e0:	bl	1325c <table_get_column_length@@Base>
   133e4:	ldr	r1, [sp, #4]
   133e8:	str	r0, [sp]
   133ec:	mov	r0, r1
   133f0:	mvn	r1, #0
   133f4:	ldr	r2, [sp]
   133f8:	movw	r3, #8
   133fc:	bl	13090 <table_notify@@Base>
   13400:	ldr	r0, [fp, #-4]
   13404:	ldr	r1, [r0, #4]
   13408:	add	r2, r1, #1
   1340c:	str	r2, [r0, #4]
   13410:	mov	r0, r1
   13414:	mov	sp, fp
   13418:	pop	{fp, pc}
   1341c:	push	{fp, lr}
   13420:	mov	fp, sp
   13424:	sub	sp, sp, #16
   13428:	str	r0, [fp, #-4]
   1342c:	ldr	r0, [fp, #-4]
   13430:	ldr	r0, [r0, #8]
   13434:	ldr	r1, [fp, #-4]
   13438:	ldr	r2, [r1, #12]
   1343c:	add	r0, r2, r0
   13440:	str	r0, [r1, #12]
   13444:	ldr	r0, [fp, #-4]
   13448:	ldr	r0, [r0]
   1344c:	ldr	r1, [fp, #-4]
   13450:	ldr	r1, [r1, #12]
   13454:	movw	r2, #12
   13458:	mul	r1, r1, r2
   1345c:	bl	11f2c <realloc@plt>
   13460:	ldr	r1, [fp, #-4]
   13464:	str	r0, [r1]
   13468:	ldr	r0, [fp, #-4]
   1346c:	bl	1553c <table_get_row_length@@Base>
   13470:	str	r0, [sp, #8]
   13474:	movw	r0, #0
   13478:	str	r0, [sp, #4]
   1347c:	ldr	r0, [sp, #4]
   13480:	ldr	r1, [sp, #8]
   13484:	cmp	r0, r1
   13488:	bge	134cc <table_add_column@@Base+0x154>
   1348c:	ldr	r0, [fp, #-4]
   13490:	ldr	r1, [sp, #4]
   13494:	bl	15488 <table_get_row_ptr@@Base>
   13498:	str	r0, [sp]
   1349c:	ldr	r0, [sp]
   134a0:	ldr	r0, [r0]
   134a4:	ldr	r1, [fp, #-4]
   134a8:	ldr	r1, [r1, #12]
   134ac:	lsl	r1, r1, #2
   134b0:	bl	11f2c <realloc@plt>
   134b4:	ldr	r1, [sp]
   134b8:	str	r0, [r1]
   134bc:	ldr	r0, [sp, #4]
   134c0:	add	r0, r0, #1
   134c4:	str	r0, [sp, #4]
   134c8:	b	1347c <table_add_column@@Base+0x104>
   134cc:	mov	sp, fp
   134d0:	pop	{fp, pc}
   134d4:	push	{fp, lr}
   134d8:	mov	fp, sp
   134dc:	sub	sp, sp, #48	; 0x30
   134e0:	str	r0, [fp, #-4]
   134e4:	str	r1, [fp, #-8]
   134e8:	str	r2, [fp, #-12]
   134ec:	ldr	r0, [fp, #-4]
   134f0:	bl	1553c <table_get_row_length@@Base>
   134f4:	str	r0, [fp, #-16]
   134f8:	ldr	r0, [fp, #-4]
   134fc:	bl	1325c <table_get_column_length@@Base>
   13500:	str	r0, [fp, #-20]	; 0xffffffec
   13504:	ldr	r0, [fp, #-4]
   13508:	ldr	r1, [fp, #-20]	; 0xffffffec
   1350c:	ldr	r2, [fp, #-8]
   13510:	ldr	r3, [fp, #-12]
   13514:	ldr	ip, [fp, #-12]
   13518:	str	r0, [sp, #20]
   1351c:	mov	r0, ip
   13520:	str	r1, [sp, #16]
   13524:	str	r2, [sp, #12]
   13528:	str	r3, [sp, #8]
   1352c:	bl	14c7c <table_get_default_compare_function_for_data_type@@Base>
   13530:	ldr	r1, [sp, #20]
   13534:	str	r0, [sp, #4]
   13538:	mov	r0, r1
   1353c:	ldr	r1, [sp, #16]
   13540:	ldr	r2, [sp, #12]
   13544:	ldr	r3, [sp, #8]
   13548:	ldr	ip, [sp, #4]
   1354c:	str	ip, [sp]
   13550:	bl	13154 <table_column_init@@Base>
   13554:	movw	r0, #0
   13558:	str	r0, [sp, #24]
   1355c:	ldr	r0, [sp, #24]
   13560:	ldr	r1, [fp, #-16]
   13564:	cmp	r0, r1
   13568:	bge	1358c <table_add_column@@Base+0x214>
   1356c:	ldr	r0, [fp, #-4]
   13570:	ldr	r1, [sp, #24]
   13574:	ldr	r2, [fp, #-20]	; 0xffffffec
   13578:	bl	16c78 <table_cell_init@@Base>
   1357c:	ldr	r0, [sp, #24]
   13580:	add	r0, r0, #1
   13584:	str	r0, [sp, #24]
   13588:	b	1355c <table_add_column@@Base+0x1e4>
   1358c:	movw	r0, #0
   13590:	mov	sp, fp
   13594:	pop	{fp, pc}

00013598 <table_remove_column@@Base>:
   13598:	push	{fp, lr}
   1359c:	mov	fp, sp
   135a0:	sub	sp, sp, #16
   135a4:	str	r0, [fp, #-4]
   135a8:	str	r1, [sp, #8]
   135ac:	ldr	r0, [fp, #-4]
   135b0:	ldr	r1, [sp, #8]
   135b4:	bl	1361c <table_remove_column@@Base+0x84>
   135b8:	ldr	r1, [fp, #-4]
   135bc:	ldr	r2, [r1, #4]
   135c0:	sub	r2, r2, #1
   135c4:	str	r2, [r1, #4]
   135c8:	ldr	r1, [fp, #-4]
   135cc:	str	r0, [sp, #4]
   135d0:	mov	r0, r1
   135d4:	bl	1325c <table_get_column_length@@Base>
   135d8:	mov	r1, r0
   135dc:	ldr	r2, [fp, #-4]
   135e0:	ldr	r2, [r2, #8]
   135e4:	udiv	r3, r0, r2
   135e8:	mls	r0, r3, r2, r0
   135ec:	cmp	r0, #0
   135f0:	bne	135fc <table_remove_column@@Base+0x64>
   135f4:	ldr	r0, [fp, #-4]
   135f8:	bl	13764 <table_remove_column@@Base+0x1cc>
   135fc:	ldr	r0, [fp, #-4]
   13600:	ldr	r2, [sp, #8]
   13604:	mvn	r1, #0
   13608:	movw	r3, #16
   1360c:	bl	13090 <table_notify@@Base>
   13610:	movw	r0, #0
   13614:	mov	sp, fp
   13618:	pop	{fp, pc}
   1361c:	push	{fp, lr}
   13620:	mov	fp, sp
   13624:	sub	sp, sp, #32
   13628:	str	r0, [fp, #-4]
   1362c:	str	r1, [fp, #-8]
   13630:	ldr	r0, [fp, #-4]
   13634:	ldr	r1, [fp, #-8]
   13638:	bl	13210 <table_column_destroy@@Base>
   1363c:	ldr	r0, [fp, #-4]
   13640:	bl	1325c <table_get_column_length@@Base>
   13644:	str	r0, [fp, #-12]
   13648:	ldr	r0, [fp, #-8]
   1364c:	str	r0, [sp, #16]
   13650:	ldr	r0, [sp, #16]
   13654:	ldr	r1, [fp, #-12]
   13658:	sub	r1, r1, #1
   1365c:	cmp	r0, r1
   13660:	bge	136b8 <table_remove_column@@Base+0x120>
   13664:	ldr	r0, [fp, #-4]
   13668:	ldr	r0, [r0]
   1366c:	ldr	r1, [sp, #16]
   13670:	movw	r2, #12
   13674:	mul	r1, r1, r2
   13678:	add	r0, r0, r1
   1367c:	ldr	r1, [fp, #-4]
   13680:	ldr	r1, [r1]
   13684:	ldr	r3, [sp, #16]
   13688:	mul	r2, r3, r2
   1368c:	add	r1, r1, r2
   13690:	ldr	r2, [r1, #12]
   13694:	str	r2, [r0]
   13698:	ldr	r2, [r1, #16]
   1369c:	str	r2, [r0, #4]
   136a0:	ldr	r1, [r1, #20]
   136a4:	str	r1, [r0, #8]
   136a8:	ldr	r0, [sp, #16]
   136ac:	add	r0, r0, #1
   136b0:	str	r0, [sp, #16]
   136b4:	b	13650 <table_remove_column@@Base+0xb8>
   136b8:	ldr	r0, [fp, #-4]
   136bc:	bl	1553c <table_get_row_length@@Base>
   136c0:	str	r0, [sp, #12]
   136c4:	movw	r0, #0
   136c8:	str	r0, [sp, #8]
   136cc:	ldr	r0, [sp, #8]
   136d0:	ldr	r1, [sp, #12]
   136d4:	cmp	r0, r1
   136d8:	bge	13758 <table_remove_column@@Base+0x1c0>
   136dc:	ldr	r0, [fp, #-4]
   136e0:	ldr	r1, [sp, #8]
   136e4:	ldr	r2, [fp, #-8]
   136e8:	bl	16cf8 <table_cell_destroy@@Base>
   136ec:	ldr	r0, [fp, #-4]
   136f0:	ldr	r1, [sp, #8]
   136f4:	bl	15488 <table_get_row_ptr@@Base>
   136f8:	str	r0, [sp, #4]
   136fc:	ldr	r0, [fp, #-8]
   13700:	str	r0, [sp]
   13704:	ldr	r0, [sp]
   13708:	ldr	r1, [fp, #-12]
   1370c:	sub	r1, r1, #1
   13710:	cmp	r0, r1
   13714:	bge	13744 <table_remove_column@@Base+0x1ac>
   13718:	ldr	r0, [sp, #4]
   1371c:	ldr	r0, [r0]
   13720:	ldr	r1, [sp]
   13724:	add	r0, r0, r1, lsl #2
   13728:	mov	r1, r0
   1372c:	ldr	r0, [r0, #4]
   13730:	str	r0, [r1]
   13734:	ldr	r0, [sp]
   13738:	add	r0, r0, #1
   1373c:	str	r0, [sp]
   13740:	b	13704 <table_remove_column@@Base+0x16c>
   13744:	b	13748 <table_remove_column@@Base+0x1b0>
   13748:	ldr	r0, [sp, #8]
   1374c:	add	r0, r0, #1
   13750:	str	r0, [sp, #8]
   13754:	b	136cc <table_remove_column@@Base+0x134>
   13758:	movw	r0, #0
   1375c:	mov	sp, fp
   13760:	pop	{fp, pc}
   13764:	push	{fp, lr}
   13768:	mov	fp, sp
   1376c:	sub	sp, sp, #16
   13770:	str	r0, [fp, #-4]
   13774:	ldr	r0, [fp, #-4]
   13778:	ldr	r0, [r0, #8]
   1377c:	ldr	r1, [fp, #-4]
   13780:	ldr	r2, [r1, #12]
   13784:	sub	r0, r2, r0
   13788:	str	r0, [r1, #12]
   1378c:	ldr	r0, [fp, #-4]
   13790:	ldr	r0, [r0]
   13794:	ldr	r1, [fp, #-4]
   13798:	ldr	r1, [r1, #12]
   1379c:	movw	r2, #12
   137a0:	mul	r1, r1, r2
   137a4:	bl	11f2c <realloc@plt>
   137a8:	ldr	r1, [fp, #-4]
   137ac:	str	r0, [r1]
   137b0:	ldr	r0, [fp, #-4]
   137b4:	bl	1553c <table_get_row_length@@Base>
   137b8:	str	r0, [sp, #8]
   137bc:	movw	r0, #0
   137c0:	str	r0, [sp, #4]
   137c4:	ldr	r0, [sp, #4]
   137c8:	ldr	r1, [sp, #8]
   137cc:	cmp	r0, r1
   137d0:	bge	13814 <table_remove_column@@Base+0x27c>
   137d4:	ldr	r0, [fp, #-4]
   137d8:	ldr	r1, [sp, #4]
   137dc:	bl	15488 <table_get_row_ptr@@Base>
   137e0:	str	r0, [sp]
   137e4:	ldr	r0, [sp]
   137e8:	ldr	r0, [r0]
   137ec:	ldr	r1, [fp, #-4]
   137f0:	ldr	r1, [r1, #12]
   137f4:	lsl	r1, r1, #2
   137f8:	bl	11f2c <realloc@plt>
   137fc:	ldr	r1, [sp]
   13800:	str	r0, [r1]
   13804:	ldr	r0, [sp, #4]
   13808:	add	r0, r0, #1
   1380c:	str	r0, [sp, #4]
   13810:	b	137c4 <table_remove_column@@Base+0x22c>
   13814:	mov	sp, fp
   13818:	pop	{fp, pc}

0001381c <table_get_column_compare_function@@Base>:
   1381c:	push	{fp, lr}
   13820:	mov	fp, sp
   13824:	sub	sp, sp, #16
   13828:	str	r0, [fp, #-4]
   1382c:	str	r1, [sp, #8]
   13830:	ldr	r0, [fp, #-4]
   13834:	ldr	r1, [sp, #8]
   13838:	bl	131e4 <table_get_col_ptr@@Base>
   1383c:	str	r0, [sp, #4]
   13840:	ldr	r0, [sp, #4]
   13844:	ldr	r0, [r0, #8]
   13848:	mov	sp, fp
   1384c:	pop	{fp, pc}

00013850 <table_set_column_compare_function@@Base>:
   13850:	push	{fp, lr}
   13854:	mov	fp, sp
   13858:	sub	sp, sp, #16
   1385c:	str	r0, [fp, #-4]
   13860:	str	r1, [sp, #8]
   13864:	str	r2, [sp, #4]
   13868:	ldr	r0, [fp, #-4]
   1386c:	ldr	r1, [sp, #8]
   13870:	bl	131e4 <table_get_col_ptr@@Base>
   13874:	str	r0, [sp]
   13878:	ldr	r0, [sp, #4]
   1387c:	ldr	r1, [sp]
   13880:	str	r0, [r1, #8]
   13884:	mov	sp, fp
   13888:	pop	{fp, pc}

0001388c <table_compare_bool@@Base>:
   1388c:	sub	sp, sp, #16
   13890:	str	r0, [sp, #8]
   13894:	str	r1, [sp, #4]
   13898:	ldr	r0, [sp, #8]
   1389c:	movw	r1, #0
   138a0:	cmp	r0, r1
   138a4:	bne	138d0 <table_compare_bool@@Base+0x44>
   138a8:	ldr	r0, [sp, #4]
   138ac:	movw	r1, #0
   138b0:	cmp	r0, r1
   138b4:	bne	138c4 <table_compare_bool@@Base+0x38>
   138b8:	movw	r0, #0
   138bc:	str	r0, [sp, #12]
   138c0:	b	1396c <table_compare_bool@@Base+0xe0>
   138c4:	mvn	r0, #0
   138c8:	str	r0, [sp, #12]
   138cc:	b	1396c <table_compare_bool@@Base+0xe0>
   138d0:	ldr	r0, [sp, #4]
   138d4:	movw	r1, #0
   138d8:	cmp	r0, r1
   138dc:	bne	138ec <table_compare_bool@@Base+0x60>
   138e0:	movw	r0, #1
   138e4:	str	r0, [sp, #12]
   138e8:	b	1396c <table_compare_bool@@Base+0xe0>
   138ec:	b	138f0 <table_compare_bool@@Base+0x64>
   138f0:	b	138f4 <table_compare_bool@@Base+0x68>
   138f4:	ldr	r0, [sp, #8]
   138f8:	ldrb	r0, [r0]
   138fc:	and	r0, r0, #1
   13900:	strb	r0, [sp, #3]
   13904:	ldr	r0, [sp, #4]
   13908:	ldrb	r0, [r0]
   1390c:	and	r0, r0, #1
   13910:	strb	r0, [sp, #2]
   13914:	ldrb	r0, [sp, #3]
   13918:	and	r0, r0, #1
   1391c:	ldrb	r1, [sp, #2]
   13920:	and	r1, r1, #1
   13924:	cmp	r0, r1
   13928:	ble	13938 <table_compare_bool@@Base+0xac>
   1392c:	movw	r0, #1
   13930:	str	r0, [sp, #12]
   13934:	b	1396c <table_compare_bool@@Base+0xe0>
   13938:	ldrb	r0, [sp, #3]
   1393c:	and	r0, r0, #1
   13940:	ldrb	r1, [sp, #2]
   13944:	and	r1, r1, #1
   13948:	cmp	r0, r1
   1394c:	bge	1395c <table_compare_bool@@Base+0xd0>
   13950:	mvn	r0, #0
   13954:	str	r0, [sp, #12]
   13958:	b	1396c <table_compare_bool@@Base+0xe0>
   1395c:	b	13960 <table_compare_bool@@Base+0xd4>
   13960:	b	13964 <table_compare_bool@@Base+0xd8>
   13964:	movw	r0, #0
   13968:	str	r0, [sp, #12]
   1396c:	ldr	r0, [sp, #12]
   13970:	add	sp, sp, #16
   13974:	bx	lr

00013978 <table_compare_int@@Base>:
   13978:	sub	sp, sp, #20
   1397c:	str	r0, [sp, #12]
   13980:	str	r1, [sp, #8]
   13984:	ldr	r0, [sp, #12]
   13988:	movw	r1, #0
   1398c:	cmp	r0, r1
   13990:	bne	139bc <table_compare_int@@Base+0x44>
   13994:	ldr	r0, [sp, #8]
   13998:	movw	r1, #0
   1399c:	cmp	r0, r1
   139a0:	bne	139b0 <table_compare_int@@Base+0x38>
   139a4:	movw	r0, #0
   139a8:	str	r0, [sp, #16]
   139ac:	b	13a40 <table_compare_int@@Base+0xc8>
   139b0:	mvn	r0, #0
   139b4:	str	r0, [sp, #16]
   139b8:	b	13a40 <table_compare_int@@Base+0xc8>
   139bc:	ldr	r0, [sp, #8]
   139c0:	movw	r1, #0
   139c4:	cmp	r0, r1
   139c8:	bne	139d8 <table_compare_int@@Base+0x60>
   139cc:	movw	r0, #1
   139d0:	str	r0, [sp, #16]
   139d4:	b	13a40 <table_compare_int@@Base+0xc8>
   139d8:	b	139dc <table_compare_int@@Base+0x64>
   139dc:	b	139e0 <table_compare_int@@Base+0x68>
   139e0:	ldr	r0, [sp, #12]
   139e4:	ldr	r0, [r0]
   139e8:	str	r0, [sp, #4]
   139ec:	ldr	r0, [sp, #8]
   139f0:	ldr	r0, [r0]
   139f4:	str	r0, [sp]
   139f8:	ldr	r0, [sp, #4]
   139fc:	ldr	r1, [sp]
   13a00:	cmp	r0, r1
   13a04:	ble	13a14 <table_compare_int@@Base+0x9c>
   13a08:	movw	r0, #1
   13a0c:	str	r0, [sp, #16]
   13a10:	b	13a40 <table_compare_int@@Base+0xc8>
   13a14:	ldr	r0, [sp, #4]
   13a18:	ldr	r1, [sp]
   13a1c:	cmp	r0, r1
   13a20:	bge	13a30 <table_compare_int@@Base+0xb8>
   13a24:	mvn	r0, #0
   13a28:	str	r0, [sp, #16]
   13a2c:	b	13a40 <table_compare_int@@Base+0xc8>
   13a30:	b	13a34 <table_compare_int@@Base+0xbc>
   13a34:	b	13a38 <table_compare_int@@Base+0xc0>
   13a38:	movw	r0, #0
   13a3c:	str	r0, [sp, #16]
   13a40:	ldr	r0, [sp, #16]
   13a44:	add	sp, sp, #20
   13a48:	bx	lr

00013a4c <table_compare_uint@@Base>:
   13a4c:	sub	sp, sp, #20
   13a50:	str	r0, [sp, #12]
   13a54:	str	r1, [sp, #8]
   13a58:	ldr	r0, [sp, #12]
   13a5c:	movw	r1, #0
   13a60:	cmp	r0, r1
   13a64:	bne	13a90 <table_compare_uint@@Base+0x44>
   13a68:	ldr	r0, [sp, #8]
   13a6c:	movw	r1, #0
   13a70:	cmp	r0, r1
   13a74:	bne	13a84 <table_compare_uint@@Base+0x38>
   13a78:	movw	r0, #0
   13a7c:	str	r0, [sp, #16]
   13a80:	b	13b14 <table_compare_uint@@Base+0xc8>
   13a84:	mvn	r0, #0
   13a88:	str	r0, [sp, #16]
   13a8c:	b	13b14 <table_compare_uint@@Base+0xc8>
   13a90:	ldr	r0, [sp, #8]
   13a94:	movw	r1, #0
   13a98:	cmp	r0, r1
   13a9c:	bne	13aac <table_compare_uint@@Base+0x60>
   13aa0:	movw	r0, #1
   13aa4:	str	r0, [sp, #16]
   13aa8:	b	13b14 <table_compare_uint@@Base+0xc8>
   13aac:	b	13ab0 <table_compare_uint@@Base+0x64>
   13ab0:	b	13ab4 <table_compare_uint@@Base+0x68>
   13ab4:	ldr	r0, [sp, #12]
   13ab8:	ldr	r0, [r0]
   13abc:	str	r0, [sp, #4]
   13ac0:	ldr	r0, [sp, #8]
   13ac4:	ldr	r0, [r0]
   13ac8:	str	r0, [sp]
   13acc:	ldr	r0, [sp, #4]
   13ad0:	ldr	r1, [sp]
   13ad4:	cmp	r0, r1
   13ad8:	bls	13ae8 <table_compare_uint@@Base+0x9c>
   13adc:	movw	r0, #1
   13ae0:	str	r0, [sp, #16]
   13ae4:	b	13b14 <table_compare_uint@@Base+0xc8>
   13ae8:	ldr	r0, [sp, #4]
   13aec:	ldr	r1, [sp]
   13af0:	cmp	r0, r1
   13af4:	bcs	13b04 <table_compare_uint@@Base+0xb8>
   13af8:	mvn	r0, #0
   13afc:	str	r0, [sp, #16]
   13b00:	b	13b14 <table_compare_uint@@Base+0xc8>
   13b04:	b	13b08 <table_compare_uint@@Base+0xbc>
   13b08:	b	13b0c <table_compare_uint@@Base+0xc0>
   13b0c:	movw	r0, #0
   13b10:	str	r0, [sp, #16]
   13b14:	ldr	r0, [sp, #16]
   13b18:	add	sp, sp, #20
   13b1c:	bx	lr

00013b20 <table_compare_int8@@Base>:
   13b20:	sub	sp, sp, #16
   13b24:	str	r0, [sp, #8]
   13b28:	str	r1, [sp, #4]
   13b2c:	ldr	r0, [sp, #8]
   13b30:	movw	r1, #0
   13b34:	cmp	r0, r1
   13b38:	bne	13b64 <table_compare_int8@@Base+0x44>
   13b3c:	ldr	r0, [sp, #4]
   13b40:	movw	r1, #0
   13b44:	cmp	r0, r1
   13b48:	bne	13b58 <table_compare_int8@@Base+0x38>
   13b4c:	movw	r0, #0
   13b50:	str	r0, [sp, #12]
   13b54:	b	13be8 <table_compare_int8@@Base+0xc8>
   13b58:	mvn	r0, #0
   13b5c:	str	r0, [sp, #12]
   13b60:	b	13be8 <table_compare_int8@@Base+0xc8>
   13b64:	ldr	r0, [sp, #4]
   13b68:	movw	r1, #0
   13b6c:	cmp	r0, r1
   13b70:	bne	13b80 <table_compare_int8@@Base+0x60>
   13b74:	movw	r0, #1
   13b78:	str	r0, [sp, #12]
   13b7c:	b	13be8 <table_compare_int8@@Base+0xc8>
   13b80:	b	13b84 <table_compare_int8@@Base+0x64>
   13b84:	b	13b88 <table_compare_int8@@Base+0x68>
   13b88:	ldr	r0, [sp, #8]
   13b8c:	ldrb	r0, [r0]
   13b90:	strb	r0, [sp, #3]
   13b94:	ldr	r0, [sp, #4]
   13b98:	ldrb	r0, [r0]
   13b9c:	strb	r0, [sp, #2]
   13ba0:	ldrsb	r0, [sp, #3]
   13ba4:	ldrsb	r1, [sp, #2]
   13ba8:	cmp	r0, r1
   13bac:	ble	13bbc <table_compare_int8@@Base+0x9c>
   13bb0:	movw	r0, #1
   13bb4:	str	r0, [sp, #12]
   13bb8:	b	13be8 <table_compare_int8@@Base+0xc8>
   13bbc:	ldrsb	r0, [sp, #3]
   13bc0:	ldrsb	r1, [sp, #2]
   13bc4:	cmp	r0, r1
   13bc8:	bge	13bd8 <table_compare_int8@@Base+0xb8>
   13bcc:	mvn	r0, #0
   13bd0:	str	r0, [sp, #12]
   13bd4:	b	13be8 <table_compare_int8@@Base+0xc8>
   13bd8:	b	13bdc <table_compare_int8@@Base+0xbc>
   13bdc:	b	13be0 <table_compare_int8@@Base+0xc0>
   13be0:	movw	r0, #0
   13be4:	str	r0, [sp, #12]
   13be8:	ldr	r0, [sp, #12]
   13bec:	add	sp, sp, #16
   13bf0:	bx	lr

00013bf4 <table_compare_uint8@@Base>:
   13bf4:	sub	sp, sp, #16
   13bf8:	str	r0, [sp, #8]
   13bfc:	str	r1, [sp, #4]
   13c00:	ldr	r0, [sp, #8]
   13c04:	movw	r1, #0
   13c08:	cmp	r0, r1
   13c0c:	bne	13c38 <table_compare_uint8@@Base+0x44>
   13c10:	ldr	r0, [sp, #4]
   13c14:	movw	r1, #0
   13c18:	cmp	r0, r1
   13c1c:	bne	13c2c <table_compare_uint8@@Base+0x38>
   13c20:	movw	r0, #0
   13c24:	str	r0, [sp, #12]
   13c28:	b	13cbc <table_compare_uint8@@Base+0xc8>
   13c2c:	mvn	r0, #0
   13c30:	str	r0, [sp, #12]
   13c34:	b	13cbc <table_compare_uint8@@Base+0xc8>
   13c38:	ldr	r0, [sp, #4]
   13c3c:	movw	r1, #0
   13c40:	cmp	r0, r1
   13c44:	bne	13c54 <table_compare_uint8@@Base+0x60>
   13c48:	movw	r0, #1
   13c4c:	str	r0, [sp, #12]
   13c50:	b	13cbc <table_compare_uint8@@Base+0xc8>
   13c54:	b	13c58 <table_compare_uint8@@Base+0x64>
   13c58:	b	13c5c <table_compare_uint8@@Base+0x68>
   13c5c:	ldr	r0, [sp, #8]
   13c60:	ldrb	r0, [r0]
   13c64:	strb	r0, [sp, #3]
   13c68:	ldr	r0, [sp, #4]
   13c6c:	ldrb	r0, [r0]
   13c70:	strb	r0, [sp, #2]
   13c74:	ldrb	r0, [sp, #3]
   13c78:	ldrb	r1, [sp, #2]
   13c7c:	cmp	r0, r1
   13c80:	ble	13c90 <table_compare_uint8@@Base+0x9c>
   13c84:	movw	r0, #1
   13c88:	str	r0, [sp, #12]
   13c8c:	b	13cbc <table_compare_uint8@@Base+0xc8>
   13c90:	ldrb	r0, [sp, #3]
   13c94:	ldrb	r1, [sp, #2]
   13c98:	cmp	r0, r1
   13c9c:	bge	13cac <table_compare_uint8@@Base+0xb8>
   13ca0:	mvn	r0, #0
   13ca4:	str	r0, [sp, #12]
   13ca8:	b	13cbc <table_compare_uint8@@Base+0xc8>
   13cac:	b	13cb0 <table_compare_uint8@@Base+0xbc>
   13cb0:	b	13cb4 <table_compare_uint8@@Base+0xc0>
   13cb4:	movw	r0, #0
   13cb8:	str	r0, [sp, #12]
   13cbc:	ldr	r0, [sp, #12]
   13cc0:	add	sp, sp, #16
   13cc4:	bx	lr

00013cc8 <table_compare_int16@@Base>:
   13cc8:	sub	sp, sp, #16
   13ccc:	str	r0, [sp, #8]
   13cd0:	str	r1, [sp, #4]
   13cd4:	ldr	r0, [sp, #8]
   13cd8:	movw	r1, #0
   13cdc:	cmp	r0, r1
   13ce0:	bne	13d0c <table_compare_int16@@Base+0x44>
   13ce4:	ldr	r0, [sp, #4]
   13ce8:	movw	r1, #0
   13cec:	cmp	r0, r1
   13cf0:	bne	13d00 <table_compare_int16@@Base+0x38>
   13cf4:	movw	r0, #0
   13cf8:	str	r0, [sp, #12]
   13cfc:	b	13d90 <table_compare_int16@@Base+0xc8>
   13d00:	mvn	r0, #0
   13d04:	str	r0, [sp, #12]
   13d08:	b	13d90 <table_compare_int16@@Base+0xc8>
   13d0c:	ldr	r0, [sp, #4]
   13d10:	movw	r1, #0
   13d14:	cmp	r0, r1
   13d18:	bne	13d28 <table_compare_int16@@Base+0x60>
   13d1c:	movw	r0, #1
   13d20:	str	r0, [sp, #12]
   13d24:	b	13d90 <table_compare_int16@@Base+0xc8>
   13d28:	b	13d2c <table_compare_int16@@Base+0x64>
   13d2c:	b	13d30 <table_compare_int16@@Base+0x68>
   13d30:	ldr	r0, [sp, #8]
   13d34:	ldrh	r0, [r0]
   13d38:	strh	r0, [sp, #2]
   13d3c:	ldr	r0, [sp, #4]
   13d40:	ldrh	r0, [r0]
   13d44:	strh	r0, [sp]
   13d48:	ldrsh	r0, [sp, #2]
   13d4c:	ldrsh	r1, [sp]
   13d50:	cmp	r0, r1
   13d54:	ble	13d64 <table_compare_int16@@Base+0x9c>
   13d58:	movw	r0, #1
   13d5c:	str	r0, [sp, #12]
   13d60:	b	13d90 <table_compare_int16@@Base+0xc8>
   13d64:	ldrsh	r0, [sp, #2]
   13d68:	ldrsh	r1, [sp]
   13d6c:	cmp	r0, r1
   13d70:	bge	13d80 <table_compare_int16@@Base+0xb8>
   13d74:	mvn	r0, #0
   13d78:	str	r0, [sp, #12]
   13d7c:	b	13d90 <table_compare_int16@@Base+0xc8>
   13d80:	b	13d84 <table_compare_int16@@Base+0xbc>
   13d84:	b	13d88 <table_compare_int16@@Base+0xc0>
   13d88:	movw	r0, #0
   13d8c:	str	r0, [sp, #12]
   13d90:	ldr	r0, [sp, #12]
   13d94:	add	sp, sp, #16
   13d98:	bx	lr

00013d9c <table_compare_uint16@@Base>:
   13d9c:	sub	sp, sp, #16
   13da0:	str	r0, [sp, #8]
   13da4:	str	r1, [sp, #4]
   13da8:	ldr	r0, [sp, #8]
   13dac:	movw	r1, #0
   13db0:	cmp	r0, r1
   13db4:	bne	13de0 <table_compare_uint16@@Base+0x44>
   13db8:	ldr	r0, [sp, #4]
   13dbc:	movw	r1, #0
   13dc0:	cmp	r0, r1
   13dc4:	bne	13dd4 <table_compare_uint16@@Base+0x38>
   13dc8:	movw	r0, #0
   13dcc:	str	r0, [sp, #12]
   13dd0:	b	13e64 <table_compare_uint16@@Base+0xc8>
   13dd4:	mvn	r0, #0
   13dd8:	str	r0, [sp, #12]
   13ddc:	b	13e64 <table_compare_uint16@@Base+0xc8>
   13de0:	ldr	r0, [sp, #4]
   13de4:	movw	r1, #0
   13de8:	cmp	r0, r1
   13dec:	bne	13dfc <table_compare_uint16@@Base+0x60>
   13df0:	movw	r0, #1
   13df4:	str	r0, [sp, #12]
   13df8:	b	13e64 <table_compare_uint16@@Base+0xc8>
   13dfc:	b	13e00 <table_compare_uint16@@Base+0x64>
   13e00:	b	13e04 <table_compare_uint16@@Base+0x68>
   13e04:	ldr	r0, [sp, #8]
   13e08:	ldrh	r0, [r0]
   13e0c:	strh	r0, [sp, #2]
   13e10:	ldr	r0, [sp, #4]
   13e14:	ldrh	r0, [r0]
   13e18:	strh	r0, [sp]
   13e1c:	ldrh	r0, [sp, #2]
   13e20:	ldrh	r1, [sp]
   13e24:	cmp	r0, r1
   13e28:	ble	13e38 <table_compare_uint16@@Base+0x9c>
   13e2c:	movw	r0, #1
   13e30:	str	r0, [sp, #12]
   13e34:	b	13e64 <table_compare_uint16@@Base+0xc8>
   13e38:	ldrh	r0, [sp, #2]
   13e3c:	ldrh	r1, [sp]
   13e40:	cmp	r0, r1
   13e44:	bge	13e54 <table_compare_uint16@@Base+0xb8>
   13e48:	mvn	r0, #0
   13e4c:	str	r0, [sp, #12]
   13e50:	b	13e64 <table_compare_uint16@@Base+0xc8>
   13e54:	b	13e58 <table_compare_uint16@@Base+0xbc>
   13e58:	b	13e5c <table_compare_uint16@@Base+0xc0>
   13e5c:	movw	r0, #0
   13e60:	str	r0, [sp, #12]
   13e64:	ldr	r0, [sp, #12]
   13e68:	add	sp, sp, #16
   13e6c:	bx	lr

00013e70 <table_compare_int32@@Base>:
   13e70:	sub	sp, sp, #20
   13e74:	str	r0, [sp, #12]
   13e78:	str	r1, [sp, #8]
   13e7c:	ldr	r0, [sp, #12]
   13e80:	movw	r1, #0
   13e84:	cmp	r0, r1
   13e88:	bne	13eb4 <table_compare_int32@@Base+0x44>
   13e8c:	ldr	r0, [sp, #8]
   13e90:	movw	r1, #0
   13e94:	cmp	r0, r1
   13e98:	bne	13ea8 <table_compare_int32@@Base+0x38>
   13e9c:	movw	r0, #0
   13ea0:	str	r0, [sp, #16]
   13ea4:	b	13f38 <table_compare_int32@@Base+0xc8>
   13ea8:	mvn	r0, #0
   13eac:	str	r0, [sp, #16]
   13eb0:	b	13f38 <table_compare_int32@@Base+0xc8>
   13eb4:	ldr	r0, [sp, #8]
   13eb8:	movw	r1, #0
   13ebc:	cmp	r0, r1
   13ec0:	bne	13ed0 <table_compare_int32@@Base+0x60>
   13ec4:	movw	r0, #1
   13ec8:	str	r0, [sp, #16]
   13ecc:	b	13f38 <table_compare_int32@@Base+0xc8>
   13ed0:	b	13ed4 <table_compare_int32@@Base+0x64>
   13ed4:	b	13ed8 <table_compare_int32@@Base+0x68>
   13ed8:	ldr	r0, [sp, #12]
   13edc:	ldr	r0, [r0]
   13ee0:	str	r0, [sp, #4]
   13ee4:	ldr	r0, [sp, #8]
   13ee8:	ldr	r0, [r0]
   13eec:	str	r0, [sp]
   13ef0:	ldr	r0, [sp, #4]
   13ef4:	ldr	r1, [sp]
   13ef8:	cmp	r0, r1
   13efc:	ble	13f0c <table_compare_int32@@Base+0x9c>
   13f00:	movw	r0, #1
   13f04:	str	r0, [sp, #16]
   13f08:	b	13f38 <table_compare_int32@@Base+0xc8>
   13f0c:	ldr	r0, [sp, #4]
   13f10:	ldr	r1, [sp]
   13f14:	cmp	r0, r1
   13f18:	bge	13f28 <table_compare_int32@@Base+0xb8>
   13f1c:	mvn	r0, #0
   13f20:	str	r0, [sp, #16]
   13f24:	b	13f38 <table_compare_int32@@Base+0xc8>
   13f28:	b	13f2c <table_compare_int32@@Base+0xbc>
   13f2c:	b	13f30 <table_compare_int32@@Base+0xc0>
   13f30:	movw	r0, #0
   13f34:	str	r0, [sp, #16]
   13f38:	ldr	r0, [sp, #16]
   13f3c:	add	sp, sp, #20
   13f40:	bx	lr

00013f44 <table_compare_uint32@@Base>:
   13f44:	sub	sp, sp, #20
   13f48:	str	r0, [sp, #12]
   13f4c:	str	r1, [sp, #8]
   13f50:	ldr	r0, [sp, #12]
   13f54:	movw	r1, #0
   13f58:	cmp	r0, r1
   13f5c:	bne	13f88 <table_compare_uint32@@Base+0x44>
   13f60:	ldr	r0, [sp, #8]
   13f64:	movw	r1, #0
   13f68:	cmp	r0, r1
   13f6c:	bne	13f7c <table_compare_uint32@@Base+0x38>
   13f70:	movw	r0, #0
   13f74:	str	r0, [sp, #16]
   13f78:	b	1400c <table_compare_uint32@@Base+0xc8>
   13f7c:	mvn	r0, #0
   13f80:	str	r0, [sp, #16]
   13f84:	b	1400c <table_compare_uint32@@Base+0xc8>
   13f88:	ldr	r0, [sp, #8]
   13f8c:	movw	r1, #0
   13f90:	cmp	r0, r1
   13f94:	bne	13fa4 <table_compare_uint32@@Base+0x60>
   13f98:	movw	r0, #1
   13f9c:	str	r0, [sp, #16]
   13fa0:	b	1400c <table_compare_uint32@@Base+0xc8>
   13fa4:	b	13fa8 <table_compare_uint32@@Base+0x64>
   13fa8:	b	13fac <table_compare_uint32@@Base+0x68>
   13fac:	ldr	r0, [sp, #12]
   13fb0:	ldr	r0, [r0]
   13fb4:	str	r0, [sp, #4]
   13fb8:	ldr	r0, [sp, #8]
   13fbc:	ldr	r0, [r0]
   13fc0:	str	r0, [sp]
   13fc4:	ldr	r0, [sp, #4]
   13fc8:	ldr	r1, [sp]
   13fcc:	cmp	r0, r1
   13fd0:	bls	13fe0 <table_compare_uint32@@Base+0x9c>
   13fd4:	movw	r0, #1
   13fd8:	str	r0, [sp, #16]
   13fdc:	b	1400c <table_compare_uint32@@Base+0xc8>
   13fe0:	ldr	r0, [sp, #4]
   13fe4:	ldr	r1, [sp]
   13fe8:	cmp	r0, r1
   13fec:	bcs	13ffc <table_compare_uint32@@Base+0xb8>
   13ff0:	mvn	r0, #0
   13ff4:	str	r0, [sp, #16]
   13ff8:	b	1400c <table_compare_uint32@@Base+0xc8>
   13ffc:	b	14000 <table_compare_uint32@@Base+0xbc>
   14000:	b	14004 <table_compare_uint32@@Base+0xc0>
   14004:	movw	r0, #0
   14008:	str	r0, [sp, #16]
   1400c:	ldr	r0, [sp, #16]
   14010:	add	sp, sp, #20
   14014:	bx	lr

00014018 <table_compare_int64@@Base>:
   14018:	sub	sp, sp, #32
   1401c:	str	r0, [sp, #24]
   14020:	str	r1, [sp, #20]
   14024:	ldr	r0, [sp, #24]
   14028:	movw	r1, #0
   1402c:	cmp	r0, r1
   14030:	bne	1405c <table_compare_int64@@Base+0x44>
   14034:	ldr	r0, [sp, #20]
   14038:	movw	r1, #0
   1403c:	cmp	r0, r1
   14040:	bne	14050 <table_compare_int64@@Base+0x38>
   14044:	movw	r0, #0
   14048:	str	r0, [sp, #28]
   1404c:	b	14110 <table_compare_int64@@Base+0xf8>
   14050:	mvn	r0, #0
   14054:	str	r0, [sp, #28]
   14058:	b	14110 <table_compare_int64@@Base+0xf8>
   1405c:	ldr	r0, [sp, #20]
   14060:	movw	r1, #0
   14064:	cmp	r0, r1
   14068:	bne	14078 <table_compare_int64@@Base+0x60>
   1406c:	movw	r0, #1
   14070:	str	r0, [sp, #28]
   14074:	b	14110 <table_compare_int64@@Base+0xf8>
   14078:	b	1407c <table_compare_int64@@Base+0x64>
   1407c:	b	14080 <table_compare_int64@@Base+0x68>
   14080:	ldr	r0, [sp, #24]
   14084:	ldr	r1, [r0]
   14088:	ldr	r0, [r0, #4]
   1408c:	str	r0, [sp, #12]
   14090:	str	r1, [sp, #8]
   14094:	ldr	r0, [sp, #20]
   14098:	ldr	r1, [r0]
   1409c:	ldr	r0, [r0, #4]
   140a0:	str	r0, [sp, #4]
   140a4:	str	r1, [sp]
   140a8:	ldr	r0, [sp, #8]
   140ac:	ldr	r1, [sp, #12]
   140b0:	ldr	r2, [sp]
   140b4:	ldr	r3, [sp, #4]
   140b8:	subs	r0, r2, r0
   140bc:	sbcs	r1, r3, r1
   140c0:	bge	140d4 <table_compare_int64@@Base+0xbc>
   140c4:	b	140c8 <table_compare_int64@@Base+0xb0>
   140c8:	movw	r0, #1
   140cc:	str	r0, [sp, #28]
   140d0:	b	14110 <table_compare_int64@@Base+0xf8>
   140d4:	ldr	r0, [sp, #8]
   140d8:	ldr	r1, [sp, #12]
   140dc:	ldr	r2, [sp]
   140e0:	ldr	r3, [sp, #4]
   140e4:	subs	r0, r0, r2
   140e8:	sbcs	r1, r1, r3
   140ec:	bge	14100 <table_compare_int64@@Base+0xe8>
   140f0:	b	140f4 <table_compare_int64@@Base+0xdc>
   140f4:	mvn	r0, #0
   140f8:	str	r0, [sp, #28]
   140fc:	b	14110 <table_compare_int64@@Base+0xf8>
   14100:	b	14104 <table_compare_int64@@Base+0xec>
   14104:	b	14108 <table_compare_int64@@Base+0xf0>
   14108:	movw	r0, #0
   1410c:	str	r0, [sp, #28]
   14110:	ldr	r0, [sp, #28]
   14114:	add	sp, sp, #32
   14118:	bx	lr

0001411c <table_compare_uint64@@Base>:
   1411c:	sub	sp, sp, #32
   14120:	str	r0, [sp, #24]
   14124:	str	r1, [sp, #20]
   14128:	ldr	r0, [sp, #24]
   1412c:	movw	r1, #0
   14130:	cmp	r0, r1
   14134:	bne	14160 <table_compare_uint64@@Base+0x44>
   14138:	ldr	r0, [sp, #20]
   1413c:	movw	r1, #0
   14140:	cmp	r0, r1
   14144:	bne	14154 <table_compare_uint64@@Base+0x38>
   14148:	movw	r0, #0
   1414c:	str	r0, [sp, #28]
   14150:	b	14214 <table_compare_uint64@@Base+0xf8>
   14154:	mvn	r0, #0
   14158:	str	r0, [sp, #28]
   1415c:	b	14214 <table_compare_uint64@@Base+0xf8>
   14160:	ldr	r0, [sp, #20]
   14164:	movw	r1, #0
   14168:	cmp	r0, r1
   1416c:	bne	1417c <table_compare_uint64@@Base+0x60>
   14170:	movw	r0, #1
   14174:	str	r0, [sp, #28]
   14178:	b	14214 <table_compare_uint64@@Base+0xf8>
   1417c:	b	14180 <table_compare_uint64@@Base+0x64>
   14180:	b	14184 <table_compare_uint64@@Base+0x68>
   14184:	ldr	r0, [sp, #24]
   14188:	ldr	r1, [r0]
   1418c:	ldr	r0, [r0, #4]
   14190:	str	r0, [sp, #12]
   14194:	str	r1, [sp, #8]
   14198:	ldr	r0, [sp, #20]
   1419c:	ldr	r1, [r0]
   141a0:	ldr	r0, [r0, #4]
   141a4:	str	r0, [sp, #4]
   141a8:	str	r1, [sp]
   141ac:	ldr	r0, [sp, #8]
   141b0:	ldr	r1, [sp, #12]
   141b4:	ldr	r2, [sp]
   141b8:	ldr	r3, [sp, #4]
   141bc:	subs	r0, r2, r0
   141c0:	sbcs	r1, r3, r1
   141c4:	bcs	141d8 <table_compare_uint64@@Base+0xbc>
   141c8:	b	141cc <table_compare_uint64@@Base+0xb0>
   141cc:	movw	r0, #1
   141d0:	str	r0, [sp, #28]
   141d4:	b	14214 <table_compare_uint64@@Base+0xf8>
   141d8:	ldr	r0, [sp, #8]
   141dc:	ldr	r1, [sp, #12]
   141e0:	ldr	r2, [sp]
   141e4:	ldr	r3, [sp, #4]
   141e8:	subs	r0, r0, r2
   141ec:	sbcs	r1, r1, r3
   141f0:	bcs	14204 <table_compare_uint64@@Base+0xe8>
   141f4:	b	141f8 <table_compare_uint64@@Base+0xdc>
   141f8:	mvn	r0, #0
   141fc:	str	r0, [sp, #28]
   14200:	b	14214 <table_compare_uint64@@Base+0xf8>
   14204:	b	14208 <table_compare_uint64@@Base+0xec>
   14208:	b	1420c <table_compare_uint64@@Base+0xf0>
   1420c:	movw	r0, #0
   14210:	str	r0, [sp, #28]
   14214:	ldr	r0, [sp, #28]
   14218:	add	sp, sp, #32
   1421c:	bx	lr

00014220 <table_compare_short@@Base>:
   14220:	sub	sp, sp, #16
   14224:	str	r0, [sp, #8]
   14228:	str	r1, [sp, #4]
   1422c:	ldr	r0, [sp, #8]
   14230:	movw	r1, #0
   14234:	cmp	r0, r1
   14238:	bne	14264 <table_compare_short@@Base+0x44>
   1423c:	ldr	r0, [sp, #4]
   14240:	movw	r1, #0
   14244:	cmp	r0, r1
   14248:	bne	14258 <table_compare_short@@Base+0x38>
   1424c:	movw	r0, #0
   14250:	str	r0, [sp, #12]
   14254:	b	142e8 <table_compare_short@@Base+0xc8>
   14258:	mvn	r0, #0
   1425c:	str	r0, [sp, #12]
   14260:	b	142e8 <table_compare_short@@Base+0xc8>
   14264:	ldr	r0, [sp, #4]
   14268:	movw	r1, #0
   1426c:	cmp	r0, r1
   14270:	bne	14280 <table_compare_short@@Base+0x60>
   14274:	movw	r0, #1
   14278:	str	r0, [sp, #12]
   1427c:	b	142e8 <table_compare_short@@Base+0xc8>
   14280:	b	14284 <table_compare_short@@Base+0x64>
   14284:	b	14288 <table_compare_short@@Base+0x68>
   14288:	ldr	r0, [sp, #8]
   1428c:	ldrh	r0, [r0]
   14290:	strh	r0, [sp, #2]
   14294:	ldr	r0, [sp, #4]
   14298:	ldrh	r0, [r0]
   1429c:	strh	r0, [sp]
   142a0:	ldrsh	r0, [sp, #2]
   142a4:	ldrsh	r1, [sp]
   142a8:	cmp	r0, r1
   142ac:	ble	142bc <table_compare_short@@Base+0x9c>
   142b0:	movw	r0, #1
   142b4:	str	r0, [sp, #12]
   142b8:	b	142e8 <table_compare_short@@Base+0xc8>
   142bc:	ldrsh	r0, [sp, #2]
   142c0:	ldrsh	r1, [sp]
   142c4:	cmp	r0, r1
   142c8:	bge	142d8 <table_compare_short@@Base+0xb8>
   142cc:	mvn	r0, #0
   142d0:	str	r0, [sp, #12]
   142d4:	b	142e8 <table_compare_short@@Base+0xc8>
   142d8:	b	142dc <table_compare_short@@Base+0xbc>
   142dc:	b	142e0 <table_compare_short@@Base+0xc0>
   142e0:	movw	r0, #0
   142e4:	str	r0, [sp, #12]
   142e8:	ldr	r0, [sp, #12]
   142ec:	add	sp, sp, #16
   142f0:	bx	lr

000142f4 <table_compare_ushort@@Base>:
   142f4:	sub	sp, sp, #16
   142f8:	str	r0, [sp, #8]
   142fc:	str	r1, [sp, #4]
   14300:	ldr	r0, [sp, #8]
   14304:	movw	r1, #0
   14308:	cmp	r0, r1
   1430c:	bne	14338 <table_compare_ushort@@Base+0x44>
   14310:	ldr	r0, [sp, #4]
   14314:	movw	r1, #0
   14318:	cmp	r0, r1
   1431c:	bne	1432c <table_compare_ushort@@Base+0x38>
   14320:	movw	r0, #0
   14324:	str	r0, [sp, #12]
   14328:	b	143bc <table_compare_ushort@@Base+0xc8>
   1432c:	mvn	r0, #0
   14330:	str	r0, [sp, #12]
   14334:	b	143bc <table_compare_ushort@@Base+0xc8>
   14338:	ldr	r0, [sp, #4]
   1433c:	movw	r1, #0
   14340:	cmp	r0, r1
   14344:	bne	14354 <table_compare_ushort@@Base+0x60>
   14348:	movw	r0, #1
   1434c:	str	r0, [sp, #12]
   14350:	b	143bc <table_compare_ushort@@Base+0xc8>
   14354:	b	14358 <table_compare_ushort@@Base+0x64>
   14358:	b	1435c <table_compare_ushort@@Base+0x68>
   1435c:	ldr	r0, [sp, #8]
   14360:	ldrh	r0, [r0]
   14364:	strh	r0, [sp, #2]
   14368:	ldr	r0, [sp, #4]
   1436c:	ldrh	r0, [r0]
   14370:	strh	r0, [sp]
   14374:	ldrh	r0, [sp, #2]
   14378:	ldrh	r1, [sp]
   1437c:	cmp	r0, r1
   14380:	ble	14390 <table_compare_ushort@@Base+0x9c>
   14384:	movw	r0, #1
   14388:	str	r0, [sp, #12]
   1438c:	b	143bc <table_compare_ushort@@Base+0xc8>
   14390:	ldrh	r0, [sp, #2]
   14394:	ldrh	r1, [sp]
   14398:	cmp	r0, r1
   1439c:	bge	143ac <table_compare_ushort@@Base+0xb8>
   143a0:	mvn	r0, #0
   143a4:	str	r0, [sp, #12]
   143a8:	b	143bc <table_compare_ushort@@Base+0xc8>
   143ac:	b	143b0 <table_compare_ushort@@Base+0xbc>
   143b0:	b	143b4 <table_compare_ushort@@Base+0xc0>
   143b4:	movw	r0, #0
   143b8:	str	r0, [sp, #12]
   143bc:	ldr	r0, [sp, #12]
   143c0:	add	sp, sp, #16
   143c4:	bx	lr

000143c8 <table_compare_long@@Base>:
   143c8:	sub	sp, sp, #20
   143cc:	str	r0, [sp, #12]
   143d0:	str	r1, [sp, #8]
   143d4:	ldr	r0, [sp, #12]
   143d8:	movw	r1, #0
   143dc:	cmp	r0, r1
   143e0:	bne	1440c <table_compare_long@@Base+0x44>
   143e4:	ldr	r0, [sp, #8]
   143e8:	movw	r1, #0
   143ec:	cmp	r0, r1
   143f0:	bne	14400 <table_compare_long@@Base+0x38>
   143f4:	movw	r0, #0
   143f8:	str	r0, [sp, #16]
   143fc:	b	14490 <table_compare_long@@Base+0xc8>
   14400:	mvn	r0, #0
   14404:	str	r0, [sp, #16]
   14408:	b	14490 <table_compare_long@@Base+0xc8>
   1440c:	ldr	r0, [sp, #8]
   14410:	movw	r1, #0
   14414:	cmp	r0, r1
   14418:	bne	14428 <table_compare_long@@Base+0x60>
   1441c:	movw	r0, #1
   14420:	str	r0, [sp, #16]
   14424:	b	14490 <table_compare_long@@Base+0xc8>
   14428:	b	1442c <table_compare_long@@Base+0x64>
   1442c:	b	14430 <table_compare_long@@Base+0x68>
   14430:	ldr	r0, [sp, #12]
   14434:	ldr	r0, [r0]
   14438:	str	r0, [sp, #4]
   1443c:	ldr	r0, [sp, #8]
   14440:	ldr	r0, [r0]
   14444:	str	r0, [sp]
   14448:	ldr	r0, [sp, #4]
   1444c:	ldr	r1, [sp]
   14450:	cmp	r0, r1
   14454:	ble	14464 <table_compare_long@@Base+0x9c>
   14458:	movw	r0, #1
   1445c:	str	r0, [sp, #16]
   14460:	b	14490 <table_compare_long@@Base+0xc8>
   14464:	ldr	r0, [sp, #4]
   14468:	ldr	r1, [sp]
   1446c:	cmp	r0, r1
   14470:	bge	14480 <table_compare_long@@Base+0xb8>
   14474:	mvn	r0, #0
   14478:	str	r0, [sp, #16]
   1447c:	b	14490 <table_compare_long@@Base+0xc8>
   14480:	b	14484 <table_compare_long@@Base+0xbc>
   14484:	b	14488 <table_compare_long@@Base+0xc0>
   14488:	movw	r0, #0
   1448c:	str	r0, [sp, #16]
   14490:	ldr	r0, [sp, #16]
   14494:	add	sp, sp, #20
   14498:	bx	lr

0001449c <table_compare_ulong@@Base>:
   1449c:	sub	sp, sp, #20
   144a0:	str	r0, [sp, #12]
   144a4:	str	r1, [sp, #8]
   144a8:	ldr	r0, [sp, #12]
   144ac:	movw	r1, #0
   144b0:	cmp	r0, r1
   144b4:	bne	144e0 <table_compare_ulong@@Base+0x44>
   144b8:	ldr	r0, [sp, #8]
   144bc:	movw	r1, #0
   144c0:	cmp	r0, r1
   144c4:	bne	144d4 <table_compare_ulong@@Base+0x38>
   144c8:	movw	r0, #0
   144cc:	str	r0, [sp, #16]
   144d0:	b	14564 <table_compare_ulong@@Base+0xc8>
   144d4:	mvn	r0, #0
   144d8:	str	r0, [sp, #16]
   144dc:	b	14564 <table_compare_ulong@@Base+0xc8>
   144e0:	ldr	r0, [sp, #8]
   144e4:	movw	r1, #0
   144e8:	cmp	r0, r1
   144ec:	bne	144fc <table_compare_ulong@@Base+0x60>
   144f0:	movw	r0, #1
   144f4:	str	r0, [sp, #16]
   144f8:	b	14564 <table_compare_ulong@@Base+0xc8>
   144fc:	b	14500 <table_compare_ulong@@Base+0x64>
   14500:	b	14504 <table_compare_ulong@@Base+0x68>
   14504:	ldr	r0, [sp, #12]
   14508:	ldr	r0, [r0]
   1450c:	str	r0, [sp, #4]
   14510:	ldr	r0, [sp, #8]
   14514:	ldr	r0, [r0]
   14518:	str	r0, [sp]
   1451c:	ldr	r0, [sp, #4]
   14520:	ldr	r1, [sp]
   14524:	cmp	r0, r1
   14528:	bls	14538 <table_compare_ulong@@Base+0x9c>
   1452c:	movw	r0, #1
   14530:	str	r0, [sp, #16]
   14534:	b	14564 <table_compare_ulong@@Base+0xc8>
   14538:	ldr	r0, [sp, #4]
   1453c:	ldr	r1, [sp]
   14540:	cmp	r0, r1
   14544:	bcs	14554 <table_compare_ulong@@Base+0xb8>
   14548:	mvn	r0, #0
   1454c:	str	r0, [sp, #16]
   14550:	b	14564 <table_compare_ulong@@Base+0xc8>
   14554:	b	14558 <table_compare_ulong@@Base+0xbc>
   14558:	b	1455c <table_compare_ulong@@Base+0xc0>
   1455c:	movw	r0, #0
   14560:	str	r0, [sp, #16]
   14564:	ldr	r0, [sp, #16]
   14568:	add	sp, sp, #20
   1456c:	bx	lr

00014570 <table_compare_llong@@Base>:
   14570:	sub	sp, sp, #32
   14574:	str	r0, [sp, #24]
   14578:	str	r1, [sp, #20]
   1457c:	ldr	r0, [sp, #24]
   14580:	movw	r1, #0
   14584:	cmp	r0, r1
   14588:	bne	145b4 <table_compare_llong@@Base+0x44>
   1458c:	ldr	r0, [sp, #20]
   14590:	movw	r1, #0
   14594:	cmp	r0, r1
   14598:	bne	145a8 <table_compare_llong@@Base+0x38>
   1459c:	movw	r0, #0
   145a0:	str	r0, [sp, #28]
   145a4:	b	14668 <table_compare_llong@@Base+0xf8>
   145a8:	mvn	r0, #0
   145ac:	str	r0, [sp, #28]
   145b0:	b	14668 <table_compare_llong@@Base+0xf8>
   145b4:	ldr	r0, [sp, #20]
   145b8:	movw	r1, #0
   145bc:	cmp	r0, r1
   145c0:	bne	145d0 <table_compare_llong@@Base+0x60>
   145c4:	movw	r0, #1
   145c8:	str	r0, [sp, #28]
   145cc:	b	14668 <table_compare_llong@@Base+0xf8>
   145d0:	b	145d4 <table_compare_llong@@Base+0x64>
   145d4:	b	145d8 <table_compare_llong@@Base+0x68>
   145d8:	ldr	r0, [sp, #24]
   145dc:	ldr	r1, [r0]
   145e0:	ldr	r0, [r0, #4]
   145e4:	str	r0, [sp, #12]
   145e8:	str	r1, [sp, #8]
   145ec:	ldr	r0, [sp, #20]
   145f0:	ldr	r1, [r0]
   145f4:	ldr	r0, [r0, #4]
   145f8:	str	r0, [sp, #4]
   145fc:	str	r1, [sp]
   14600:	ldr	r0, [sp, #8]
   14604:	ldr	r1, [sp, #12]
   14608:	ldr	r2, [sp]
   1460c:	ldr	r3, [sp, #4]
   14610:	subs	r0, r2, r0
   14614:	sbcs	r1, r3, r1
   14618:	bge	1462c <table_compare_llong@@Base+0xbc>
   1461c:	b	14620 <table_compare_llong@@Base+0xb0>
   14620:	movw	r0, #1
   14624:	str	r0, [sp, #28]
   14628:	b	14668 <table_compare_llong@@Base+0xf8>
   1462c:	ldr	r0, [sp, #8]
   14630:	ldr	r1, [sp, #12]
   14634:	ldr	r2, [sp]
   14638:	ldr	r3, [sp, #4]
   1463c:	subs	r0, r0, r2
   14640:	sbcs	r1, r1, r3
   14644:	bge	14658 <table_compare_llong@@Base+0xe8>
   14648:	b	1464c <table_compare_llong@@Base+0xdc>
   1464c:	mvn	r0, #0
   14650:	str	r0, [sp, #28]
   14654:	b	14668 <table_compare_llong@@Base+0xf8>
   14658:	b	1465c <table_compare_llong@@Base+0xec>
   1465c:	b	14660 <table_compare_llong@@Base+0xf0>
   14660:	movw	r0, #0
   14664:	str	r0, [sp, #28]
   14668:	ldr	r0, [sp, #28]
   1466c:	add	sp, sp, #32
   14670:	bx	lr

00014674 <table_compare_ullong@@Base>:
   14674:	sub	sp, sp, #20
   14678:	str	r0, [sp, #12]
   1467c:	str	r1, [sp, #8]
   14680:	ldr	r0, [sp, #12]
   14684:	movw	r1, #0
   14688:	cmp	r0, r1
   1468c:	bne	146b8 <table_compare_ullong@@Base+0x44>
   14690:	ldr	r0, [sp, #8]
   14694:	movw	r1, #0
   14698:	cmp	r0, r1
   1469c:	bne	146ac <table_compare_ullong@@Base+0x38>
   146a0:	movw	r0, #0
   146a4:	str	r0, [sp, #16]
   146a8:	b	1473c <table_compare_ullong@@Base+0xc8>
   146ac:	mvn	r0, #0
   146b0:	str	r0, [sp, #16]
   146b4:	b	1473c <table_compare_ullong@@Base+0xc8>
   146b8:	ldr	r0, [sp, #8]
   146bc:	movw	r1, #0
   146c0:	cmp	r0, r1
   146c4:	bne	146d4 <table_compare_ullong@@Base+0x60>
   146c8:	movw	r0, #1
   146cc:	str	r0, [sp, #16]
   146d0:	b	1473c <table_compare_ullong@@Base+0xc8>
   146d4:	b	146d8 <table_compare_ullong@@Base+0x64>
   146d8:	b	146dc <table_compare_ullong@@Base+0x68>
   146dc:	ldr	r0, [sp, #12]
   146e0:	ldr	r0, [r0]
   146e4:	str	r0, [sp, #4]
   146e8:	ldr	r0, [sp, #8]
   146ec:	ldr	r0, [r0]
   146f0:	str	r0, [sp]
   146f4:	ldr	r0, [sp, #4]
   146f8:	ldr	r1, [sp]
   146fc:	cmp	r0, r1
   14700:	bls	14710 <table_compare_ullong@@Base+0x9c>
   14704:	movw	r0, #1
   14708:	str	r0, [sp, #16]
   1470c:	b	1473c <table_compare_ullong@@Base+0xc8>
   14710:	ldr	r0, [sp, #4]
   14714:	ldr	r1, [sp]
   14718:	cmp	r0, r1
   1471c:	bcs	1472c <table_compare_ullong@@Base+0xb8>
   14720:	mvn	r0, #0
   14724:	str	r0, [sp, #16]
   14728:	b	1473c <table_compare_ullong@@Base+0xc8>
   1472c:	b	14730 <table_compare_ullong@@Base+0xbc>
   14730:	b	14734 <table_compare_ullong@@Base+0xc0>
   14734:	movw	r0, #0
   14738:	str	r0, [sp, #16]
   1473c:	ldr	r0, [sp, #16]
   14740:	add	sp, sp, #20
   14744:	bx	lr

00014748 <table_compare_float@@Base>:
   14748:	sub	sp, sp, #20
   1474c:	str	r0, [sp, #12]
   14750:	str	r1, [sp, #8]
   14754:	ldr	r0, [sp, #12]
   14758:	movw	r1, #0
   1475c:	cmp	r0, r1
   14760:	bne	1478c <table_compare_float@@Base+0x44>
   14764:	ldr	r0, [sp, #8]
   14768:	movw	r1, #0
   1476c:	cmp	r0, r1
   14770:	bne	14780 <table_compare_float@@Base+0x38>
   14774:	movw	r0, #0
   14778:	str	r0, [sp, #16]
   1477c:	b	14818 <table_compare_float@@Base+0xd0>
   14780:	mvn	r0, #0
   14784:	str	r0, [sp, #16]
   14788:	b	14818 <table_compare_float@@Base+0xd0>
   1478c:	ldr	r0, [sp, #8]
   14790:	movw	r1, #0
   14794:	cmp	r0, r1
   14798:	bne	147a8 <table_compare_float@@Base+0x60>
   1479c:	movw	r0, #1
   147a0:	str	r0, [sp, #16]
   147a4:	b	14818 <table_compare_float@@Base+0xd0>
   147a8:	b	147ac <table_compare_float@@Base+0x64>
   147ac:	b	147b0 <table_compare_float@@Base+0x68>
   147b0:	ldr	r0, [sp, #12]
   147b4:	vldr	s0, [r0]
   147b8:	vstr	s0, [sp, #4]
   147bc:	ldr	r0, [sp, #8]
   147c0:	vldr	s0, [r0]
   147c4:	vstr	s0, [sp]
   147c8:	vldr	s0, [sp, #4]
   147cc:	vldr	s2, [sp]
   147d0:	vcmpe.f32	s0, s2
   147d4:	vmrs	APSR_nzcv, fpscr
   147d8:	ble	147e8 <table_compare_float@@Base+0xa0>
   147dc:	movw	r0, #1
   147e0:	str	r0, [sp, #16]
   147e4:	b	14818 <table_compare_float@@Base+0xd0>
   147e8:	vldr	s0, [sp, #4]
   147ec:	vldr	s2, [sp]
   147f0:	vcmpe.f32	s0, s2
   147f4:	vmrs	APSR_nzcv, fpscr
   147f8:	bpl	14808 <table_compare_float@@Base+0xc0>
   147fc:	mvn	r0, #0
   14800:	str	r0, [sp, #16]
   14804:	b	14818 <table_compare_float@@Base+0xd0>
   14808:	b	1480c <table_compare_float@@Base+0xc4>
   1480c:	b	14810 <table_compare_float@@Base+0xc8>
   14810:	movw	r0, #0
   14814:	str	r0, [sp, #16]
   14818:	ldr	r0, [sp, #16]
   1481c:	add	sp, sp, #20
   14820:	bx	lr

00014824 <table_compare_double@@Base>:
   14824:	sub	sp, sp, #32
   14828:	str	r0, [sp, #24]
   1482c:	str	r1, [sp, #20]
   14830:	ldr	r0, [sp, #24]
   14834:	movw	r1, #0
   14838:	cmp	r0, r1
   1483c:	bne	14868 <table_compare_double@@Base+0x44>
   14840:	ldr	r0, [sp, #20]
   14844:	movw	r1, #0
   14848:	cmp	r0, r1
   1484c:	bne	1485c <table_compare_double@@Base+0x38>
   14850:	movw	r0, #0
   14854:	str	r0, [sp, #28]
   14858:	b	148f4 <table_compare_double@@Base+0xd0>
   1485c:	mvn	r0, #0
   14860:	str	r0, [sp, #28]
   14864:	b	148f4 <table_compare_double@@Base+0xd0>
   14868:	ldr	r0, [sp, #20]
   1486c:	movw	r1, #0
   14870:	cmp	r0, r1
   14874:	bne	14884 <table_compare_double@@Base+0x60>
   14878:	movw	r0, #1
   1487c:	str	r0, [sp, #28]
   14880:	b	148f4 <table_compare_double@@Base+0xd0>
   14884:	b	14888 <table_compare_double@@Base+0x64>
   14888:	b	1488c <table_compare_double@@Base+0x68>
   1488c:	ldr	r0, [sp, #24]
   14890:	vldr	d16, [r0]
   14894:	vstr	d16, [sp, #8]
   14898:	ldr	r0, [sp, #20]
   1489c:	vldr	d16, [r0]
   148a0:	vstr	d16, [sp]
   148a4:	vldr	d16, [sp, #8]
   148a8:	vldr	d17, [sp]
   148ac:	vcmpe.f64	d16, d17
   148b0:	vmrs	APSR_nzcv, fpscr
   148b4:	ble	148c4 <table_compare_double@@Base+0xa0>
   148b8:	movw	r0, #1
   148bc:	str	r0, [sp, #28]
   148c0:	b	148f4 <table_compare_double@@Base+0xd0>
   148c4:	vldr	d16, [sp, #8]
   148c8:	vldr	d17, [sp]
   148cc:	vcmpe.f64	d16, d17
   148d0:	vmrs	APSR_nzcv, fpscr
   148d4:	bpl	148e4 <table_compare_double@@Base+0xc0>
   148d8:	mvn	r0, #0
   148dc:	str	r0, [sp, #28]
   148e0:	b	148f4 <table_compare_double@@Base+0xd0>
   148e4:	b	148e8 <table_compare_double@@Base+0xc4>
   148e8:	b	148ec <table_compare_double@@Base+0xc8>
   148ec:	movw	r0, #0
   148f0:	str	r0, [sp, #28]
   148f4:	ldr	r0, [sp, #28]
   148f8:	add	sp, sp, #32
   148fc:	bx	lr

00014900 <table_compare_ldouble@@Base>:
   14900:	sub	sp, sp, #32
   14904:	str	r0, [sp, #24]
   14908:	str	r1, [sp, #20]
   1490c:	ldr	r0, [sp, #24]
   14910:	movw	r1, #0
   14914:	cmp	r0, r1
   14918:	bne	14944 <table_compare_ldouble@@Base+0x44>
   1491c:	ldr	r0, [sp, #20]
   14920:	movw	r1, #0
   14924:	cmp	r0, r1
   14928:	bne	14938 <table_compare_ldouble@@Base+0x38>
   1492c:	movw	r0, #0
   14930:	str	r0, [sp, #28]
   14934:	b	149d0 <table_compare_ldouble@@Base+0xd0>
   14938:	mvn	r0, #0
   1493c:	str	r0, [sp, #28]
   14940:	b	149d0 <table_compare_ldouble@@Base+0xd0>
   14944:	ldr	r0, [sp, #20]
   14948:	movw	r1, #0
   1494c:	cmp	r0, r1
   14950:	bne	14960 <table_compare_ldouble@@Base+0x60>
   14954:	movw	r0, #1
   14958:	str	r0, [sp, #28]
   1495c:	b	149d0 <table_compare_ldouble@@Base+0xd0>
   14960:	b	14964 <table_compare_ldouble@@Base+0x64>
   14964:	b	14968 <table_compare_ldouble@@Base+0x68>
   14968:	ldr	r0, [sp, #24]
   1496c:	vldr	d16, [r0]
   14970:	vstr	d16, [sp, #8]
   14974:	ldr	r0, [sp, #20]
   14978:	vldr	d16, [r0]
   1497c:	vstr	d16, [sp]
   14980:	vldr	d16, [sp, #8]
   14984:	vldr	d17, [sp]
   14988:	vcmpe.f64	d16, d17
   1498c:	vmrs	APSR_nzcv, fpscr
   14990:	ble	149a0 <table_compare_ldouble@@Base+0xa0>
   14994:	movw	r0, #1
   14998:	str	r0, [sp, #28]
   1499c:	b	149d0 <table_compare_ldouble@@Base+0xd0>
   149a0:	vldr	d16, [sp, #8]
   149a4:	vldr	d17, [sp]
   149a8:	vcmpe.f64	d16, d17
   149ac:	vmrs	APSR_nzcv, fpscr
   149b0:	bpl	149c0 <table_compare_ldouble@@Base+0xc0>
   149b4:	mvn	r0, #0
   149b8:	str	r0, [sp, #28]
   149bc:	b	149d0 <table_compare_ldouble@@Base+0xd0>
   149c0:	b	149c4 <table_compare_ldouble@@Base+0xc4>
   149c4:	b	149c8 <table_compare_ldouble@@Base+0xc8>
   149c8:	movw	r0, #0
   149cc:	str	r0, [sp, #28]
   149d0:	ldr	r0, [sp, #28]
   149d4:	add	sp, sp, #32
   149d8:	bx	lr

000149dc <table_compare_char@@Base>:
   149dc:	sub	sp, sp, #16
   149e0:	str	r0, [sp, #8]
   149e4:	str	r1, [sp, #4]
   149e8:	ldr	r0, [sp, #8]
   149ec:	movw	r1, #0
   149f0:	cmp	r0, r1
   149f4:	bne	14a20 <table_compare_char@@Base+0x44>
   149f8:	ldr	r0, [sp, #4]
   149fc:	movw	r1, #0
   14a00:	cmp	r0, r1
   14a04:	bne	14a14 <table_compare_char@@Base+0x38>
   14a08:	movw	r0, #0
   14a0c:	str	r0, [sp, #12]
   14a10:	b	14aa4 <table_compare_char@@Base+0xc8>
   14a14:	mvn	r0, #0
   14a18:	str	r0, [sp, #12]
   14a1c:	b	14aa4 <table_compare_char@@Base+0xc8>
   14a20:	ldr	r0, [sp, #4]
   14a24:	movw	r1, #0
   14a28:	cmp	r0, r1
   14a2c:	bne	14a3c <table_compare_char@@Base+0x60>
   14a30:	movw	r0, #1
   14a34:	str	r0, [sp, #12]
   14a38:	b	14aa4 <table_compare_char@@Base+0xc8>
   14a3c:	b	14a40 <table_compare_char@@Base+0x64>
   14a40:	b	14a44 <table_compare_char@@Base+0x68>
   14a44:	ldr	r0, [sp, #8]
   14a48:	ldrb	r0, [r0]
   14a4c:	strb	r0, [sp, #3]
   14a50:	ldr	r0, [sp, #4]
   14a54:	ldrb	r0, [r0]
   14a58:	strb	r0, [sp, #2]
   14a5c:	ldrb	r0, [sp, #3]
   14a60:	ldrb	r1, [sp, #2]
   14a64:	cmp	r0, r1
   14a68:	ble	14a78 <table_compare_char@@Base+0x9c>
   14a6c:	movw	r0, #1
   14a70:	str	r0, [sp, #12]
   14a74:	b	14aa4 <table_compare_char@@Base+0xc8>
   14a78:	ldrb	r0, [sp, #3]
   14a7c:	ldrb	r1, [sp, #2]
   14a80:	cmp	r0, r1
   14a84:	bge	14a94 <table_compare_char@@Base+0xb8>
   14a88:	mvn	r0, #0
   14a8c:	str	r0, [sp, #12]
   14a90:	b	14aa4 <table_compare_char@@Base+0xc8>
   14a94:	b	14a98 <table_compare_char@@Base+0xbc>
   14a98:	b	14a9c <table_compare_char@@Base+0xc0>
   14a9c:	movw	r0, #0
   14aa0:	str	r0, [sp, #12]
   14aa4:	ldr	r0, [sp, #12]
   14aa8:	add	sp, sp, #16
   14aac:	bx	lr

00014ab0 <table_compare_uchar@@Base>:
   14ab0:	sub	sp, sp, #16
   14ab4:	str	r0, [sp, #8]
   14ab8:	str	r1, [sp, #4]
   14abc:	ldr	r0, [sp, #8]
   14ac0:	movw	r1, #0
   14ac4:	cmp	r0, r1
   14ac8:	bne	14af4 <table_compare_uchar@@Base+0x44>
   14acc:	ldr	r0, [sp, #4]
   14ad0:	movw	r1, #0
   14ad4:	cmp	r0, r1
   14ad8:	bne	14ae8 <table_compare_uchar@@Base+0x38>
   14adc:	movw	r0, #0
   14ae0:	str	r0, [sp, #12]
   14ae4:	b	14b78 <table_compare_uchar@@Base+0xc8>
   14ae8:	mvn	r0, #0
   14aec:	str	r0, [sp, #12]
   14af0:	b	14b78 <table_compare_uchar@@Base+0xc8>
   14af4:	ldr	r0, [sp, #4]
   14af8:	movw	r1, #0
   14afc:	cmp	r0, r1
   14b00:	bne	14b10 <table_compare_uchar@@Base+0x60>
   14b04:	movw	r0, #1
   14b08:	str	r0, [sp, #12]
   14b0c:	b	14b78 <table_compare_uchar@@Base+0xc8>
   14b10:	b	14b14 <table_compare_uchar@@Base+0x64>
   14b14:	b	14b18 <table_compare_uchar@@Base+0x68>
   14b18:	ldr	r0, [sp, #8]
   14b1c:	ldrb	r0, [r0]
   14b20:	strb	r0, [sp, #3]
   14b24:	ldr	r0, [sp, #4]
   14b28:	ldrb	r0, [r0]
   14b2c:	strb	r0, [sp, #2]
   14b30:	ldrb	r0, [sp, #3]
   14b34:	ldrb	r1, [sp, #2]
   14b38:	cmp	r0, r1
   14b3c:	ble	14b4c <table_compare_uchar@@Base+0x9c>
   14b40:	movw	r0, #1
   14b44:	str	r0, [sp, #12]
   14b48:	b	14b78 <table_compare_uchar@@Base+0xc8>
   14b4c:	ldrb	r0, [sp, #3]
   14b50:	ldrb	r1, [sp, #2]
   14b54:	cmp	r0, r1
   14b58:	bge	14b68 <table_compare_uchar@@Base+0xb8>
   14b5c:	mvn	r0, #0
   14b60:	str	r0, [sp, #12]
   14b64:	b	14b78 <table_compare_uchar@@Base+0xc8>
   14b68:	b	14b6c <table_compare_uchar@@Base+0xbc>
   14b6c:	b	14b70 <table_compare_uchar@@Base+0xc0>
   14b70:	movw	r0, #0
   14b74:	str	r0, [sp, #12]
   14b78:	ldr	r0, [sp, #12]
   14b7c:	add	sp, sp, #16
   14b80:	bx	lr

00014b84 <table_compare_string@@Base>:
   14b84:	push	{fp, lr}
   14b88:	mov	fp, sp
   14b8c:	sub	sp, sp, #24
   14b90:	str	r0, [fp, #-8]
   14b94:	str	r1, [sp, #12]
   14b98:	ldr	r0, [fp, #-8]
   14b9c:	movw	r1, #0
   14ba0:	cmp	r0, r1
   14ba4:	bne	14bd0 <table_compare_string@@Base+0x4c>
   14ba8:	ldr	r0, [sp, #12]
   14bac:	movw	r1, #0
   14bb0:	cmp	r0, r1
   14bb4:	bne	14bc4 <table_compare_string@@Base+0x40>
   14bb8:	movw	r0, #0
   14bbc:	str	r0, [fp, #-4]
   14bc0:	b	14c14 <table_compare_string@@Base+0x90>
   14bc4:	mvn	r0, #0
   14bc8:	str	r0, [fp, #-4]
   14bcc:	b	14c14 <table_compare_string@@Base+0x90>
   14bd0:	ldr	r0, [sp, #12]
   14bd4:	movw	r1, #0
   14bd8:	cmp	r0, r1
   14bdc:	bne	14bec <table_compare_string@@Base+0x68>
   14be0:	movw	r0, #1
   14be4:	str	r0, [fp, #-4]
   14be8:	b	14c14 <table_compare_string@@Base+0x90>
   14bec:	b	14bf0 <table_compare_string@@Base+0x6c>
   14bf0:	b	14bf4 <table_compare_string@@Base+0x70>
   14bf4:	ldr	r0, [fp, #-8]
   14bf8:	str	r0, [sp, #8]
   14bfc:	ldr	r0, [sp, #12]
   14c00:	str	r0, [sp, #4]
   14c04:	ldr	r0, [sp, #8]
   14c08:	ldr	r1, [sp, #4]
   14c0c:	bl	11f08 <strcmp@plt>
   14c10:	str	r0, [fp, #-4]
   14c14:	ldr	r0, [fp, #-4]
   14c18:	mov	sp, fp
   14c1c:	pop	{fp, pc}

00014c20 <table_compare_ptr@@Base>:
   14c20:	sub	sp, sp, #12
   14c24:	str	r0, [sp, #4]
   14c28:	str	r1, [sp]
   14c2c:	ldr	r0, [sp, #4]
   14c30:	ldr	r1, [sp]
   14c34:	cmp	r0, r1
   14c38:	bls	14c48 <table_compare_ptr@@Base+0x28>
   14c3c:	movw	r0, #1
   14c40:	str	r0, [sp, #8]
   14c44:	b	14c70 <table_compare_ptr@@Base+0x50>
   14c48:	ldr	r0, [sp, #4]
   14c4c:	ldr	r1, [sp]
   14c50:	cmp	r0, r1
   14c54:	bcs	14c64 <table_compare_ptr@@Base+0x44>
   14c58:	mvn	r0, #0
   14c5c:	str	r0, [sp, #8]
   14c60:	b	14c70 <table_compare_ptr@@Base+0x50>
   14c64:	b	14c68 <table_compare_ptr@@Base+0x48>
   14c68:	movw	r0, #0
   14c6c:	str	r0, [sp, #8]
   14c70:	ldr	r0, [sp, #8]
   14c74:	add	sp, sp, #12
   14c78:	bx	lr

00014c7c <table_get_default_compare_function_for_data_type@@Base>:
   14c7c:	sub	sp, sp, #12
   14c80:	str	r0, [sp, #8]
   14c84:	mov	r0, #0
   14c88:	str	r0, [sp, #4]
   14c8c:	ldr	r0, [sp, #8]
   14c90:	cmp	r0, #23
   14c94:	str	r0, [sp]
   14c98:	bhi	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c9c:	add	r0, pc, #8
   14ca0:	ldr	r1, [sp]
   14ca4:	ldr	r2, [r0, r1, lsl #2]
   14ca8:	add	pc, r0, r2
   14cac:	andeq	r0, r0, r0, rrx
   14cb0:	andeq	r0, r0, r0, ror r0
   14cb4:	andeq	r0, r0, r0, lsl #1
   14cb8:	muleq	r0, r0, r0
   14cbc:	andeq	r0, r0, r0, lsr #1
   14cc0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   14cc4:	andeq	r0, r0, r0, asr #1
   14cc8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14ccc:	andeq	r0, r0, r0, ror #1
   14cd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14cd4:	andeq	r0, r0, r0, lsl #2
   14cd8:	andeq	r0, r0, r0, lsl r1
   14cdc:	andeq	r0, r0, r0, lsr #2
   14ce0:	andeq	r0, r0, r0, lsr r1
   14ce4:	andeq	r0, r0, r0, asr #2
   14ce8:	andeq	r0, r0, r0, asr r1
   14cec:	andeq	r0, r0, r0, ror r1
   14cf0:	andeq	r0, r0, r0, lsl #3
   14cf4:	muleq	r0, r0, r1
   14cf8:			; <UNDEFINED> instruction: 0x000001b0
   14cfc:	andeq	r0, r0, r0, asr #3
   14d00:	andeq	r0, r0, r0, ror #2
   14d04:	andeq	r0, r0, r0, lsr #3
   14d08:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14d0c:	ldr	r0, [pc, #476]	; 14ef0 <table_get_default_compare_function_for_data_type@@Base+0x274>
   14d10:	ldr	r0, [pc, r0]
   14d14:	str	r0, [sp, #4]
   14d18:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d1c:	ldr	r0, [pc, #456]	; 14eec <table_get_default_compare_function_for_data_type@@Base+0x270>
   14d20:	ldr	r0, [pc, r0]
   14d24:	str	r0, [sp, #4]
   14d28:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d2c:	ldr	r0, [pc, #436]	; 14ee8 <table_get_default_compare_function_for_data_type@@Base+0x26c>
   14d30:	ldr	r0, [pc, r0]
   14d34:	str	r0, [sp, #4]
   14d38:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d3c:	ldr	r0, [pc, #416]	; 14ee4 <table_get_default_compare_function_for_data_type@@Base+0x268>
   14d40:	ldr	r0, [pc, r0]
   14d44:	str	r0, [sp, #4]
   14d48:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d4c:	ldr	r0, [pc, #396]	; 14ee0 <table_get_default_compare_function_for_data_type@@Base+0x264>
   14d50:	ldr	r0, [pc, r0]
   14d54:	str	r0, [sp, #4]
   14d58:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d5c:	ldr	r0, [pc, #376]	; 14edc <table_get_default_compare_function_for_data_type@@Base+0x260>
   14d60:	ldr	r0, [pc, r0]
   14d64:	str	r0, [sp, #4]
   14d68:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d6c:	ldr	r0, [pc, #356]	; 14ed8 <table_get_default_compare_function_for_data_type@@Base+0x25c>
   14d70:	ldr	r0, [pc, r0]
   14d74:	str	r0, [sp, #4]
   14d78:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d7c:	ldr	r0, [pc, #336]	; 14ed4 <table_get_default_compare_function_for_data_type@@Base+0x258>
   14d80:	ldr	r0, [pc, r0]
   14d84:	str	r0, [sp, #4]
   14d88:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d8c:	ldr	r0, [pc, #316]	; 14ed0 <table_get_default_compare_function_for_data_type@@Base+0x254>
   14d90:	ldr	r0, [pc, r0]
   14d94:	str	r0, [sp, #4]
   14d98:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d9c:	ldr	r0, [pc, #296]	; 14ecc <table_get_default_compare_function_for_data_type@@Base+0x250>
   14da0:	ldr	r0, [pc, r0]
   14da4:	str	r0, [sp, #4]
   14da8:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dac:	ldr	r0, [pc, #276]	; 14ec8 <table_get_default_compare_function_for_data_type@@Base+0x24c>
   14db0:	ldr	r0, [pc, r0]
   14db4:	str	r0, [sp, #4]
   14db8:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dbc:	ldr	r0, [pc, #256]	; 14ec4 <table_get_default_compare_function_for_data_type@@Base+0x248>
   14dc0:	ldr	r0, [pc, r0]
   14dc4:	str	r0, [sp, #4]
   14dc8:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dcc:	ldr	r0, [pc, #236]	; 14ec0 <table_get_default_compare_function_for_data_type@@Base+0x244>
   14dd0:	ldr	r0, [pc, r0]
   14dd4:	str	r0, [sp, #4]
   14dd8:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14ddc:	ldr	r0, [pc, #216]	; 14ebc <table_get_default_compare_function_for_data_type@@Base+0x240>
   14de0:	ldr	r0, [pc, r0]
   14de4:	str	r0, [sp, #4]
   14de8:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dec:	ldr	r0, [pc, #196]	; 14eb8 <table_get_default_compare_function_for_data_type@@Base+0x23c>
   14df0:	ldr	r0, [pc, r0]
   14df4:	str	r0, [sp, #4]
   14df8:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dfc:	ldr	r0, [pc, #176]	; 14eb4 <table_get_default_compare_function_for_data_type@@Base+0x238>
   14e00:	ldr	r0, [pc, r0]
   14e04:	str	r0, [sp, #4]
   14e08:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e0c:	ldr	r0, [pc, #156]	; 14eb0 <table_get_default_compare_function_for_data_type@@Base+0x234>
   14e10:	ldr	r0, [pc, r0]
   14e14:	str	r0, [sp, #4]
   14e18:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e1c:	ldr	r0, [pc, #136]	; 14eac <table_get_default_compare_function_for_data_type@@Base+0x230>
   14e20:	ldr	r0, [pc, r0]
   14e24:	str	r0, [sp, #4]
   14e28:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e2c:	ldr	r0, [pc, #116]	; 14ea8 <table_get_default_compare_function_for_data_type@@Base+0x22c>
   14e30:	ldr	r0, [pc, r0]
   14e34:	str	r0, [sp, #4]
   14e38:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e3c:	ldr	r0, [pc, #96]	; 14ea4 <table_get_default_compare_function_for_data_type@@Base+0x228>
   14e40:	ldr	r0, [pc, r0]
   14e44:	str	r0, [sp, #4]
   14e48:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e4c:	ldr	r0, [pc, #76]	; 14ea0 <table_get_default_compare_function_for_data_type@@Base+0x224>
   14e50:	ldr	r0, [pc, r0]
   14e54:	str	r0, [sp, #4]
   14e58:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e5c:	ldr	r0, [pc, #56]	; 14e9c <table_get_default_compare_function_for_data_type@@Base+0x220>
   14e60:	ldr	r0, [pc, r0]
   14e64:	str	r0, [sp, #4]
   14e68:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e6c:	ldr	r0, [pc, #36]	; 14e98 <table_get_default_compare_function_for_data_type@@Base+0x21c>
   14e70:	ldr	r0, [pc, r0]
   14e74:	str	r0, [sp, #4]
   14e78:	b	14e88 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e7c:	ldr	r0, [pc, #16]	; 14e94 <table_get_default_compare_function_for_data_type@@Base+0x218>
   14e80:	ldr	r0, [pc, r0]
   14e84:	str	r0, [sp, #4]
   14e88:	ldr	r0, [sp, #4]
   14e8c:	add	sp, sp, #12
   14e90:	bx	lr
   14e94:	andeq	r4, r1, ip, ror #3
   14e98:	andeq	r4, r1, ip, lsr #4
   14e9c:	andeq	r4, r1, ip, ror #3
   14ea0:	strdeq	r4, [r1], -r8
   14ea4:	andeq	r4, r1, r4, lsl #4
   14ea8:	andeq	r4, r1, r0, lsr #4
   14eac:	andeq	r4, r1, r4, lsr r2
   14eb0:	andeq	r4, r1, r4, lsl #5
   14eb4:	andeq	r4, r1, r4, lsl #5
   14eb8:	andeq	r4, r1, ip, lsl #5
   14ebc:	andeq	r4, r1, r0, lsr #5
   14ec0:	andeq	r4, r1, r8, lsr #5
   14ec4:	muleq	r1, r8, r2
   14ec8:			; <UNDEFINED> instruction: 0x000142b0
   14ecc:	ldrdeq	r4, [r1], -r0
   14ed0:	andeq	r4, r1, r8, lsl #6
   14ed4:	andeq	r4, r1, ip, lsl #6
   14ed8:	andeq	r4, r1, r4, lsl #6
   14edc:	strdeq	r4, [r1], -ip
   14ee0:	andeq	r4, r1, r0, asr #6
   14ee4:	andeq	r4, r1, r8, asr #6
   14ee8:	andeq	r4, r1, r0, lsl r3
   14eec:	andeq	r4, r1, r0, lsl #7
   14ef0:	andeq	r4, r1, r8, asr r3

00014ef4 <table_get@@Base>:
   14ef4:	push	{fp, lr}
   14ef8:	mov	fp, sp
   14efc:	sub	sp, sp, #16
   14f00:	str	r0, [fp, #-4]
   14f04:	str	r1, [sp, #8]
   14f08:	str	r2, [sp, #4]
   14f0c:	ldr	r0, [fp, #-4]
   14f10:	ldr	r1, [sp, #8]
   14f14:	ldr	r2, [sp, #4]
   14f18:	bl	16cb8 <table_get_cell_ptr@@Base>
   14f1c:	ldr	r0, [r0]
   14f20:	mov	sp, fp
   14f24:	pop	{fp, pc}

00014f28 <table_get_bool@@Base>:
   14f28:	push	{fp, lr}
   14f2c:	mov	fp, sp
   14f30:	sub	sp, sp, #16
   14f34:	str	r0, [fp, #-4]
   14f38:	str	r1, [sp, #8]
   14f3c:	str	r2, [sp, #4]
   14f40:	ldr	r0, [fp, #-4]
   14f44:	ldr	r1, [sp, #8]
   14f48:	ldr	r2, [sp, #4]
   14f4c:	bl	14ef4 <table_get@@Base>
   14f50:	ldrb	r0, [r0]
   14f54:	and	r0, r0, #1
   14f58:	mov	sp, fp
   14f5c:	pop	{fp, pc}

00014f60 <table_get_int@@Base>:
   14f60:	push	{fp, lr}
   14f64:	mov	fp, sp
   14f68:	sub	sp, sp, #16
   14f6c:	str	r0, [fp, #-4]
   14f70:	str	r1, [sp, #8]
   14f74:	str	r2, [sp, #4]
   14f78:	ldr	r0, [fp, #-4]
   14f7c:	ldr	r1, [sp, #8]
   14f80:	ldr	r2, [sp, #4]
   14f84:	bl	14ef4 <table_get@@Base>
   14f88:	ldr	r0, [r0]
   14f8c:	mov	sp, fp
   14f90:	pop	{fp, pc}

00014f94 <table_get_uint@@Base>:
   14f94:	push	{fp, lr}
   14f98:	mov	fp, sp
   14f9c:	sub	sp, sp, #16
   14fa0:	str	r0, [fp, #-4]
   14fa4:	str	r1, [sp, #8]
   14fa8:	str	r2, [sp, #4]
   14fac:	ldr	r0, [fp, #-4]
   14fb0:	ldr	r1, [sp, #8]
   14fb4:	ldr	r2, [sp, #4]
   14fb8:	bl	14ef4 <table_get@@Base>
   14fbc:	ldr	r0, [r0]
   14fc0:	mov	sp, fp
   14fc4:	pop	{fp, pc}

00014fc8 <table_get_int8@@Base>:
   14fc8:	push	{fp, lr}
   14fcc:	mov	fp, sp
   14fd0:	sub	sp, sp, #16
   14fd4:	str	r0, [fp, #-4]
   14fd8:	str	r1, [sp, #8]
   14fdc:	str	r2, [sp, #4]
   14fe0:	ldr	r0, [fp, #-4]
   14fe4:	ldr	r1, [sp, #8]
   14fe8:	ldr	r2, [sp, #4]
   14fec:	bl	14ef4 <table_get@@Base>
   14ff0:	ldrsb	r0, [r0]
   14ff4:	mov	sp, fp
   14ff8:	pop	{fp, pc}

00014ffc <table_get_uint8@@Base>:
   14ffc:	push	{fp, lr}
   15000:	mov	fp, sp
   15004:	sub	sp, sp, #16
   15008:	str	r0, [fp, #-4]
   1500c:	str	r1, [sp, #8]
   15010:	str	r2, [sp, #4]
   15014:	ldr	r0, [fp, #-4]
   15018:	ldr	r1, [sp, #8]
   1501c:	ldr	r2, [sp, #4]
   15020:	bl	14ef4 <table_get@@Base>
   15024:	ldrb	r0, [r0]
   15028:	mov	sp, fp
   1502c:	pop	{fp, pc}

00015030 <table_get_int16@@Base>:
   15030:	push	{fp, lr}
   15034:	mov	fp, sp
   15038:	sub	sp, sp, #16
   1503c:	str	r0, [fp, #-4]
   15040:	str	r1, [sp, #8]
   15044:	str	r2, [sp, #4]
   15048:	ldr	r0, [fp, #-4]
   1504c:	ldr	r1, [sp, #8]
   15050:	ldr	r2, [sp, #4]
   15054:	bl	14ef4 <table_get@@Base>
   15058:	ldrsh	r0, [r0]
   1505c:	mov	sp, fp
   15060:	pop	{fp, pc}

00015064 <table_get_uint16@@Base>:
   15064:	push	{fp, lr}
   15068:	mov	fp, sp
   1506c:	sub	sp, sp, #16
   15070:	str	r0, [fp, #-4]
   15074:	str	r1, [sp, #8]
   15078:	str	r2, [sp, #4]
   1507c:	ldr	r0, [fp, #-4]
   15080:	ldr	r1, [sp, #8]
   15084:	ldr	r2, [sp, #4]
   15088:	bl	14ef4 <table_get@@Base>
   1508c:	ldrh	r0, [r0]
   15090:	mov	sp, fp
   15094:	pop	{fp, pc}

00015098 <table_get_int32@@Base>:
   15098:	push	{fp, lr}
   1509c:	mov	fp, sp
   150a0:	sub	sp, sp, #16
   150a4:	str	r0, [fp, #-4]
   150a8:	str	r1, [sp, #8]
   150ac:	str	r2, [sp, #4]
   150b0:	ldr	r0, [fp, #-4]
   150b4:	ldr	r1, [sp, #8]
   150b8:	ldr	r2, [sp, #4]
   150bc:	bl	14ef4 <table_get@@Base>
   150c0:	ldr	r0, [r0]
   150c4:	mov	sp, fp
   150c8:	pop	{fp, pc}

000150cc <table_get_uint32@@Base>:
   150cc:	push	{fp, lr}
   150d0:	mov	fp, sp
   150d4:	sub	sp, sp, #16
   150d8:	str	r0, [fp, #-4]
   150dc:	str	r1, [sp, #8]
   150e0:	str	r2, [sp, #4]
   150e4:	ldr	r0, [fp, #-4]
   150e8:	ldr	r1, [sp, #8]
   150ec:	ldr	r2, [sp, #4]
   150f0:	bl	14ef4 <table_get@@Base>
   150f4:	ldr	r0, [r0]
   150f8:	mov	sp, fp
   150fc:	pop	{fp, pc}

00015100 <table_get_int64@@Base>:
   15100:	push	{fp, lr}
   15104:	mov	fp, sp
   15108:	sub	sp, sp, #16
   1510c:	str	r0, [fp, #-4]
   15110:	str	r1, [sp, #8]
   15114:	str	r2, [sp, #4]
   15118:	ldr	r0, [fp, #-4]
   1511c:	ldr	r1, [sp, #8]
   15120:	ldr	r2, [sp, #4]
   15124:	bl	14ef4 <table_get@@Base>
   15128:	ldr	r1, [r0]
   1512c:	ldr	r0, [r0, #4]
   15130:	str	r0, [sp]
   15134:	mov	r0, r1
   15138:	ldr	r1, [sp]
   1513c:	mov	sp, fp
   15140:	pop	{fp, pc}

00015144 <table_get_uint64@@Base>:
   15144:	push	{fp, lr}
   15148:	mov	fp, sp
   1514c:	sub	sp, sp, #16
   15150:	str	r0, [fp, #-4]
   15154:	str	r1, [sp, #8]
   15158:	str	r2, [sp, #4]
   1515c:	ldr	r0, [fp, #-4]
   15160:	ldr	r1, [sp, #8]
   15164:	ldr	r2, [sp, #4]
   15168:	bl	14ef4 <table_get@@Base>
   1516c:	ldr	r1, [r0]
   15170:	ldr	r0, [r0, #4]
   15174:	str	r0, [sp]
   15178:	mov	r0, r1
   1517c:	ldr	r1, [sp]
   15180:	mov	sp, fp
   15184:	pop	{fp, pc}

00015188 <table_get_short@@Base>:
   15188:	push	{fp, lr}
   1518c:	mov	fp, sp
   15190:	sub	sp, sp, #16
   15194:	str	r0, [fp, #-4]
   15198:	str	r1, [sp, #8]
   1519c:	str	r2, [sp, #4]
   151a0:	ldr	r0, [fp, #-4]
   151a4:	ldr	r1, [sp, #8]
   151a8:	ldr	r2, [sp, #4]
   151ac:	bl	14ef4 <table_get@@Base>
   151b0:	ldrsh	r0, [r0]
   151b4:	mov	sp, fp
   151b8:	pop	{fp, pc}

000151bc <table_get_ushort@@Base>:
   151bc:	push	{fp, lr}
   151c0:	mov	fp, sp
   151c4:	sub	sp, sp, #16
   151c8:	str	r0, [fp, #-4]
   151cc:	str	r1, [sp, #8]
   151d0:	str	r2, [sp, #4]
   151d4:	ldr	r0, [fp, #-4]
   151d8:	ldr	r1, [sp, #8]
   151dc:	ldr	r2, [sp, #4]
   151e0:	bl	14ef4 <table_get@@Base>
   151e4:	ldrh	r0, [r0]
   151e8:	mov	sp, fp
   151ec:	pop	{fp, pc}

000151f0 <table_get_long@@Base>:
   151f0:	push	{fp, lr}
   151f4:	mov	fp, sp
   151f8:	sub	sp, sp, #16
   151fc:	str	r0, [fp, #-4]
   15200:	str	r1, [sp, #8]
   15204:	str	r2, [sp, #4]
   15208:	ldr	r0, [fp, #-4]
   1520c:	ldr	r1, [sp, #8]
   15210:	ldr	r2, [sp, #4]
   15214:	bl	14ef4 <table_get@@Base>
   15218:	ldr	r0, [r0]
   1521c:	mov	sp, fp
   15220:	pop	{fp, pc}

00015224 <table_get_ulong@@Base>:
   15224:	push	{fp, lr}
   15228:	mov	fp, sp
   1522c:	sub	sp, sp, #16
   15230:	str	r0, [fp, #-4]
   15234:	str	r1, [sp, #8]
   15238:	str	r2, [sp, #4]
   1523c:	ldr	r0, [fp, #-4]
   15240:	ldr	r1, [sp, #8]
   15244:	ldr	r2, [sp, #4]
   15248:	bl	14ef4 <table_get@@Base>
   1524c:	ldr	r0, [r0]
   15250:	mov	sp, fp
   15254:	pop	{fp, pc}

00015258 <table_get_llong@@Base>:
   15258:	push	{fp, lr}
   1525c:	mov	fp, sp
   15260:	sub	sp, sp, #16
   15264:	str	r0, [fp, #-4]
   15268:	str	r1, [sp, #8]
   1526c:	str	r2, [sp, #4]
   15270:	ldr	r0, [fp, #-4]
   15274:	ldr	r1, [sp, #8]
   15278:	ldr	r2, [sp, #4]
   1527c:	bl	14ef4 <table_get@@Base>
   15280:	ldr	r1, [r0]
   15284:	ldr	r0, [r0, #4]
   15288:	str	r0, [sp]
   1528c:	mov	r0, r1
   15290:	ldr	r1, [sp]
   15294:	mov	sp, fp
   15298:	pop	{fp, pc}

0001529c <table_get_ullong@@Base>:
   1529c:	push	{fp, lr}
   152a0:	mov	fp, sp
   152a4:	sub	sp, sp, #16
   152a8:	str	r0, [fp, #-4]
   152ac:	str	r1, [sp, #8]
   152b0:	str	r2, [sp, #4]
   152b4:	ldr	r0, [fp, #-4]
   152b8:	ldr	r1, [sp, #8]
   152bc:	ldr	r2, [sp, #4]
   152c0:	bl	14ef4 <table_get@@Base>
   152c4:	ldr	r1, [r0]
   152c8:	ldr	r0, [r0, #4]
   152cc:	str	r0, [sp]
   152d0:	mov	r0, r1
   152d4:	ldr	r1, [sp]
   152d8:	mov	sp, fp
   152dc:	pop	{fp, pc}

000152e0 <table_get_float@@Base>:
   152e0:	push	{fp, lr}
   152e4:	mov	fp, sp
   152e8:	sub	sp, sp, #16
   152ec:	str	r0, [fp, #-4]
   152f0:	str	r1, [sp, #8]
   152f4:	str	r2, [sp, #4]
   152f8:	ldr	r0, [fp, #-4]
   152fc:	ldr	r1, [sp, #8]
   15300:	ldr	r2, [sp, #4]
   15304:	bl	14ef4 <table_get@@Base>
   15308:	vldr	s0, [r0]
   1530c:	mov	sp, fp
   15310:	pop	{fp, pc}

00015314 <table_get_double@@Base>:
   15314:	push	{fp, lr}
   15318:	mov	fp, sp
   1531c:	sub	sp, sp, #16
   15320:	str	r0, [fp, #-4]
   15324:	str	r1, [sp, #8]
   15328:	str	r2, [sp, #4]
   1532c:	ldr	r0, [fp, #-4]
   15330:	ldr	r1, [sp, #8]
   15334:	ldr	r2, [sp, #4]
   15338:	bl	14ef4 <table_get@@Base>
   1533c:	vldr	d0, [r0]
   15340:	mov	sp, fp
   15344:	pop	{fp, pc}

00015348 <table_get_ldouble@@Base>:
   15348:	push	{fp, lr}
   1534c:	mov	fp, sp
   15350:	sub	sp, sp, #16
   15354:	str	r0, [fp, #-4]
   15358:	str	r1, [sp, #8]
   1535c:	str	r2, [sp, #4]
   15360:	ldr	r0, [fp, #-4]
   15364:	ldr	r1, [sp, #8]
   15368:	ldr	r2, [sp, #4]
   1536c:	bl	14ef4 <table_get@@Base>
   15370:	vldr	d0, [r0]
   15374:	mov	sp, fp
   15378:	pop	{fp, pc}

0001537c <table_get_char@@Base>:
   1537c:	push	{fp, lr}
   15380:	mov	fp, sp
   15384:	sub	sp, sp, #16
   15388:	str	r0, [fp, #-4]
   1538c:	str	r1, [sp, #8]
   15390:	str	r2, [sp, #4]
   15394:	ldr	r0, [fp, #-4]
   15398:	ldr	r1, [sp, #8]
   1539c:	ldr	r2, [sp, #4]
   153a0:	bl	14ef4 <table_get@@Base>
   153a4:	ldrb	r0, [r0]
   153a8:	mov	sp, fp
   153ac:	pop	{fp, pc}

000153b0 <table_get_uchar@@Base>:
   153b0:	push	{fp, lr}
   153b4:	mov	fp, sp
   153b8:	sub	sp, sp, #16
   153bc:	str	r0, [fp, #-4]
   153c0:	str	r1, [sp, #8]
   153c4:	str	r2, [sp, #4]
   153c8:	ldr	r0, [fp, #-4]
   153cc:	ldr	r1, [sp, #8]
   153d0:	ldr	r2, [sp, #4]
   153d4:	bl	14ef4 <table_get@@Base>
   153d8:	ldrb	r0, [r0]
   153dc:	mov	sp, fp
   153e0:	pop	{fp, pc}

000153e4 <table_get_string@@Base>:
   153e4:	push	{fp, lr}
   153e8:	mov	fp, sp
   153ec:	sub	sp, sp, #16
   153f0:	str	r0, [fp, #-4]
   153f4:	str	r1, [sp, #8]
   153f8:	str	r2, [sp, #4]
   153fc:	ldr	r0, [fp, #-4]
   15400:	ldr	r1, [sp, #8]
   15404:	ldr	r2, [sp, #4]
   15408:	bl	14ef4 <table_get@@Base>
   1540c:	mov	sp, fp
   15410:	pop	{fp, pc}

00015414 <table_get_ptr@@Base>:
   15414:	push	{fp, lr}
   15418:	mov	fp, sp
   1541c:	sub	sp, sp, #16
   15420:	str	r0, [fp, #-4]
   15424:	str	r1, [sp, #8]
   15428:	str	r2, [sp, #4]
   1542c:	ldr	r0, [fp, #-4]
   15430:	ldr	r1, [sp, #8]
   15434:	ldr	r2, [sp, #4]
   15438:	bl	14ef4 <table_get@@Base>
   1543c:	mov	sp, fp
   15440:	pop	{fp, pc}

00015444 <table_row_init@@Base>:
   15444:	push	{fp, lr}
   15448:	mov	fp, sp
   1544c:	sub	sp, sp, #16
   15450:	str	r0, [fp, #-4]
   15454:	str	r1, [sp, #8]
   15458:	ldr	r0, [fp, #-4]
   1545c:	ldr	r1, [sp, #8]
   15460:	bl	15488 <table_get_row_ptr@@Base>
   15464:	str	r0, [sp, #4]
   15468:	ldr	r0, [fp, #-4]
   1546c:	ldr	r0, [r0, #12]
   15470:	lsl	r0, r0, #2
   15474:	bl	11f44 <malloc@plt>
   15478:	ldr	r1, [sp, #4]
   1547c:	str	r0, [r1]
   15480:	mov	sp, fp
   15484:	pop	{fp, pc}

00015488 <table_get_row_ptr@@Base>:
   15488:	sub	sp, sp, #8
   1548c:	str	r0, [sp, #4]
   15490:	str	r1, [sp]
   15494:	ldr	r0, [sp, #4]
   15498:	ldr	r0, [r0, #16]
   1549c:	ldr	r1, [sp]
   154a0:	add	r0, r0, r1, lsl #2
   154a4:	add	sp, sp, #8
   154a8:	bx	lr

000154ac <table_row_destroy@@Base>:
   154ac:	push	{fp, lr}
   154b0:	mov	fp, sp
   154b4:	sub	sp, sp, #24
   154b8:	str	r0, [fp, #-4]
   154bc:	str	r1, [fp, #-8]
   154c0:	ldr	r0, [fp, #-4]
   154c4:	bl	1325c <table_get_column_length@@Base>
   154c8:	str	r0, [sp, #12]
   154cc:	ldr	r0, [fp, #-4]
   154d0:	ldr	r1, [fp, #-8]
   154d4:	bl	15488 <table_get_row_ptr@@Base>
   154d8:	str	r0, [sp, #8]
   154dc:	movw	r0, #0
   154e0:	str	r0, [sp, #4]
   154e4:	ldr	r0, [sp, #4]
   154e8:	ldr	r1, [sp, #12]
   154ec:	cmp	r0, r1
   154f0:	bge	15514 <table_row_destroy@@Base+0x68>
   154f4:	ldr	r0, [fp, #-4]
   154f8:	ldr	r1, [fp, #-8]
   154fc:	ldr	r2, [sp, #4]
   15500:	bl	16cf8 <table_cell_destroy@@Base>
   15504:	ldr	r0, [sp, #4]
   15508:	add	r0, r0, #1
   1550c:	str	r0, [sp, #4]
   15510:	b	154e4 <table_row_destroy@@Base+0x38>
   15514:	ldr	r0, [sp, #8]
   15518:	ldr	r0, [r0]
   1551c:	movw	r1, #0
   15520:	cmp	r0, r1
   15524:	beq	15534 <table_row_destroy@@Base+0x88>
   15528:	ldr	r0, [sp, #8]
   1552c:	ldr	r0, [r0]
   15530:	bl	11f14 <free@plt>
   15534:	mov	sp, fp
   15538:	pop	{fp, pc}

0001553c <table_get_row_length@@Base>:
   1553c:	sub	sp, sp, #4
   15540:	str	r0, [sp]
   15544:	ldr	r0, [sp]
   15548:	ldr	r0, [r0, #20]
   1554c:	add	sp, sp, #4
   15550:	bx	lr

00015554 <table_add_row@@Base>:
   15554:	push	{fp, lr}
   15558:	mov	fp, sp
   1555c:	sub	sp, sp, #16
   15560:	str	r0, [fp, #-4]
   15564:	ldr	r0, [fp, #-4]
   15568:	bl	1553c <table_get_row_length@@Base>
   1556c:	mov	r1, r0
   15570:	ldr	r2, [fp, #-4]
   15574:	ldr	r2, [r2, #24]
   15578:	udiv	r3, r0, r2
   1557c:	mls	r0, r3, r2, r0
   15580:	cmp	r0, #0
   15584:	bne	15590 <table_add_row@@Base+0x3c>
   15588:	ldr	r0, [fp, #-4]
   1558c:	bl	155e8 <table_add_row@@Base+0x94>
   15590:	ldr	r0, [fp, #-4]
   15594:	bl	1563c <table_add_row@@Base+0xe8>
   15598:	ldr	r1, [fp, #-4]
   1559c:	ldr	r2, [fp, #-4]
   155a0:	str	r0, [sp, #8]
   155a4:	mov	r0, r2
   155a8:	str	r1, [sp, #4]
   155ac:	bl	1553c <table_get_row_length@@Base>
   155b0:	ldr	r1, [sp, #4]
   155b4:	str	r0, [sp]
   155b8:	mov	r0, r1
   155bc:	ldr	r1, [sp]
   155c0:	mvn	r2, #0
   155c4:	movw	r3, #2
   155c8:	bl	13090 <table_notify@@Base>
   155cc:	ldr	r0, [fp, #-4]
   155d0:	ldr	r1, [r0, #20]
   155d4:	add	r2, r1, #1
   155d8:	str	r2, [r0, #20]
   155dc:	mov	r0, r1
   155e0:	mov	sp, fp
   155e4:	pop	{fp, pc}
   155e8:	push	{fp, lr}
   155ec:	mov	fp, sp
   155f0:	sub	sp, sp, #8
   155f4:	str	r0, [sp, #4]
   155f8:	ldr	r0, [sp, #4]
   155fc:	ldr	r1, [r0, #24]
   15600:	ldr	r2, [r0, #28]
   15604:	add	r1, r2, r1
   15608:	str	r1, [r0, #28]
   1560c:	ldr	r0, [sp, #4]
   15610:	ldr	r1, [r0, #16]
   15614:	ldr	r0, [r0, #28]
   15618:	lsl	r0, r0, #2
   1561c:	str	r0, [sp]
   15620:	mov	r0, r1
   15624:	ldr	r1, [sp]
   15628:	bl	11f2c <realloc@plt>
   1562c:	ldr	r1, [sp, #4]
   15630:	str	r0, [r1, #16]
   15634:	mov	sp, fp
   15638:	pop	{fp, pc}
   1563c:	push	{fp, lr}
   15640:	mov	fp, sp
   15644:	sub	sp, sp, #16
   15648:	str	r0, [fp, #-4]
   1564c:	ldr	r0, [fp, #-4]
   15650:	bl	1553c <table_get_row_length@@Base>
   15654:	str	r0, [sp, #8]
   15658:	ldr	r0, [fp, #-4]
   1565c:	bl	1325c <table_get_column_length@@Base>
   15660:	str	r0, [sp, #4]
   15664:	ldr	r0, [fp, #-4]
   15668:	ldr	r1, [sp, #8]
   1566c:	bl	15444 <table_row_init@@Base>
   15670:	movw	r0, #0
   15674:	str	r0, [sp]
   15678:	ldr	r0, [sp]
   1567c:	ldr	r1, [sp, #4]
   15680:	cmp	r0, r1
   15684:	bge	156a8 <table_add_row@@Base+0x154>
   15688:	ldr	r0, [fp, #-4]
   1568c:	ldr	r1, [sp, #8]
   15690:	ldr	r2, [sp]
   15694:	bl	16c78 <table_cell_init@@Base>
   15698:	ldr	r0, [sp]
   1569c:	add	r0, r0, #1
   156a0:	str	r0, [sp]
   156a4:	b	15678 <table_add_row@@Base+0x124>
   156a8:	movw	r0, #0
   156ac:	mov	sp, fp
   156b0:	pop	{fp, pc}

000156b4 <table_remove_row@@Base>:
   156b4:	push	{fp, lr}
   156b8:	mov	fp, sp
   156bc:	sub	sp, sp, #16
   156c0:	str	r0, [fp, #-4]
   156c4:	str	r1, [sp, #8]
   156c8:	ldr	r0, [fp, #-4]
   156cc:	ldr	r1, [sp, #8]
   156d0:	bl	15738 <table_remove_row@@Base+0x84>
   156d4:	ldr	r1, [fp, #-4]
   156d8:	ldr	r2, [r1, #20]
   156dc:	sub	r2, r2, #1
   156e0:	str	r2, [r1, #20]
   156e4:	ldr	r1, [fp, #-4]
   156e8:	str	r0, [sp, #4]
   156ec:	mov	r0, r1
   156f0:	bl	1553c <table_get_row_length@@Base>
   156f4:	mov	r1, r0
   156f8:	ldr	r2, [fp, #-4]
   156fc:	ldr	r2, [r2, #24]
   15700:	udiv	r3, r0, r2
   15704:	mls	r0, r3, r2, r0
   15708:	cmp	r0, #0
   1570c:	bne	15718 <table_remove_row@@Base+0x64>
   15710:	ldr	r0, [fp, #-4]
   15714:	bl	15868 <table_remove_row@@Base+0x1b4>
   15718:	ldr	r0, [fp, #-4]
   1571c:	ldr	r1, [sp, #8]
   15720:	mvn	r2, #0
   15724:	movw	r3, #4
   15728:	bl	13090 <table_notify@@Base>
   1572c:	movw	r0, #0
   15730:	mov	sp, fp
   15734:	pop	{fp, pc}
   15738:	push	{fp, lr}
   1573c:	mov	fp, sp
   15740:	sub	sp, sp, #32
   15744:	str	r0, [fp, #-4]
   15748:	str	r1, [fp, #-8]
   1574c:	ldr	r0, [fp, #-4]
   15750:	bl	1553c <table_get_row_length@@Base>
   15754:	str	r0, [sp, #16]
   15758:	ldr	r0, [fp, #-4]
   1575c:	bl	1325c <table_get_column_length@@Base>
   15760:	str	r0, [sp, #12]
   15764:	movw	r0, #0
   15768:	str	r0, [sp, #8]
   1576c:	ldr	r0, [sp, #8]
   15770:	ldr	r1, [sp, #12]
   15774:	cmp	r0, r1
   15778:	bge	157e4 <table_remove_row@@Base+0x130>
   1577c:	ldr	r0, [fp, #-4]
   15780:	ldr	r1, [sp, #8]
   15784:	bl	13344 <table_get_column_data_type@@Base>
   15788:	str	r0, [sp, #4]
   1578c:	ldr	r0, [sp, #4]
   15790:	cmp	r0, #23
   15794:	bne	1579c <table_remove_row@@Base+0xe8>
   15798:	b	157d4 <table_remove_row@@Base+0x120>
   1579c:	ldr	r0, [fp, #-4]
   157a0:	ldr	r1, [fp, #-8]
   157a4:	ldr	r2, [sp, #8]
   157a8:	bl	16cb8 <table_get_cell_ptr@@Base>
   157ac:	str	r0, [sp]
   157b0:	ldr	r0, [sp]
   157b4:	ldr	r0, [r0]
   157b8:	movw	r1, #0
   157bc:	cmp	r0, r1
   157c0:	beq	157d0 <table_remove_row@@Base+0x11c>
   157c4:	ldr	r0, [sp]
   157c8:	ldr	r0, [r0]
   157cc:	bl	11f14 <free@plt>
   157d0:	b	157d4 <table_remove_row@@Base+0x120>
   157d4:	ldr	r0, [sp, #8]
   157d8:	add	r0, r0, #1
   157dc:	str	r0, [sp, #8]
   157e0:	b	1576c <table_remove_row@@Base+0xb8>
   157e4:	ldr	r0, [fp, #-4]
   157e8:	ldr	r1, [fp, #-8]
   157ec:	bl	15488 <table_get_row_ptr@@Base>
   157f0:	str	r0, [fp, #-12]
   157f4:	ldr	r0, [fp, #-12]
   157f8:	ldr	r0, [r0]
   157fc:	movw	r1, #0
   15800:	cmp	r0, r1
   15804:	beq	15814 <table_remove_row@@Base+0x160>
   15808:	ldr	r0, [fp, #-12]
   1580c:	ldr	r0, [r0]
   15810:	bl	11f14 <free@plt>
   15814:	ldr	r0, [fp, #-8]
   15818:	str	r0, [sp, #8]
   1581c:	ldr	r0, [sp, #8]
   15820:	ldr	r1, [sp, #16]
   15824:	sub	r1, r1, #1
   15828:	cmp	r0, r1
   1582c:	bge	1585c <table_remove_row@@Base+0x1a8>
   15830:	ldr	r0, [fp, #-4]
   15834:	ldr	r0, [r0, #16]
   15838:	ldr	r1, [sp, #8]
   1583c:	add	r0, r0, r1, lsl #2
   15840:	mov	r1, r0
   15844:	ldr	r0, [r0, #4]
   15848:	str	r0, [r1]
   1584c:	ldr	r0, [sp, #8]
   15850:	add	r0, r0, #1
   15854:	str	r0, [sp, #8]
   15858:	b	1581c <table_remove_row@@Base+0x168>
   1585c:	movw	r0, #0
   15860:	mov	sp, fp
   15864:	pop	{fp, pc}
   15868:	push	{fp, lr}
   1586c:	mov	fp, sp
   15870:	sub	sp, sp, #8
   15874:	str	r0, [sp, #4]
   15878:	ldr	r0, [sp, #4]
   1587c:	ldr	r1, [r0, #24]
   15880:	ldr	r2, [r0, #28]
   15884:	sub	r1, r2, r1
   15888:	str	r1, [r0, #28]
   1588c:	ldr	r0, [sp, #4]
   15890:	ldr	r1, [r0, #16]
   15894:	ldr	r0, [r0, #28]
   15898:	lsl	r0, r0, #2
   1589c:	str	r0, [sp]
   158a0:	mov	r0, r1
   158a4:	ldr	r1, [sp]
   158a8:	bl	11f2c <realloc@plt>
   158ac:	ldr	r1, [sp, #4]
   158b0:	str	r0, [r1, #16]
   158b4:	mov	sp, fp
   158b8:	pop	{fp, pc}

000158bc <table_set_row_ptr@@Base>:
   158bc:	sub	sp, sp, #12
   158c0:	str	r0, [sp, #8]
   158c4:	str	r1, [sp, #4]
   158c8:	str	r2, [sp]
   158cc:	ldr	r0, [sp, #8]
   158d0:	ldr	r0, [r0, #16]
   158d4:	ldr	r1, [sp, #4]
   158d8:	add	r0, r0, r1, lsl #2
   158dc:	ldr	r1, [sp]
   158e0:	ldr	r1, [r1]
   158e4:	str	r1, [r0]
   158e8:	add	sp, sp, #12
   158ec:	bx	lr

000158f0 <table_set@@Base>:
   158f0:	push	{fp, lr}
   158f4:	mov	fp, sp
   158f8:	sub	sp, sp, #40	; 0x28
   158fc:	ldr	ip, [fp, #8]
   15900:	str	r0, [fp, #-4]
   15904:	str	r1, [fp, #-8]
   15908:	str	r2, [fp, #-12]
   1590c:	str	r3, [fp, #-16]
   15910:	mvn	r0, #0
   15914:	str	r0, [sp, #20]
   15918:	ldr	r0, [fp, #-4]
   1591c:	ldr	r1, [fp, #-8]
   15920:	ldr	r2, [fp, #-12]
   15924:	str	ip, [sp, #4]
   15928:	bl	16cb8 <table_get_cell_ptr@@Base>
   1592c:	str	r0, [sp, #16]
   15930:	ldr	r0, [fp, #-4]
   15934:	ldr	r1, [fp, #-12]
   15938:	bl	131e4 <table_get_col_ptr@@Base>
   1593c:	str	r0, [sp, #12]
   15940:	ldr	r0, [fp, #8]
   15944:	cmp	r0, #23
   15948:	str	r0, [sp]
   1594c:	bhi	16614 <table_set@@Base+0xd24>
   15950:	add	r0, pc, #8
   15954:	ldr	r1, [sp]
   15958:	ldr	r2, [r0, r1, lsl #2]
   1595c:	add	pc, r0, r2
   15960:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15964:	andeq	r0, r0, r8, asr r1
   15968:	andeq	r0, r0, r0, ror #3
   1596c:	andeq	r0, r0, r0, asr r2
   15970:	andeq	r0, r0, r0, asr #5
   15974:	andeq	r0, r0, r8, lsr r3
   15978:			; <UNDEFINED> instruction: 0x000003b0
   1597c:	andeq	r0, r0, r8, lsr r4
   15980:	andeq	r0, r0, r0, asr #9
   15984:	andeq	r0, r0, r8, ror #10
   15988:	andeq	r0, r0, r0, lsl r6
   1598c:	andeq	r0, r0, r8, lsl #13
   15990:	andeq	r0, r0, r0, lsl #14
   15994:	andeq	r0, r0, r8, lsl #15
   15998:	andeq	r0, r0, r0, lsl r8
   1599c:			; <UNDEFINED> instruction: 0x000008b8
   159a0:	andeq	r0, r0, r0, ror #18
   159a4:	andeq	r0, r0, r8, ror #19
   159a8:	muleq	r0, r0, sl
   159ac:	andeq	r0, r0, r8, lsr #23
   159b0:	andeq	r0, r0, r8, lsl ip
   159b4:	andeq	r0, r0, r8, lsr fp
   159b8:	andeq	r0, r0, r0, rrx
   159bc:	andeq	r0, r0, r8, lsl #25
   159c0:	ldr	r0, [sp, #12]
   159c4:	ldr	r0, [r0, #4]
   159c8:	ldr	r1, [fp, #8]
   159cc:	cmp	r0, r1
   159d0:	bne	15a2c <table_set@@Base+0x13c>
   159d4:	ldr	r0, [sp, #16]
   159d8:	ldr	r0, [r0]
   159dc:	movw	r1, #0
   159e0:	cmp	r0, r1
   159e4:	bne	159f8 <table_set@@Base+0x108>
   159e8:	movw	r0, #1
   159ec:	bl	11f44 <malloc@plt>
   159f0:	ldr	r1, [sp, #16]
   159f4:	str	r0, [r1]
   159f8:	ldr	r0, [sp, #16]
   159fc:	ldr	r0, [r0]
   15a00:	movw	r1, #0
   15a04:	cmp	r0, r1
   15a08:	beq	15a28 <table_set@@Base+0x138>
   15a0c:	ldr	r0, [sp, #16]
   15a10:	ldr	r0, [r0]
   15a14:	ldr	r1, [fp, #-16]
   15a18:	ldrb	r1, [r1]
   15a1c:	strb	r1, [r0]
   15a20:	movw	r0, #0
   15a24:	str	r0, [sp, #20]
   15a28:	b	15a2c <table_set@@Base+0x13c>
   15a2c:	b	16614 <table_set@@Base+0xd24>
   15a30:	ldr	r0, [sp, #12]
   15a34:	ldr	r0, [r0, #4]
   15a38:	ldr	r1, [fp, #8]
   15a3c:	cmp	r0, r1
   15a40:	bne	15ab4 <table_set@@Base+0x1c4>
   15a44:	ldr	r0, [sp, #16]
   15a48:	ldr	r0, [r0]
   15a4c:	movw	r1, #0
   15a50:	cmp	r0, r1
   15a54:	bne	15a68 <table_set@@Base+0x178>
   15a58:	movw	r0, #4
   15a5c:	bl	11f44 <malloc@plt>
   15a60:	ldr	r1, [sp, #16]
   15a64:	str	r0, [r1]
   15a68:	ldr	r0, [sp, #16]
   15a6c:	ldr	r0, [r0]
   15a70:	movw	r1, #0
   15a74:	cmp	r0, r1
   15a78:	beq	15ab0 <table_set@@Base+0x1c0>
   15a7c:	ldr	r0, [sp, #16]
   15a80:	ldr	r0, [r0]
   15a84:	ldr	r1, [fp, #-16]
   15a88:	ldrb	r2, [r1]
   15a8c:	strb	r2, [r0]
   15a90:	ldrb	r2, [r1, #1]
   15a94:	strb	r2, [r0, #1]
   15a98:	ldrb	r2, [r1, #2]
   15a9c:	strb	r2, [r0, #2]
   15aa0:	ldrb	r1, [r1, #3]
   15aa4:	strb	r1, [r0, #3]
   15aa8:	movw	r0, #0
   15aac:	str	r0, [sp, #20]
   15ab0:	b	15ab4 <table_set@@Base+0x1c4>
   15ab4:	b	16614 <table_set@@Base+0xd24>
   15ab8:	ldr	r0, [sp, #12]
   15abc:	ldr	r0, [r0, #4]
   15ac0:	ldr	r1, [fp, #8]
   15ac4:	cmp	r0, r1
   15ac8:	bne	15b3c <table_set@@Base+0x24c>
   15acc:	ldr	r0, [sp, #16]
   15ad0:	ldr	r0, [r0]
   15ad4:	movw	r1, #0
   15ad8:	cmp	r0, r1
   15adc:	bne	15af0 <table_set@@Base+0x200>
   15ae0:	movw	r0, #4
   15ae4:	bl	11f44 <malloc@plt>
   15ae8:	ldr	r1, [sp, #16]
   15aec:	str	r0, [r1]
   15af0:	ldr	r0, [sp, #16]
   15af4:	ldr	r0, [r0]
   15af8:	movw	r1, #0
   15afc:	cmp	r0, r1
   15b00:	beq	15b38 <table_set@@Base+0x248>
   15b04:	ldr	r0, [sp, #16]
   15b08:	ldr	r0, [r0]
   15b0c:	ldr	r1, [fp, #-16]
   15b10:	ldrb	r2, [r1]
   15b14:	strb	r2, [r0]
   15b18:	ldrb	r2, [r1, #1]
   15b1c:	strb	r2, [r0, #1]
   15b20:	ldrb	r2, [r1, #2]
   15b24:	strb	r2, [r0, #2]
   15b28:	ldrb	r1, [r1, #3]
   15b2c:	strb	r1, [r0, #3]
   15b30:	movw	r0, #0
   15b34:	str	r0, [sp, #20]
   15b38:	b	15b3c <table_set@@Base+0x24c>
   15b3c:	b	16614 <table_set@@Base+0xd24>
   15b40:	ldr	r0, [sp, #12]
   15b44:	ldr	r0, [r0, #4]
   15b48:	ldr	r1, [fp, #8]
   15b4c:	cmp	r0, r1
   15b50:	bne	15bac <table_set@@Base+0x2bc>
   15b54:	ldr	r0, [sp, #16]
   15b58:	ldr	r0, [r0]
   15b5c:	movw	r1, #0
   15b60:	cmp	r0, r1
   15b64:	bne	15b78 <table_set@@Base+0x288>
   15b68:	movw	r0, #1
   15b6c:	bl	11f44 <malloc@plt>
   15b70:	ldr	r1, [sp, #16]
   15b74:	str	r0, [r1]
   15b78:	ldr	r0, [sp, #16]
   15b7c:	ldr	r0, [r0]
   15b80:	movw	r1, #0
   15b84:	cmp	r0, r1
   15b88:	beq	15ba8 <table_set@@Base+0x2b8>
   15b8c:	ldr	r0, [sp, #16]
   15b90:	ldr	r0, [r0]
   15b94:	ldr	r1, [fp, #-16]
   15b98:	ldrb	r1, [r1]
   15b9c:	strb	r1, [r0]
   15ba0:	movw	r0, #0
   15ba4:	str	r0, [sp, #20]
   15ba8:	b	15bac <table_set@@Base+0x2bc>
   15bac:	b	16614 <table_set@@Base+0xd24>
   15bb0:	ldr	r0, [sp, #12]
   15bb4:	ldr	r0, [r0, #4]
   15bb8:	ldr	r1, [fp, #8]
   15bbc:	cmp	r0, r1
   15bc0:	bne	15c1c <table_set@@Base+0x32c>
   15bc4:	ldr	r0, [sp, #16]
   15bc8:	ldr	r0, [r0]
   15bcc:	movw	r1, #0
   15bd0:	cmp	r0, r1
   15bd4:	bne	15be8 <table_set@@Base+0x2f8>
   15bd8:	movw	r0, #1
   15bdc:	bl	11f44 <malloc@plt>
   15be0:	ldr	r1, [sp, #16]
   15be4:	str	r0, [r1]
   15be8:	ldr	r0, [sp, #16]
   15bec:	ldr	r0, [r0]
   15bf0:	movw	r1, #0
   15bf4:	cmp	r0, r1
   15bf8:	beq	15c18 <table_set@@Base+0x328>
   15bfc:	ldr	r0, [sp, #16]
   15c00:	ldr	r0, [r0]
   15c04:	ldr	r1, [fp, #-16]
   15c08:	ldrb	r1, [r1]
   15c0c:	strb	r1, [r0]
   15c10:	movw	r0, #0
   15c14:	str	r0, [sp, #20]
   15c18:	b	15c1c <table_set@@Base+0x32c>
   15c1c:	b	16614 <table_set@@Base+0xd24>
   15c20:	ldr	r0, [sp, #12]
   15c24:	ldr	r0, [r0, #4]
   15c28:	ldr	r1, [fp, #8]
   15c2c:	cmp	r0, r1
   15c30:	bne	15c94 <table_set@@Base+0x3a4>
   15c34:	ldr	r0, [sp, #16]
   15c38:	ldr	r0, [r0]
   15c3c:	movw	r1, #0
   15c40:	cmp	r0, r1
   15c44:	bne	15c58 <table_set@@Base+0x368>
   15c48:	movw	r0, #2
   15c4c:	bl	11f44 <malloc@plt>
   15c50:	ldr	r1, [sp, #16]
   15c54:	str	r0, [r1]
   15c58:	ldr	r0, [sp, #16]
   15c5c:	ldr	r0, [r0]
   15c60:	movw	r1, #0
   15c64:	cmp	r0, r1
   15c68:	beq	15c90 <table_set@@Base+0x3a0>
   15c6c:	ldr	r0, [sp, #16]
   15c70:	ldr	r0, [r0]
   15c74:	ldr	r1, [fp, #-16]
   15c78:	ldrb	r2, [r1]
   15c7c:	strb	r2, [r0]
   15c80:	ldrb	r1, [r1, #1]
   15c84:	strb	r1, [r0, #1]
   15c88:	movw	r0, #0
   15c8c:	str	r0, [sp, #20]
   15c90:	b	15c94 <table_set@@Base+0x3a4>
   15c94:	b	16614 <table_set@@Base+0xd24>
   15c98:	ldr	r0, [sp, #12]
   15c9c:	ldr	r0, [r0, #4]
   15ca0:	ldr	r1, [fp, #8]
   15ca4:	cmp	r0, r1
   15ca8:	bne	15d0c <table_set@@Base+0x41c>
   15cac:	ldr	r0, [sp, #16]
   15cb0:	ldr	r0, [r0]
   15cb4:	movw	r1, #0
   15cb8:	cmp	r0, r1
   15cbc:	bne	15cd0 <table_set@@Base+0x3e0>
   15cc0:	movw	r0, #2
   15cc4:	bl	11f44 <malloc@plt>
   15cc8:	ldr	r1, [sp, #16]
   15ccc:	str	r0, [r1]
   15cd0:	ldr	r0, [sp, #16]
   15cd4:	ldr	r0, [r0]
   15cd8:	movw	r1, #0
   15cdc:	cmp	r0, r1
   15ce0:	beq	15d08 <table_set@@Base+0x418>
   15ce4:	ldr	r0, [sp, #16]
   15ce8:	ldr	r0, [r0]
   15cec:	ldr	r1, [fp, #-16]
   15cf0:	ldrb	r2, [r1]
   15cf4:	strb	r2, [r0]
   15cf8:	ldrb	r1, [r1, #1]
   15cfc:	strb	r1, [r0, #1]
   15d00:	movw	r0, #0
   15d04:	str	r0, [sp, #20]
   15d08:	b	15d0c <table_set@@Base+0x41c>
   15d0c:	b	16614 <table_set@@Base+0xd24>
   15d10:	ldr	r0, [sp, #12]
   15d14:	ldr	r0, [r0, #4]
   15d18:	ldr	r1, [fp, #8]
   15d1c:	cmp	r0, r1
   15d20:	bne	15d94 <table_set@@Base+0x4a4>
   15d24:	ldr	r0, [sp, #16]
   15d28:	ldr	r0, [r0]
   15d2c:	movw	r1, #0
   15d30:	cmp	r0, r1
   15d34:	bne	15d48 <table_set@@Base+0x458>
   15d38:	movw	r0, #4
   15d3c:	bl	11f44 <malloc@plt>
   15d40:	ldr	r1, [sp, #16]
   15d44:	str	r0, [r1]
   15d48:	ldr	r0, [sp, #16]
   15d4c:	ldr	r0, [r0]
   15d50:	movw	r1, #0
   15d54:	cmp	r0, r1
   15d58:	beq	15d90 <table_set@@Base+0x4a0>
   15d5c:	ldr	r0, [sp, #16]
   15d60:	ldr	r0, [r0]
   15d64:	ldr	r1, [fp, #-16]
   15d68:	ldrb	r2, [r1]
   15d6c:	strb	r2, [r0]
   15d70:	ldrb	r2, [r1, #1]
   15d74:	strb	r2, [r0, #1]
   15d78:	ldrb	r2, [r1, #2]
   15d7c:	strb	r2, [r0, #2]
   15d80:	ldrb	r1, [r1, #3]
   15d84:	strb	r1, [r0, #3]
   15d88:	movw	r0, #0
   15d8c:	str	r0, [sp, #20]
   15d90:	b	15d94 <table_set@@Base+0x4a4>
   15d94:	b	16614 <table_set@@Base+0xd24>
   15d98:	ldr	r0, [sp, #12]
   15d9c:	ldr	r0, [r0, #4]
   15da0:	ldr	r1, [fp, #8]
   15da4:	cmp	r0, r1
   15da8:	bne	15e1c <table_set@@Base+0x52c>
   15dac:	ldr	r0, [sp, #16]
   15db0:	ldr	r0, [r0]
   15db4:	movw	r1, #0
   15db8:	cmp	r0, r1
   15dbc:	bne	15dd0 <table_set@@Base+0x4e0>
   15dc0:	movw	r0, #4
   15dc4:	bl	11f44 <malloc@plt>
   15dc8:	ldr	r1, [sp, #16]
   15dcc:	str	r0, [r1]
   15dd0:	ldr	r0, [sp, #16]
   15dd4:	ldr	r0, [r0]
   15dd8:	movw	r1, #0
   15ddc:	cmp	r0, r1
   15de0:	beq	15e18 <table_set@@Base+0x528>
   15de4:	ldr	r0, [sp, #16]
   15de8:	ldr	r0, [r0]
   15dec:	ldr	r1, [fp, #-16]
   15df0:	ldrb	r2, [r1]
   15df4:	strb	r2, [r0]
   15df8:	ldrb	r2, [r1, #1]
   15dfc:	strb	r2, [r0, #1]
   15e00:	ldrb	r2, [r1, #2]
   15e04:	strb	r2, [r0, #2]
   15e08:	ldrb	r1, [r1, #3]
   15e0c:	strb	r1, [r0, #3]
   15e10:	movw	r0, #0
   15e14:	str	r0, [sp, #20]
   15e18:	b	15e1c <table_set@@Base+0x52c>
   15e1c:	b	16614 <table_set@@Base+0xd24>
   15e20:	ldr	r0, [sp, #12]
   15e24:	ldr	r0, [r0, #4]
   15e28:	ldr	r1, [fp, #8]
   15e2c:	cmp	r0, r1
   15e30:	bne	15ec4 <table_set@@Base+0x5d4>
   15e34:	ldr	r0, [sp, #16]
   15e38:	ldr	r0, [r0]
   15e3c:	movw	r1, #0
   15e40:	cmp	r0, r1
   15e44:	bne	15e58 <table_set@@Base+0x568>
   15e48:	movw	r0, #8
   15e4c:	bl	11f44 <malloc@plt>
   15e50:	ldr	r1, [sp, #16]
   15e54:	str	r0, [r1]
   15e58:	ldr	r0, [sp, #16]
   15e5c:	ldr	r0, [r0]
   15e60:	movw	r1, #0
   15e64:	cmp	r0, r1
   15e68:	beq	15ec0 <table_set@@Base+0x5d0>
   15e6c:	ldr	r0, [sp, #16]
   15e70:	ldr	r0, [r0]
   15e74:	ldr	r1, [fp, #-16]
   15e78:	ldrb	r2, [r1]
   15e7c:	strb	r2, [r0]
   15e80:	ldrb	r2, [r1, #1]
   15e84:	strb	r2, [r0, #1]
   15e88:	ldrb	r2, [r1, #2]
   15e8c:	strb	r2, [r0, #2]
   15e90:	ldrb	r2, [r1, #3]
   15e94:	strb	r2, [r0, #3]
   15e98:	ldrb	r2, [r1, #4]
   15e9c:	strb	r2, [r0, #4]
   15ea0:	ldrb	r2, [r1, #5]
   15ea4:	strb	r2, [r0, #5]
   15ea8:	ldrb	r2, [r1, #6]
   15eac:	strb	r2, [r0, #6]
   15eb0:	ldrb	r1, [r1, #7]
   15eb4:	strb	r1, [r0, #7]
   15eb8:	movw	r0, #0
   15ebc:	str	r0, [sp, #20]
   15ec0:	b	15ec4 <table_set@@Base+0x5d4>
   15ec4:	b	16614 <table_set@@Base+0xd24>
   15ec8:	ldr	r0, [sp, #12]
   15ecc:	ldr	r0, [r0, #4]
   15ed0:	ldr	r1, [fp, #8]
   15ed4:	cmp	r0, r1
   15ed8:	bne	15f6c <table_set@@Base+0x67c>
   15edc:	ldr	r0, [sp, #16]
   15ee0:	ldr	r0, [r0]
   15ee4:	movw	r1, #0
   15ee8:	cmp	r0, r1
   15eec:	bne	15f00 <table_set@@Base+0x610>
   15ef0:	movw	r0, #8
   15ef4:	bl	11f44 <malloc@plt>
   15ef8:	ldr	r1, [sp, #16]
   15efc:	str	r0, [r1]
   15f00:	ldr	r0, [sp, #16]
   15f04:	ldr	r0, [r0]
   15f08:	movw	r1, #0
   15f0c:	cmp	r0, r1
   15f10:	beq	15f68 <table_set@@Base+0x678>
   15f14:	ldr	r0, [sp, #16]
   15f18:	ldr	r0, [r0]
   15f1c:	ldr	r1, [fp, #-16]
   15f20:	ldrb	r2, [r1]
   15f24:	strb	r2, [r0]
   15f28:	ldrb	r2, [r1, #1]
   15f2c:	strb	r2, [r0, #1]
   15f30:	ldrb	r2, [r1, #2]
   15f34:	strb	r2, [r0, #2]
   15f38:	ldrb	r2, [r1, #3]
   15f3c:	strb	r2, [r0, #3]
   15f40:	ldrb	r2, [r1, #4]
   15f44:	strb	r2, [r0, #4]
   15f48:	ldrb	r2, [r1, #5]
   15f4c:	strb	r2, [r0, #5]
   15f50:	ldrb	r2, [r1, #6]
   15f54:	strb	r2, [r0, #6]
   15f58:	ldrb	r1, [r1, #7]
   15f5c:	strb	r1, [r0, #7]
   15f60:	movw	r0, #0
   15f64:	str	r0, [sp, #20]
   15f68:	b	15f6c <table_set@@Base+0x67c>
   15f6c:	b	16614 <table_set@@Base+0xd24>
   15f70:	ldr	r0, [sp, #12]
   15f74:	ldr	r0, [r0, #4]
   15f78:	ldr	r1, [fp, #8]
   15f7c:	cmp	r0, r1
   15f80:	bne	15fe4 <table_set@@Base+0x6f4>
   15f84:	ldr	r0, [sp, #16]
   15f88:	ldr	r0, [r0]
   15f8c:	movw	r1, #0
   15f90:	cmp	r0, r1
   15f94:	bne	15fa8 <table_set@@Base+0x6b8>
   15f98:	movw	r0, #2
   15f9c:	bl	11f44 <malloc@plt>
   15fa0:	ldr	r1, [sp, #16]
   15fa4:	str	r0, [r1]
   15fa8:	ldr	r0, [sp, #16]
   15fac:	ldr	r0, [r0]
   15fb0:	movw	r1, #0
   15fb4:	cmp	r0, r1
   15fb8:	beq	15fe0 <table_set@@Base+0x6f0>
   15fbc:	ldr	r0, [sp, #16]
   15fc0:	ldr	r0, [r0]
   15fc4:	ldr	r1, [fp, #-16]
   15fc8:	ldrb	r2, [r1]
   15fcc:	strb	r2, [r0]
   15fd0:	ldrb	r1, [r1, #1]
   15fd4:	strb	r1, [r0, #1]
   15fd8:	movw	r0, #0
   15fdc:	str	r0, [sp, #20]
   15fe0:	b	15fe4 <table_set@@Base+0x6f4>
   15fe4:	b	16614 <table_set@@Base+0xd24>
   15fe8:	ldr	r0, [sp, #12]
   15fec:	ldr	r0, [r0, #4]
   15ff0:	ldr	r1, [fp, #8]
   15ff4:	cmp	r0, r1
   15ff8:	bne	1605c <table_set@@Base+0x76c>
   15ffc:	ldr	r0, [sp, #16]
   16000:	ldr	r0, [r0]
   16004:	movw	r1, #0
   16008:	cmp	r0, r1
   1600c:	bne	16020 <table_set@@Base+0x730>
   16010:	movw	r0, #2
   16014:	bl	11f44 <malloc@plt>
   16018:	ldr	r1, [sp, #16]
   1601c:	str	r0, [r1]
   16020:	ldr	r0, [sp, #16]
   16024:	ldr	r0, [r0]
   16028:	movw	r1, #0
   1602c:	cmp	r0, r1
   16030:	beq	16058 <table_set@@Base+0x768>
   16034:	ldr	r0, [sp, #16]
   16038:	ldr	r0, [r0]
   1603c:	ldr	r1, [fp, #-16]
   16040:	ldrb	r2, [r1]
   16044:	strb	r2, [r0]
   16048:	ldrb	r1, [r1, #1]
   1604c:	strb	r1, [r0, #1]
   16050:	movw	r0, #0
   16054:	str	r0, [sp, #20]
   16058:	b	1605c <table_set@@Base+0x76c>
   1605c:	b	16614 <table_set@@Base+0xd24>
   16060:	ldr	r0, [sp, #12]
   16064:	ldr	r0, [r0, #4]
   16068:	ldr	r1, [fp, #8]
   1606c:	cmp	r0, r1
   16070:	bne	160e4 <table_set@@Base+0x7f4>
   16074:	ldr	r0, [sp, #16]
   16078:	ldr	r0, [r0]
   1607c:	movw	r1, #0
   16080:	cmp	r0, r1
   16084:	bne	16098 <table_set@@Base+0x7a8>
   16088:	movw	r0, #4
   1608c:	bl	11f44 <malloc@plt>
   16090:	ldr	r1, [sp, #16]
   16094:	str	r0, [r1]
   16098:	ldr	r0, [sp, #16]
   1609c:	ldr	r0, [r0]
   160a0:	movw	r1, #0
   160a4:	cmp	r0, r1
   160a8:	beq	160e0 <table_set@@Base+0x7f0>
   160ac:	ldr	r0, [sp, #16]
   160b0:	ldr	r0, [r0]
   160b4:	ldr	r1, [fp, #-16]
   160b8:	ldrb	r2, [r1]
   160bc:	strb	r2, [r0]
   160c0:	ldrb	r2, [r1, #1]
   160c4:	strb	r2, [r0, #1]
   160c8:	ldrb	r2, [r1, #2]
   160cc:	strb	r2, [r0, #2]
   160d0:	ldrb	r1, [r1, #3]
   160d4:	strb	r1, [r0, #3]
   160d8:	movw	r0, #0
   160dc:	str	r0, [sp, #20]
   160e0:	b	160e4 <table_set@@Base+0x7f4>
   160e4:	b	16614 <table_set@@Base+0xd24>
   160e8:	ldr	r0, [sp, #12]
   160ec:	ldr	r0, [r0, #4]
   160f0:	ldr	r1, [fp, #8]
   160f4:	cmp	r0, r1
   160f8:	bne	1616c <table_set@@Base+0x87c>
   160fc:	ldr	r0, [sp, #16]
   16100:	ldr	r0, [r0]
   16104:	movw	r1, #0
   16108:	cmp	r0, r1
   1610c:	bne	16120 <table_set@@Base+0x830>
   16110:	movw	r0, #4
   16114:	bl	11f44 <malloc@plt>
   16118:	ldr	r1, [sp, #16]
   1611c:	str	r0, [r1]
   16120:	ldr	r0, [sp, #16]
   16124:	ldr	r0, [r0]
   16128:	movw	r1, #0
   1612c:	cmp	r0, r1
   16130:	beq	16168 <table_set@@Base+0x878>
   16134:	ldr	r0, [sp, #16]
   16138:	ldr	r0, [r0]
   1613c:	ldr	r1, [fp, #-16]
   16140:	ldrb	r2, [r1]
   16144:	strb	r2, [r0]
   16148:	ldrb	r2, [r1, #1]
   1614c:	strb	r2, [r0, #1]
   16150:	ldrb	r2, [r1, #2]
   16154:	strb	r2, [r0, #2]
   16158:	ldrb	r1, [r1, #3]
   1615c:	strb	r1, [r0, #3]
   16160:	movw	r0, #0
   16164:	str	r0, [sp, #20]
   16168:	b	1616c <table_set@@Base+0x87c>
   1616c:	b	16614 <table_set@@Base+0xd24>
   16170:	ldr	r0, [sp, #12]
   16174:	ldr	r0, [r0, #4]
   16178:	ldr	r1, [fp, #8]
   1617c:	cmp	r0, r1
   16180:	bne	16214 <table_set@@Base+0x924>
   16184:	ldr	r0, [sp, #16]
   16188:	ldr	r0, [r0]
   1618c:	movw	r1, #0
   16190:	cmp	r0, r1
   16194:	bne	161a8 <table_set@@Base+0x8b8>
   16198:	movw	r0, #8
   1619c:	bl	11f44 <malloc@plt>
   161a0:	ldr	r1, [sp, #16]
   161a4:	str	r0, [r1]
   161a8:	ldr	r0, [sp, #16]
   161ac:	ldr	r0, [r0]
   161b0:	movw	r1, #0
   161b4:	cmp	r0, r1
   161b8:	beq	16210 <table_set@@Base+0x920>
   161bc:	ldr	r0, [sp, #16]
   161c0:	ldr	r0, [r0]
   161c4:	ldr	r1, [fp, #-16]
   161c8:	ldrb	r2, [r1]
   161cc:	strb	r2, [r0]
   161d0:	ldrb	r2, [r1, #1]
   161d4:	strb	r2, [r0, #1]
   161d8:	ldrb	r2, [r1, #2]
   161dc:	strb	r2, [r0, #2]
   161e0:	ldrb	r2, [r1, #3]
   161e4:	strb	r2, [r0, #3]
   161e8:	ldrb	r2, [r1, #4]
   161ec:	strb	r2, [r0, #4]
   161f0:	ldrb	r2, [r1, #5]
   161f4:	strb	r2, [r0, #5]
   161f8:	ldrb	r2, [r1, #6]
   161fc:	strb	r2, [r0, #6]
   16200:	ldrb	r1, [r1, #7]
   16204:	strb	r1, [r0, #7]
   16208:	movw	r0, #0
   1620c:	str	r0, [sp, #20]
   16210:	b	16214 <table_set@@Base+0x924>
   16214:	b	16614 <table_set@@Base+0xd24>
   16218:	ldr	r0, [sp, #12]
   1621c:	ldr	r0, [r0, #4]
   16220:	ldr	r1, [fp, #8]
   16224:	cmp	r0, r1
   16228:	bne	162bc <table_set@@Base+0x9cc>
   1622c:	ldr	r0, [sp, #16]
   16230:	ldr	r0, [r0]
   16234:	movw	r1, #0
   16238:	cmp	r0, r1
   1623c:	bne	16250 <table_set@@Base+0x960>
   16240:	movw	r0, #8
   16244:	bl	11f44 <malloc@plt>
   16248:	ldr	r1, [sp, #16]
   1624c:	str	r0, [r1]
   16250:	ldr	r0, [sp, #16]
   16254:	ldr	r0, [r0]
   16258:	movw	r1, #0
   1625c:	cmp	r0, r1
   16260:	beq	162b8 <table_set@@Base+0x9c8>
   16264:	ldr	r0, [sp, #16]
   16268:	ldr	r0, [r0]
   1626c:	ldr	r1, [fp, #-16]
   16270:	ldrb	r2, [r1]
   16274:	strb	r2, [r0]
   16278:	ldrb	r2, [r1, #1]
   1627c:	strb	r2, [r0, #1]
   16280:	ldrb	r2, [r1, #2]
   16284:	strb	r2, [r0, #2]
   16288:	ldrb	r2, [r1, #3]
   1628c:	strb	r2, [r0, #3]
   16290:	ldrb	r2, [r1, #4]
   16294:	strb	r2, [r0, #4]
   16298:	ldrb	r2, [r1, #5]
   1629c:	strb	r2, [r0, #5]
   162a0:	ldrb	r2, [r1, #6]
   162a4:	strb	r2, [r0, #6]
   162a8:	ldrb	r1, [r1, #7]
   162ac:	strb	r1, [r0, #7]
   162b0:	movw	r0, #0
   162b4:	str	r0, [sp, #20]
   162b8:	b	162bc <table_set@@Base+0x9cc>
   162bc:	b	16614 <table_set@@Base+0xd24>
   162c0:	ldr	r0, [sp, #12]
   162c4:	ldr	r0, [r0, #4]
   162c8:	ldr	r1, [fp, #8]
   162cc:	cmp	r0, r1
   162d0:	bne	16344 <table_set@@Base+0xa54>
   162d4:	ldr	r0, [sp, #16]
   162d8:	ldr	r0, [r0]
   162dc:	movw	r1, #0
   162e0:	cmp	r0, r1
   162e4:	bne	162f8 <table_set@@Base+0xa08>
   162e8:	movw	r0, #4
   162ec:	bl	11f44 <malloc@plt>
   162f0:	ldr	r1, [sp, #16]
   162f4:	str	r0, [r1]
   162f8:	ldr	r0, [sp, #16]
   162fc:	ldr	r0, [r0]
   16300:	movw	r1, #0
   16304:	cmp	r0, r1
   16308:	beq	16340 <table_set@@Base+0xa50>
   1630c:	ldr	r0, [sp, #16]
   16310:	ldr	r0, [r0]
   16314:	ldr	r1, [fp, #-16]
   16318:	ldrb	r2, [r1]
   1631c:	strb	r2, [r0]
   16320:	ldrb	r2, [r1, #1]
   16324:	strb	r2, [r0, #1]
   16328:	ldrb	r2, [r1, #2]
   1632c:	strb	r2, [r0, #2]
   16330:	ldrb	r1, [r1, #3]
   16334:	strb	r1, [r0, #3]
   16338:	movw	r0, #0
   1633c:	str	r0, [sp, #20]
   16340:	b	16344 <table_set@@Base+0xa54>
   16344:	b	16614 <table_set@@Base+0xd24>
   16348:	ldr	r0, [sp, #12]
   1634c:	ldr	r0, [r0, #4]
   16350:	ldr	r1, [fp, #8]
   16354:	cmp	r0, r1
   16358:	bne	163ec <table_set@@Base+0xafc>
   1635c:	ldr	r0, [sp, #16]
   16360:	ldr	r0, [r0]
   16364:	movw	r1, #0
   16368:	cmp	r0, r1
   1636c:	bne	16380 <table_set@@Base+0xa90>
   16370:	movw	r0, #8
   16374:	bl	11f44 <malloc@plt>
   16378:	ldr	r1, [sp, #16]
   1637c:	str	r0, [r1]
   16380:	ldr	r0, [sp, #16]
   16384:	ldr	r0, [r0]
   16388:	movw	r1, #0
   1638c:	cmp	r0, r1
   16390:	beq	163e8 <table_set@@Base+0xaf8>
   16394:	ldr	r0, [sp, #16]
   16398:	ldr	r0, [r0]
   1639c:	ldr	r1, [fp, #-16]
   163a0:	ldrb	r2, [r1]
   163a4:	strb	r2, [r0]
   163a8:	ldrb	r2, [r1, #1]
   163ac:	strb	r2, [r0, #1]
   163b0:	ldrb	r2, [r1, #2]
   163b4:	strb	r2, [r0, #2]
   163b8:	ldrb	r2, [r1, #3]
   163bc:	strb	r2, [r0, #3]
   163c0:	ldrb	r2, [r1, #4]
   163c4:	strb	r2, [r0, #4]
   163c8:	ldrb	r2, [r1, #5]
   163cc:	strb	r2, [r0, #5]
   163d0:	ldrb	r2, [r1, #6]
   163d4:	strb	r2, [r0, #6]
   163d8:	ldrb	r1, [r1, #7]
   163dc:	strb	r1, [r0, #7]
   163e0:	movw	r0, #0
   163e4:	str	r0, [sp, #20]
   163e8:	b	163ec <table_set@@Base+0xafc>
   163ec:	b	16614 <table_set@@Base+0xd24>
   163f0:	ldr	r0, [sp, #12]
   163f4:	ldr	r0, [r0, #4]
   163f8:	ldr	r1, [fp, #8]
   163fc:	cmp	r0, r1
   16400:	bne	16494 <table_set@@Base+0xba4>
   16404:	ldr	r0, [sp, #16]
   16408:	ldr	r0, [r0]
   1640c:	movw	r1, #0
   16410:	cmp	r0, r1
   16414:	bne	16428 <table_set@@Base+0xb38>
   16418:	movw	r0, #8
   1641c:	bl	11f44 <malloc@plt>
   16420:	ldr	r1, [sp, #16]
   16424:	str	r0, [r1]
   16428:	ldr	r0, [sp, #16]
   1642c:	ldr	r0, [r0]
   16430:	movw	r1, #0
   16434:	cmp	r0, r1
   16438:	beq	16490 <table_set@@Base+0xba0>
   1643c:	ldr	r0, [sp, #16]
   16440:	ldr	r0, [r0]
   16444:	ldr	r1, [fp, #-16]
   16448:	ldrb	r2, [r1]
   1644c:	strb	r2, [r0]
   16450:	ldrb	r2, [r1, #1]
   16454:	strb	r2, [r0, #1]
   16458:	ldrb	r2, [r1, #2]
   1645c:	strb	r2, [r0, #2]
   16460:	ldrb	r2, [r1, #3]
   16464:	strb	r2, [r0, #3]
   16468:	ldrb	r2, [r1, #4]
   1646c:	strb	r2, [r0, #4]
   16470:	ldrb	r2, [r1, #5]
   16474:	strb	r2, [r0, #5]
   16478:	ldrb	r2, [r1, #6]
   1647c:	strb	r2, [r0, #6]
   16480:	ldrb	r1, [r1, #7]
   16484:	strb	r1, [r0, #7]
   16488:	movw	r0, #0
   1648c:	str	r0, [sp, #20]
   16490:	b	16494 <table_set@@Base+0xba4>
   16494:	b	16614 <table_set@@Base+0xd24>
   16498:	ldr	r0, [sp, #12]
   1649c:	ldr	r0, [r0, #4]
   164a0:	ldr	r1, [fp, #8]
   164a4:	cmp	r0, r1
   164a8:	bne	16504 <table_set@@Base+0xc14>
   164ac:	ldr	r0, [fp, #-16]
   164b0:	bl	11f68 <strlen@plt>
   164b4:	str	r0, [sp, #8]
   164b8:	ldr	r0, [sp, #16]
   164bc:	ldr	r0, [r0]
   164c0:	ldr	r1, [sp, #8]
   164c4:	add	r1, r1, #1
   164c8:	bl	11f2c <realloc@plt>
   164cc:	ldr	r1, [sp, #16]
   164d0:	str	r0, [r1]
   164d4:	ldr	r0, [sp, #16]
   164d8:	ldr	r0, [r0]
   164dc:	movw	r1, #0
   164e0:	cmp	r0, r1
   164e4:	beq	16500 <table_set@@Base+0xc10>
   164e8:	ldr	r0, [sp, #16]
   164ec:	ldr	r0, [r0]
   164f0:	ldr	r1, [fp, #-16]
   164f4:	bl	11f38 <strcpy@plt>
   164f8:	movw	r1, #0
   164fc:	str	r1, [sp, #20]
   16500:	b	16504 <table_set@@Base+0xc14>
   16504:	b	16614 <table_set@@Base+0xd24>
   16508:	ldr	r0, [sp, #12]
   1650c:	ldr	r0, [r0, #4]
   16510:	ldr	r1, [fp, #8]
   16514:	cmp	r0, r1
   16518:	bne	16574 <table_set@@Base+0xc84>
   1651c:	ldr	r0, [sp, #16]
   16520:	ldr	r0, [r0]
   16524:	movw	r1, #0
   16528:	cmp	r0, r1
   1652c:	bne	16540 <table_set@@Base+0xc50>
   16530:	movw	r0, #1
   16534:	bl	11f44 <malloc@plt>
   16538:	ldr	r1, [sp, #16]
   1653c:	str	r0, [r1]
   16540:	ldr	r0, [sp, #16]
   16544:	ldr	r0, [r0]
   16548:	movw	r1, #0
   1654c:	cmp	r0, r1
   16550:	beq	16570 <table_set@@Base+0xc80>
   16554:	ldr	r0, [sp, #16]
   16558:	ldr	r0, [r0]
   1655c:	ldr	r1, [fp, #-16]
   16560:	ldrb	r1, [r1]
   16564:	strb	r1, [r0]
   16568:	movw	r0, #0
   1656c:	str	r0, [sp, #20]
   16570:	b	16574 <table_set@@Base+0xc84>
   16574:	b	16614 <table_set@@Base+0xd24>
   16578:	ldr	r0, [sp, #12]
   1657c:	ldr	r0, [r0, #4]
   16580:	ldr	r1, [fp, #8]
   16584:	cmp	r0, r1
   16588:	bne	165e4 <table_set@@Base+0xcf4>
   1658c:	ldr	r0, [sp, #16]
   16590:	ldr	r0, [r0]
   16594:	movw	r1, #0
   16598:	cmp	r0, r1
   1659c:	bne	165b0 <table_set@@Base+0xcc0>
   165a0:	movw	r0, #1
   165a4:	bl	11f44 <malloc@plt>
   165a8:	ldr	r1, [sp, #16]
   165ac:	str	r0, [r1]
   165b0:	ldr	r0, [sp, #16]
   165b4:	ldr	r0, [r0]
   165b8:	movw	r1, #0
   165bc:	cmp	r0, r1
   165c0:	beq	165e0 <table_set@@Base+0xcf0>
   165c4:	ldr	r0, [sp, #16]
   165c8:	ldr	r0, [r0]
   165cc:	ldr	r1, [fp, #-16]
   165d0:	ldrb	r1, [r1]
   165d4:	strb	r1, [r0]
   165d8:	movw	r0, #0
   165dc:	str	r0, [sp, #20]
   165e0:	b	165e4 <table_set@@Base+0xcf4>
   165e4:	b	16614 <table_set@@Base+0xd24>
   165e8:	ldr	r0, [sp, #12]
   165ec:	ldr	r0, [r0, #4]
   165f0:	ldr	r1, [fp, #8]
   165f4:	cmp	r0, r1
   165f8:	bne	16610 <table_set@@Base+0xd20>
   165fc:	ldr	r0, [fp, #-16]
   16600:	ldr	r1, [sp, #16]
   16604:	str	r0, [r1]
   16608:	movw	r0, #0
   1660c:	str	r0, [sp, #20]
   16610:	b	16614 <table_set@@Base+0xd24>
   16614:	ldr	r0, [sp, #20]
   16618:	movw	r1, #0
   1661c:	cmp	r1, r0
   16620:	bne	16638 <table_set@@Base+0xd48>
   16624:	ldr	r0, [fp, #-4]
   16628:	ldr	r1, [fp, #-8]
   1662c:	ldr	r2, [fp, #-12]
   16630:	movw	r3, #1
   16634:	bl	13090 <table_notify@@Base>
   16638:	ldr	r0, [sp, #20]
   1663c:	mov	sp, fp
   16640:	pop	{fp, pc}

00016644 <table_set_bool@@Base>:
   16644:	push	{fp, lr}
   16648:	mov	fp, sp
   1664c:	sub	sp, sp, #24
   16650:	str	r0, [fp, #-4]
   16654:	str	r1, [fp, #-8]
   16658:	str	r2, [sp, #12]
   1665c:	and	r0, r3, #1
   16660:	strb	r0, [sp, #11]
   16664:	ldr	r0, [fp, #-4]
   16668:	ldr	r1, [fp, #-8]
   1666c:	ldr	r2, [sp, #12]
   16670:	add	r3, sp, #11
   16674:	movw	ip, #22
   16678:	str	ip, [sp]
   1667c:	bl	158f0 <table_set@@Base>
   16680:	mov	sp, fp
   16684:	pop	{fp, pc}

00016688 <table_set_int@@Base>:
   16688:	push	{fp, lr}
   1668c:	mov	fp, sp
   16690:	sub	sp, sp, #24
   16694:	str	r0, [fp, #-4]
   16698:	str	r1, [fp, #-8]
   1669c:	str	r2, [sp, #12]
   166a0:	str	r3, [sp, #8]
   166a4:	ldr	r0, [fp, #-4]
   166a8:	ldr	r1, [fp, #-8]
   166ac:	ldr	r2, [sp, #12]
   166b0:	add	r3, sp, #8
   166b4:	movw	ip, #0
   166b8:	str	ip, [sp]
   166bc:	bl	158f0 <table_set@@Base>
   166c0:	mov	sp, fp
   166c4:	pop	{fp, pc}

000166c8 <table_set_uint@@Base>:
   166c8:	push	{fp, lr}
   166cc:	mov	fp, sp
   166d0:	sub	sp, sp, #24
   166d4:	str	r0, [fp, #-4]
   166d8:	str	r1, [fp, #-8]
   166dc:	str	r2, [sp, #12]
   166e0:	str	r3, [sp, #8]
   166e4:	ldr	r0, [fp, #-4]
   166e8:	ldr	r1, [fp, #-8]
   166ec:	ldr	r2, [sp, #12]
   166f0:	add	r3, sp, #8
   166f4:	movw	ip, #1
   166f8:	str	ip, [sp]
   166fc:	bl	158f0 <table_set@@Base>
   16700:	mov	sp, fp
   16704:	pop	{fp, pc}

00016708 <table_set_int8@@Base>:
   16708:	push	{fp, lr}
   1670c:	mov	fp, sp
   16710:	sub	sp, sp, #24
   16714:	str	r0, [fp, #-4]
   16718:	str	r1, [fp, #-8]
   1671c:	str	r2, [sp, #12]
   16720:	strb	r3, [sp, #11]
   16724:	ldr	r0, [fp, #-4]
   16728:	ldr	r1, [fp, #-8]
   1672c:	ldr	r2, [sp, #12]
   16730:	add	r3, sp, #11
   16734:	movw	ip, #2
   16738:	str	ip, [sp]
   1673c:	bl	158f0 <table_set@@Base>
   16740:	mov	sp, fp
   16744:	pop	{fp, pc}

00016748 <table_set_uint8@@Base>:
   16748:	push	{fp, lr}
   1674c:	mov	fp, sp
   16750:	sub	sp, sp, #24
   16754:	str	r0, [fp, #-4]
   16758:	str	r1, [fp, #-8]
   1675c:	str	r2, [sp, #12]
   16760:	strb	r3, [sp, #11]
   16764:	ldr	r0, [fp, #-4]
   16768:	ldr	r1, [fp, #-8]
   1676c:	ldr	r2, [sp, #12]
   16770:	add	r3, sp, #11
   16774:	movw	ip, #3
   16778:	str	ip, [sp]
   1677c:	bl	158f0 <table_set@@Base>
   16780:	mov	sp, fp
   16784:	pop	{fp, pc}

00016788 <table_set_int16@@Base>:
   16788:	push	{fp, lr}
   1678c:	mov	fp, sp
   16790:	sub	sp, sp, #24
   16794:	str	r0, [fp, #-4]
   16798:	str	r1, [fp, #-8]
   1679c:	str	r2, [sp, #12]
   167a0:	strh	r3, [sp, #10]
   167a4:	ldr	r0, [fp, #-4]
   167a8:	ldr	r1, [fp, #-8]
   167ac:	ldr	r2, [sp, #12]
   167b0:	add	r3, sp, #10
   167b4:	movw	ip, #4
   167b8:	str	ip, [sp]
   167bc:	bl	158f0 <table_set@@Base>
   167c0:	mov	sp, fp
   167c4:	pop	{fp, pc}

000167c8 <table_set_uint16@@Base>:
   167c8:	push	{fp, lr}
   167cc:	mov	fp, sp
   167d0:	sub	sp, sp, #24
   167d4:	str	r0, [fp, #-4]
   167d8:	str	r1, [fp, #-8]
   167dc:	str	r2, [sp, #12]
   167e0:	strh	r3, [sp, #10]
   167e4:	ldr	r0, [fp, #-4]
   167e8:	ldr	r1, [fp, #-8]
   167ec:	ldr	r2, [sp, #12]
   167f0:	add	r3, sp, #10
   167f4:	movw	ip, #5
   167f8:	str	ip, [sp]
   167fc:	bl	158f0 <table_set@@Base>
   16800:	mov	sp, fp
   16804:	pop	{fp, pc}

00016808 <table_set_int32@@Base>:
   16808:	push	{fp, lr}
   1680c:	mov	fp, sp
   16810:	sub	sp, sp, #24
   16814:	str	r0, [fp, #-4]
   16818:	str	r1, [fp, #-8]
   1681c:	str	r2, [sp, #12]
   16820:	str	r3, [sp, #8]
   16824:	ldr	r0, [fp, #-4]
   16828:	ldr	r1, [fp, #-8]
   1682c:	ldr	r2, [sp, #12]
   16830:	add	r3, sp, #8
   16834:	movw	ip, #6
   16838:	str	ip, [sp]
   1683c:	bl	158f0 <table_set@@Base>
   16840:	mov	sp, fp
   16844:	pop	{fp, pc}

00016848 <table_set_uint32@@Base>:
   16848:	push	{fp, lr}
   1684c:	mov	fp, sp
   16850:	sub	sp, sp, #24
   16854:	str	r0, [fp, #-4]
   16858:	str	r1, [fp, #-8]
   1685c:	str	r2, [sp, #12]
   16860:	str	r3, [sp, #8]
   16864:	ldr	r0, [fp, #-4]
   16868:	ldr	r1, [fp, #-8]
   1686c:	ldr	r2, [sp, #12]
   16870:	add	r3, sp, #8
   16874:	movw	ip, #7
   16878:	str	ip, [sp]
   1687c:	bl	158f0 <table_set@@Base>
   16880:	mov	sp, fp
   16884:	pop	{fp, pc}

00016888 <table_set_int64@@Base>:
   16888:	push	{fp, lr}
   1688c:	mov	fp, sp
   16890:	sub	sp, sp, #32
   16894:	ldr	r3, [fp, #12]
   16898:	ldr	ip, [fp, #8]
   1689c:	str	r0, [fp, #-4]
   168a0:	str	r1, [fp, #-8]
   168a4:	str	r2, [fp, #-12]
   168a8:	str	r3, [sp, #12]
   168ac:	str	ip, [sp, #8]
   168b0:	ldr	r0, [fp, #-4]
   168b4:	ldr	r1, [fp, #-8]
   168b8:	ldr	r2, [fp, #-12]
   168bc:	add	r3, sp, #8
   168c0:	movw	ip, #8
   168c4:	str	ip, [sp]
   168c8:	bl	158f0 <table_set@@Base>
   168cc:	mov	sp, fp
   168d0:	pop	{fp, pc}

000168d4 <table_set_uint64@@Base>:
   168d4:	push	{fp, lr}
   168d8:	mov	fp, sp
   168dc:	sub	sp, sp, #32
   168e0:	ldr	r3, [fp, #12]
   168e4:	ldr	ip, [fp, #8]
   168e8:	str	r0, [fp, #-4]
   168ec:	str	r1, [fp, #-8]
   168f0:	str	r2, [fp, #-12]
   168f4:	str	r3, [sp, #12]
   168f8:	str	ip, [sp, #8]
   168fc:	ldr	r0, [fp, #-4]
   16900:	ldr	r1, [fp, #-8]
   16904:	ldr	r2, [fp, #-12]
   16908:	add	r3, sp, #8
   1690c:	movw	ip, #9
   16910:	str	ip, [sp]
   16914:	bl	158f0 <table_set@@Base>
   16918:	mov	sp, fp
   1691c:	pop	{fp, pc}

00016920 <table_set_short@@Base>:
   16920:	push	{fp, lr}
   16924:	mov	fp, sp
   16928:	sub	sp, sp, #24
   1692c:	str	r0, [fp, #-4]
   16930:	str	r1, [fp, #-8]
   16934:	str	r2, [sp, #12]
   16938:	strh	r3, [sp, #10]
   1693c:	ldr	r0, [fp, #-4]
   16940:	ldr	r1, [fp, #-8]
   16944:	ldr	r2, [sp, #12]
   16948:	add	r3, sp, #10
   1694c:	movw	ip, #10
   16950:	str	ip, [sp]
   16954:	bl	158f0 <table_set@@Base>
   16958:	mov	sp, fp
   1695c:	pop	{fp, pc}

00016960 <table_set_ushort@@Base>:
   16960:	push	{fp, lr}
   16964:	mov	fp, sp
   16968:	sub	sp, sp, #24
   1696c:	str	r0, [fp, #-4]
   16970:	str	r1, [fp, #-8]
   16974:	str	r2, [sp, #12]
   16978:	strh	r3, [sp, #10]
   1697c:	ldr	r0, [fp, #-4]
   16980:	ldr	r1, [fp, #-8]
   16984:	ldr	r2, [sp, #12]
   16988:	add	r3, sp, #10
   1698c:	movw	ip, #11
   16990:	str	ip, [sp]
   16994:	bl	158f0 <table_set@@Base>
   16998:	mov	sp, fp
   1699c:	pop	{fp, pc}

000169a0 <table_set_long@@Base>:
   169a0:	push	{fp, lr}
   169a4:	mov	fp, sp
   169a8:	sub	sp, sp, #24
   169ac:	str	r0, [fp, #-4]
   169b0:	str	r1, [fp, #-8]
   169b4:	str	r2, [sp, #12]
   169b8:	str	r3, [sp, #8]
   169bc:	ldr	r0, [fp, #-4]
   169c0:	ldr	r1, [fp, #-8]
   169c4:	ldr	r2, [sp, #12]
   169c8:	add	r3, sp, #8
   169cc:	movw	ip, #12
   169d0:	str	ip, [sp]
   169d4:	bl	158f0 <table_set@@Base>
   169d8:	mov	sp, fp
   169dc:	pop	{fp, pc}

000169e0 <table_set_ulong@@Base>:
   169e0:	push	{fp, lr}
   169e4:	mov	fp, sp
   169e8:	sub	sp, sp, #24
   169ec:	str	r0, [fp, #-4]
   169f0:	str	r1, [fp, #-8]
   169f4:	str	r2, [sp, #12]
   169f8:	str	r3, [sp, #8]
   169fc:	ldr	r0, [fp, #-4]
   16a00:	ldr	r1, [fp, #-8]
   16a04:	ldr	r2, [sp, #12]
   16a08:	add	r3, sp, #8
   16a0c:	movw	ip, #13
   16a10:	str	ip, [sp]
   16a14:	bl	158f0 <table_set@@Base>
   16a18:	mov	sp, fp
   16a1c:	pop	{fp, pc}

00016a20 <table_set_llong@@Base>:
   16a20:	push	{fp, lr}
   16a24:	mov	fp, sp
   16a28:	sub	sp, sp, #32
   16a2c:	ldr	r3, [fp, #12]
   16a30:	ldr	ip, [fp, #8]
   16a34:	str	r0, [fp, #-4]
   16a38:	str	r1, [fp, #-8]
   16a3c:	str	r2, [fp, #-12]
   16a40:	str	r3, [sp, #12]
   16a44:	str	ip, [sp, #8]
   16a48:	ldr	r0, [fp, #-4]
   16a4c:	ldr	r1, [fp, #-8]
   16a50:	ldr	r2, [fp, #-12]
   16a54:	add	r3, sp, #8
   16a58:	movw	ip, #14
   16a5c:	str	ip, [sp]
   16a60:	bl	158f0 <table_set@@Base>
   16a64:	mov	sp, fp
   16a68:	pop	{fp, pc}

00016a6c <table_set_ullong@@Base>:
   16a6c:	push	{fp, lr}
   16a70:	mov	fp, sp
   16a74:	sub	sp, sp, #32
   16a78:	ldr	r3, [fp, #12]
   16a7c:	ldr	ip, [fp, #8]
   16a80:	str	r0, [fp, #-4]
   16a84:	str	r1, [fp, #-8]
   16a88:	str	r2, [fp, #-12]
   16a8c:	str	r3, [sp, #12]
   16a90:	str	ip, [sp, #8]
   16a94:	ldr	r0, [fp, #-4]
   16a98:	ldr	r1, [fp, #-8]
   16a9c:	ldr	r2, [fp, #-12]
   16aa0:	add	r3, sp, #8
   16aa4:	movw	ip, #15
   16aa8:	str	ip, [sp]
   16aac:	bl	158f0 <table_set@@Base>
   16ab0:	mov	sp, fp
   16ab4:	pop	{fp, pc}

00016ab8 <table_set_float@@Base>:
   16ab8:	push	{fp, lr}
   16abc:	mov	fp, sp
   16ac0:	sub	sp, sp, #24
   16ac4:	str	r0, [fp, #-4]
   16ac8:	str	r1, [fp, #-8]
   16acc:	str	r2, [sp, #12]
   16ad0:	vstr	s0, [sp, #8]
   16ad4:	ldr	r0, [fp, #-4]
   16ad8:	ldr	r1, [fp, #-8]
   16adc:	ldr	r2, [sp, #12]
   16ae0:	add	r3, sp, #8
   16ae4:	movw	ip, #16
   16ae8:	str	ip, [sp]
   16aec:	bl	158f0 <table_set@@Base>
   16af0:	mov	sp, fp
   16af4:	pop	{fp, pc}

00016af8 <table_set_double@@Base>:
   16af8:	push	{fp, lr}
   16afc:	mov	fp, sp
   16b00:	sub	sp, sp, #32
   16b04:	str	r0, [fp, #-4]
   16b08:	str	r1, [fp, #-8]
   16b0c:	str	r2, [fp, #-12]
   16b10:	vstr	d0, [sp, #8]
   16b14:	ldr	r0, [fp, #-4]
   16b18:	ldr	r1, [fp, #-8]
   16b1c:	ldr	r2, [fp, #-12]
   16b20:	add	r3, sp, #8
   16b24:	movw	ip, #17
   16b28:	str	ip, [sp]
   16b2c:	bl	158f0 <table_set@@Base>
   16b30:	mov	sp, fp
   16b34:	pop	{fp, pc}

00016b38 <table_set_ldouble@@Base>:
   16b38:	push	{fp, lr}
   16b3c:	mov	fp, sp
   16b40:	sub	sp, sp, #32
   16b44:	str	r0, [fp, #-4]
   16b48:	str	r1, [fp, #-8]
   16b4c:	str	r2, [fp, #-12]
   16b50:	vstr	d0, [sp, #8]
   16b54:	ldr	r0, [fp, #-4]
   16b58:	ldr	r1, [fp, #-8]
   16b5c:	ldr	r2, [fp, #-12]
   16b60:	add	r3, sp, #8
   16b64:	movw	ip, #18
   16b68:	str	ip, [sp]
   16b6c:	bl	158f0 <table_set@@Base>
   16b70:	mov	sp, fp
   16b74:	pop	{fp, pc}

00016b78 <table_set_string@@Base>:
   16b78:	push	{fp, lr}
   16b7c:	mov	fp, sp
   16b80:	sub	sp, sp, #24
   16b84:	str	r0, [fp, #-4]
   16b88:	str	r1, [fp, #-8]
   16b8c:	str	r2, [sp, #12]
   16b90:	str	r3, [sp, #8]
   16b94:	ldr	r0, [fp, #-4]
   16b98:	ldr	r1, [fp, #-8]
   16b9c:	ldr	r2, [sp, #12]
   16ba0:	ldr	r3, [sp, #8]
   16ba4:	movw	ip, #21
   16ba8:	str	ip, [sp]
   16bac:	bl	158f0 <table_set@@Base>
   16bb0:	mov	sp, fp
   16bb4:	pop	{fp, pc}

00016bb8 <table_set_char@@Base>:
   16bb8:	push	{fp, lr}
   16bbc:	mov	fp, sp
   16bc0:	sub	sp, sp, #24
   16bc4:	str	r0, [fp, #-4]
   16bc8:	str	r1, [fp, #-8]
   16bcc:	str	r2, [sp, #12]
   16bd0:	strb	r3, [sp, #11]
   16bd4:	ldr	r0, [fp, #-4]
   16bd8:	ldr	r1, [fp, #-8]
   16bdc:	ldr	r2, [sp, #12]
   16be0:	add	r3, sp, #11
   16be4:	movw	ip, #19
   16be8:	str	ip, [sp]
   16bec:	bl	158f0 <table_set@@Base>
   16bf0:	mov	sp, fp
   16bf4:	pop	{fp, pc}

00016bf8 <table_set_uchar@@Base>:
   16bf8:	push	{fp, lr}
   16bfc:	mov	fp, sp
   16c00:	sub	sp, sp, #24
   16c04:	str	r0, [fp, #-4]
   16c08:	str	r1, [fp, #-8]
   16c0c:	str	r2, [sp, #12]
   16c10:	strb	r3, [sp, #11]
   16c14:	ldr	r0, [fp, #-4]
   16c18:	ldr	r1, [fp, #-8]
   16c1c:	ldr	r2, [sp, #12]
   16c20:	add	r3, sp, #11
   16c24:	movw	ip, #20
   16c28:	str	ip, [sp]
   16c2c:	bl	158f0 <table_set@@Base>
   16c30:	mov	sp, fp
   16c34:	pop	{fp, pc}

00016c38 <table_set_ptr@@Base>:
   16c38:	push	{fp, lr}
   16c3c:	mov	fp, sp
   16c40:	sub	sp, sp, #24
   16c44:	str	r0, [fp, #-4]
   16c48:	str	r1, [fp, #-8]
   16c4c:	str	r2, [sp, #12]
   16c50:	str	r3, [sp, #8]
   16c54:	ldr	r0, [fp, #-4]
   16c58:	ldr	r1, [fp, #-8]
   16c5c:	ldr	r2, [sp, #12]
   16c60:	ldr	r3, [sp, #8]
   16c64:	movw	ip, #23
   16c68:	str	ip, [sp]
   16c6c:	bl	158f0 <table_set@@Base>
   16c70:	mov	sp, fp
   16c74:	pop	{fp, pc}

00016c78 <table_cell_init@@Base>:
   16c78:	push	{fp, lr}
   16c7c:	mov	fp, sp
   16c80:	sub	sp, sp, #16
   16c84:	str	r0, [fp, #-4]
   16c88:	str	r1, [sp, #8]
   16c8c:	str	r2, [sp, #4]
   16c90:	ldr	r0, [fp, #-4]
   16c94:	ldr	r1, [sp, #8]
   16c98:	ldr	r2, [sp, #4]
   16c9c:	bl	16cb8 <table_get_cell_ptr@@Base>
   16ca0:	str	r0, [sp]
   16ca4:	ldr	r0, [sp]
   16ca8:	movw	r1, #0
   16cac:	str	r1, [r0]
   16cb0:	mov	sp, fp
   16cb4:	pop	{fp, pc}

00016cb8 <table_get_cell_ptr@@Base>:
   16cb8:	push	{fp, lr}
   16cbc:	mov	fp, sp
   16cc0:	sub	sp, sp, #16
   16cc4:	str	r0, [fp, #-4]
   16cc8:	str	r1, [sp, #8]
   16ccc:	str	r2, [sp, #4]
   16cd0:	ldr	r0, [fp, #-4]
   16cd4:	ldr	r1, [sp, #8]
   16cd8:	bl	15488 <table_get_row_ptr@@Base>
   16cdc:	str	r0, [sp]
   16ce0:	ldr	r0, [sp]
   16ce4:	ldr	r0, [r0]
   16ce8:	ldr	r1, [sp, #4]
   16cec:	add	r0, r0, r1, lsl #2
   16cf0:	mov	sp, fp
   16cf4:	pop	{fp, pc}

00016cf8 <table_cell_destroy@@Base>:
   16cf8:	push	{fp, lr}
   16cfc:	mov	fp, sp
   16d00:	sub	sp, sp, #16
   16d04:	str	r0, [fp, #-4]
   16d08:	str	r1, [sp, #8]
   16d0c:	str	r2, [sp, #4]
   16d10:	mov	r0, #0
   16d14:	str	r0, [sp]
   16d18:	ldr	r0, [fp, #-4]
   16d1c:	ldr	r1, [sp, #4]
   16d20:	bl	13344 <table_get_column_data_type@@Base>
   16d24:	cmp	r0, #23
   16d28:	bne	16d34 <table_cell_destroy@@Base+0x3c>
   16d2c:	b	16d30 <table_cell_destroy@@Base+0x38>
   16d30:	b	16d6c <table_cell_destroy@@Base+0x74>
   16d34:	ldr	r0, [fp, #-4]
   16d38:	ldr	r1, [sp, #8]
   16d3c:	ldr	r2, [sp, #4]
   16d40:	bl	16cb8 <table_get_cell_ptr@@Base>
   16d44:	str	r0, [sp]
   16d48:	ldr	r0, [sp]
   16d4c:	ldr	r0, [r0]
   16d50:	movw	r1, #0
   16d54:	cmp	r0, r1
   16d58:	beq	16d68 <table_cell_destroy@@Base+0x70>
   16d5c:	ldr	r0, [sp]
   16d60:	ldr	r0, [r0]
   16d64:	bl	11f14 <free@plt>
   16d68:	b	16d6c <table_cell_destroy@@Base+0x74>
   16d6c:	mov	sp, fp
   16d70:	pop	{fp, pc}

00016d74 <table_cell_to_buffer@@Base>:
   16d74:	push	{fp, lr}
   16d78:	mov	fp, sp
   16d7c:	sub	sp, sp, #296	; 0x128
   16d80:	ldr	ip, [fp, #8]
   16d84:	str	r0, [fp, #-4]
   16d88:	str	r1, [fp, #-8]
   16d8c:	str	r2, [fp, #-12]
   16d90:	str	r3, [fp, #-16]
   16d94:	mov	r0, #0
   16d98:	str	r0, [fp, #-20]	; 0xffffffec
   16d9c:	ldr	r0, [fp, #-4]
   16da0:	ldr	r1, [fp, #-12]
   16da4:	str	ip, [fp, #-24]	; 0xffffffe8
   16da8:	bl	13344 <table_get_column_data_type@@Base>
   16dac:	mov	r1, r0
   16db0:	cmp	r0, #23
   16db4:	str	r1, [fp, #-28]	; 0xffffffe4
   16db8:	bhi	175bc <table_cell_to_buffer@@Base+0x848>
   16dbc:	add	r0, pc, #8
   16dc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16dc4:	ldr	r2, [r0, r1, lsl #2]
   16dc8:	add	pc, r0, r2
   16dcc:	andeq	r0, r0, r0, rrx
   16dd0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   16dd4:	andeq	r0, r0, r0, lsl #2
   16dd8:	andeq	r0, r0, r8, asr #2
   16ddc:	muleq	r0, r0, r1
   16de0:	ldrdeq	r0, [r0], -r8
   16de4:	andeq	r0, r0, r0, lsr #4
   16de8:	andeq	r0, r0, r0, ror r2
   16dec:	andeq	r0, r0, r0, asr #5
   16df0:	andeq	r0, r0, ip, lsr #6
   16df4:	muleq	r0, r8, r3
   16df8:	andeq	r0, r0, r0, ror #7
   16dfc:	andeq	r0, r0, r8, lsr #8
   16e00:	andeq	r0, r0, r8, ror r4
   16e04:	andeq	r0, r0, r8, asr #9
   16e08:	andeq	r0, r0, r4, lsr r5
   16e0c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16e10:	andeq	r0, r0, ip, lsr r6
   16e14:	andeq	r0, r0, r4, lsl #13
   16e18:	andeq	r0, r0, r4, lsl r7
   16e1c:	andeq	r0, r0, ip, asr r7
   16e20:	andeq	r0, r0, r0, lsr #11
   16e24:	andeq	r0, r0, ip, asr #13
   16e28:	andeq	r0, r0, r4, lsr #15
   16e2c:	ldr	r0, [fp, #-16]
   16e30:	ldr	r1, [fp, #8]
   16e34:	ldr	r2, [fp, #-4]
   16e38:	ldr	r3, [fp, #-8]
   16e3c:	ldr	ip, [fp, #-12]
   16e40:	str	r0, [fp, #-32]	; 0xffffffe0
   16e44:	mov	r0, r2
   16e48:	str	r1, [fp, #-36]	; 0xffffffdc
   16e4c:	mov	r1, r3
   16e50:	mov	r2, ip
   16e54:	bl	14f60 <table_get_int@@Base>
   16e58:	ldr	r1, [pc, #1988]	; 17624 <table_cell_to_buffer@@Base+0x8b0>
   16e5c:	add	r2, pc, r1
   16e60:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16e64:	str	r0, [fp, #-40]	; 0xffffffd8
   16e68:	mov	r0, r1
   16e6c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16e70:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16e74:	bl	11f80 <snprintf@plt>
   16e78:	b	175bc <table_cell_to_buffer@@Base+0x848>
   16e7c:	ldr	r0, [fp, #-16]
   16e80:	ldr	r1, [fp, #8]
   16e84:	ldr	r2, [fp, #-4]
   16e88:	ldr	r3, [fp, #-8]
   16e8c:	ldr	ip, [fp, #-12]
   16e90:	str	r0, [fp, #-44]	; 0xffffffd4
   16e94:	mov	r0, r2
   16e98:	str	r1, [fp, #-48]	; 0xffffffd0
   16e9c:	mov	r1, r3
   16ea0:	mov	r2, ip
   16ea4:	bl	14f94 <table_get_uint@@Base>
   16ea8:	ldr	r1, [pc, #1904]	; 17620 <table_cell_to_buffer@@Base+0x8ac>
   16eac:	add	r2, pc, r1
   16eb0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16eb4:	str	r0, [fp, #-52]	; 0xffffffcc
   16eb8:	mov	r0, r1
   16ebc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16ec0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16ec4:	bl	11f80 <snprintf@plt>
   16ec8:	b	175bc <table_cell_to_buffer@@Base+0x848>
   16ecc:	ldr	r0, [fp, #-16]
   16ed0:	ldr	r1, [fp, #8]
   16ed4:	ldr	r2, [fp, #-4]
   16ed8:	ldr	r3, [fp, #-8]
   16edc:	ldr	ip, [fp, #-12]
   16ee0:	str	r0, [fp, #-56]	; 0xffffffc8
   16ee4:	mov	r0, r2
   16ee8:	str	r1, [fp, #-60]	; 0xffffffc4
   16eec:	mov	r1, r3
   16ef0:	mov	r2, ip
   16ef4:	bl	14fc8 <table_get_int8@@Base>
   16ef8:	ldr	r1, [pc, #1820]	; 1761c <table_cell_to_buffer@@Base+0x8a8>
   16efc:	add	r2, pc, r1
   16f00:	sxtb	r3, r0
   16f04:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16f08:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16f0c:	bl	11f80 <snprintf@plt>
   16f10:	b	175bc <table_cell_to_buffer@@Base+0x848>
   16f14:	ldr	r0, [fp, #-16]
   16f18:	ldr	r1, [fp, #8]
   16f1c:	ldr	r2, [fp, #-4]
   16f20:	ldr	r3, [fp, #-8]
   16f24:	ldr	ip, [fp, #-12]
   16f28:	str	r0, [fp, #-64]	; 0xffffffc0
   16f2c:	mov	r0, r2
   16f30:	str	r1, [fp, #-68]	; 0xffffffbc
   16f34:	mov	r1, r3
   16f38:	mov	r2, ip
   16f3c:	bl	14ffc <table_get_uint8@@Base>
   16f40:	ldr	r1, [pc, #1744]	; 17618 <table_cell_to_buffer@@Base+0x8a4>
   16f44:	add	r2, pc, r1
   16f48:	and	r3, r0, #255	; 0xff
   16f4c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16f50:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16f54:	bl	11f80 <snprintf@plt>
   16f58:	b	175bc <table_cell_to_buffer@@Base+0x848>
   16f5c:	ldr	r0, [fp, #-16]
   16f60:	ldr	r1, [fp, #8]
   16f64:	ldr	r2, [fp, #-4]
   16f68:	ldr	r3, [fp, #-8]
   16f6c:	ldr	ip, [fp, #-12]
   16f70:	str	r0, [fp, #-72]	; 0xffffffb8
   16f74:	mov	r0, r2
   16f78:	str	r1, [fp, #-76]	; 0xffffffb4
   16f7c:	mov	r1, r3
   16f80:	mov	r2, ip
   16f84:	bl	15030 <table_get_int16@@Base>
   16f88:	ldr	r1, [pc, #1668]	; 17614 <table_cell_to_buffer@@Base+0x8a0>
   16f8c:	add	r2, pc, r1
   16f90:	sxth	r3, r0
   16f94:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16f98:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16f9c:	bl	11f80 <snprintf@plt>
   16fa0:	b	175bc <table_cell_to_buffer@@Base+0x848>
   16fa4:	ldr	r0, [fp, #-16]
   16fa8:	ldr	r1, [fp, #8]
   16fac:	ldr	r2, [fp, #-4]
   16fb0:	ldr	r3, [fp, #-8]
   16fb4:	ldr	ip, [fp, #-12]
   16fb8:	str	r0, [fp, #-80]	; 0xffffffb0
   16fbc:	mov	r0, r2
   16fc0:	str	r1, [fp, #-84]	; 0xffffffac
   16fc4:	mov	r1, r3
   16fc8:	mov	r2, ip
   16fcc:	bl	15064 <table_get_uint16@@Base>
   16fd0:	ldr	r1, [pc, #1592]	; 17610 <table_cell_to_buffer@@Base+0x89c>
   16fd4:	add	r2, pc, r1
   16fd8:	uxth	r3, r0
   16fdc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16fe0:	ldr	r1, [fp, #-84]	; 0xffffffac
   16fe4:	bl	11f80 <snprintf@plt>
   16fe8:	b	175bc <table_cell_to_buffer@@Base+0x848>
   16fec:	ldr	r0, [fp, #-16]
   16ff0:	ldr	r1, [fp, #8]
   16ff4:	ldr	r2, [fp, #-4]
   16ff8:	ldr	r3, [fp, #-8]
   16ffc:	ldr	ip, [fp, #-12]
   17000:	str	r0, [fp, #-88]	; 0xffffffa8
   17004:	mov	r0, r2
   17008:	str	r1, [fp, #-92]	; 0xffffffa4
   1700c:	mov	r1, r3
   17010:	mov	r2, ip
   17014:	bl	15098 <table_get_int32@@Base>
   17018:	ldr	r1, [pc, #1516]	; 1760c <table_cell_to_buffer@@Base+0x898>
   1701c:	add	r2, pc, r1
   17020:	ldr	r1, [fp, #-88]	; 0xffffffa8
   17024:	str	r0, [fp, #-96]	; 0xffffffa0
   17028:	mov	r0, r1
   1702c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   17030:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17034:	bl	11f80 <snprintf@plt>
   17038:	b	175bc <table_cell_to_buffer@@Base+0x848>
   1703c:	ldr	r0, [fp, #-16]
   17040:	ldr	r1, [fp, #8]
   17044:	ldr	r2, [fp, #-4]
   17048:	ldr	r3, [fp, #-8]
   1704c:	ldr	ip, [fp, #-12]
   17050:	str	r0, [fp, #-100]	; 0xffffff9c
   17054:	mov	r0, r2
   17058:	str	r1, [fp, #-104]	; 0xffffff98
   1705c:	mov	r1, r3
   17060:	mov	r2, ip
   17064:	bl	150cc <table_get_uint32@@Base>
   17068:	ldr	r1, [pc, #1432]	; 17608 <table_cell_to_buffer@@Base+0x894>
   1706c:	add	r2, pc, r1
   17070:	ldr	r1, [fp, #-100]	; 0xffffff9c
   17074:	str	r0, [fp, #-108]	; 0xffffff94
   17078:	mov	r0, r1
   1707c:	ldr	r1, [fp, #-104]	; 0xffffff98
   17080:	ldr	r3, [fp, #-108]	; 0xffffff94
   17084:	bl	11f80 <snprintf@plt>
   17088:	b	175bc <table_cell_to_buffer@@Base+0x848>
   1708c:	ldr	r0, [fp, #-16]
   17090:	ldr	r1, [fp, #8]
   17094:	ldr	r2, [fp, #-4]
   17098:	ldr	r3, [fp, #-8]
   1709c:	ldr	ip, [fp, #-12]
   170a0:	str	r0, [fp, #-112]	; 0xffffff90
   170a4:	mov	r0, r2
   170a8:	str	r1, [fp, #-116]	; 0xffffff8c
   170ac:	mov	r1, r3
   170b0:	mov	r2, ip
   170b4:	bl	15100 <table_get_int64@@Base>
   170b8:	ldr	r2, [pc, #1348]	; 17604 <table_cell_to_buffer@@Base+0x890>
   170bc:	add	r2, pc, r2
   170c0:	mov	r3, sp
   170c4:	str	r1, [r3, #4]
   170c8:	str	r0, [r3]
   170cc:	ldr	r0, [pc, #1364]	; 17628 <table_cell_to_buffer@@Base+0x8b4>
   170d0:	add	r0, pc, r0
   170d4:	ldr	r1, [fp, #-112]	; 0xffffff90
   170d8:	str	r0, [fp, #-120]	; 0xffffff88
   170dc:	mov	r0, r1
   170e0:	ldr	r1, [fp, #-116]	; 0xffffff8c
   170e4:	ldr	r3, [fp, #-120]	; 0xffffff88
   170e8:	str	r2, [fp, #-124]	; 0xffffff84
   170ec:	mov	r2, r3
   170f0:	bl	11f80 <snprintf@plt>
   170f4:	b	175bc <table_cell_to_buffer@@Base+0x848>
   170f8:	ldr	r0, [fp, #-16]
   170fc:	ldr	r1, [fp, #8]
   17100:	ldr	r2, [fp, #-4]
   17104:	ldr	r3, [fp, #-8]
   17108:	ldr	ip, [fp, #-12]
   1710c:	str	r0, [fp, #-128]	; 0xffffff80
   17110:	mov	r0, r2
   17114:	str	r1, [fp, #-132]	; 0xffffff7c
   17118:	mov	r1, r3
   1711c:	mov	r2, ip
   17120:	bl	15144 <table_get_uint64@@Base>
   17124:	ldr	r2, [pc, #1236]	; 17600 <table_cell_to_buffer@@Base+0x88c>
   17128:	add	r2, pc, r2
   1712c:	mov	r3, sp
   17130:	str	r1, [r3, #4]
   17134:	str	r0, [r3]
   17138:	ldr	r0, [pc, #1260]	; 1762c <table_cell_to_buffer@@Base+0x8b8>
   1713c:	add	r0, pc, r0
   17140:	ldr	r1, [fp, #-128]	; 0xffffff80
   17144:	str	r0, [fp, #-136]	; 0xffffff78
   17148:	mov	r0, r1
   1714c:	ldr	r1, [fp, #-132]	; 0xffffff7c
   17150:	ldr	r3, [fp, #-136]	; 0xffffff78
   17154:	str	r2, [fp, #-140]	; 0xffffff74
   17158:	mov	r2, r3
   1715c:	bl	11f80 <snprintf@plt>
   17160:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17164:	ldr	r0, [fp, #-16]
   17168:	ldr	r1, [fp, #8]
   1716c:	ldr	r2, [fp, #-4]
   17170:	ldr	r3, [fp, #-8]
   17174:	ldr	ip, [fp, #-12]
   17178:	str	r0, [fp, #-144]	; 0xffffff70
   1717c:	mov	r0, r2
   17180:	str	r1, [sp, #148]	; 0x94
   17184:	mov	r1, r3
   17188:	mov	r2, ip
   1718c:	bl	15188 <table_get_short@@Base>
   17190:	ldr	r1, [pc, #1124]	; 175fc <table_cell_to_buffer@@Base+0x888>
   17194:	add	r2, pc, r1
   17198:	sxth	r3, r0
   1719c:	ldr	r0, [fp, #-144]	; 0xffffff70
   171a0:	ldr	r1, [sp, #148]	; 0x94
   171a4:	bl	11f80 <snprintf@plt>
   171a8:	b	175bc <table_cell_to_buffer@@Base+0x848>
   171ac:	ldr	r0, [fp, #-16]
   171b0:	ldr	r1, [fp, #8]
   171b4:	ldr	r2, [fp, #-4]
   171b8:	ldr	r3, [fp, #-8]
   171bc:	ldr	ip, [fp, #-12]
   171c0:	str	r0, [sp, #144]	; 0x90
   171c4:	mov	r0, r2
   171c8:	str	r1, [sp, #140]	; 0x8c
   171cc:	mov	r1, r3
   171d0:	mov	r2, ip
   171d4:	bl	151bc <table_get_ushort@@Base>
   171d8:	ldr	r1, [pc, #1048]	; 175f8 <table_cell_to_buffer@@Base+0x884>
   171dc:	add	r2, pc, r1
   171e0:	uxth	r3, r0
   171e4:	ldr	r0, [sp, #144]	; 0x90
   171e8:	ldr	r1, [sp, #140]	; 0x8c
   171ec:	bl	11f80 <snprintf@plt>
   171f0:	b	175bc <table_cell_to_buffer@@Base+0x848>
   171f4:	ldr	r0, [fp, #-16]
   171f8:	ldr	r1, [fp, #8]
   171fc:	ldr	r2, [fp, #-4]
   17200:	ldr	r3, [fp, #-8]
   17204:	ldr	ip, [fp, #-12]
   17208:	str	r0, [sp, #136]	; 0x88
   1720c:	mov	r0, r2
   17210:	str	r1, [sp, #132]	; 0x84
   17214:	mov	r1, r3
   17218:	mov	r2, ip
   1721c:	bl	151f0 <table_get_long@@Base>
   17220:	ldr	r1, [pc, #972]	; 175f4 <table_cell_to_buffer@@Base+0x880>
   17224:	add	r2, pc, r1
   17228:	ldr	r1, [sp, #136]	; 0x88
   1722c:	str	r0, [sp, #128]	; 0x80
   17230:	mov	r0, r1
   17234:	ldr	r1, [sp, #132]	; 0x84
   17238:	ldr	r3, [sp, #128]	; 0x80
   1723c:	bl	11f80 <snprintf@plt>
   17240:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17244:	ldr	r0, [fp, #-16]
   17248:	ldr	r1, [fp, #8]
   1724c:	ldr	r2, [fp, #-4]
   17250:	ldr	r3, [fp, #-8]
   17254:	ldr	ip, [fp, #-12]
   17258:	str	r0, [sp, #124]	; 0x7c
   1725c:	mov	r0, r2
   17260:	str	r1, [sp, #120]	; 0x78
   17264:	mov	r1, r3
   17268:	mov	r2, ip
   1726c:	bl	15224 <table_get_ulong@@Base>
   17270:	ldr	r1, [pc, #888]	; 175f0 <table_cell_to_buffer@@Base+0x87c>
   17274:	add	r2, pc, r1
   17278:	ldr	r1, [sp, #124]	; 0x7c
   1727c:	str	r0, [sp, #116]	; 0x74
   17280:	mov	r0, r1
   17284:	ldr	r1, [sp, #120]	; 0x78
   17288:	ldr	r3, [sp, #116]	; 0x74
   1728c:	bl	11f80 <snprintf@plt>
   17290:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17294:	ldr	r0, [fp, #-16]
   17298:	ldr	r1, [fp, #8]
   1729c:	ldr	r2, [fp, #-4]
   172a0:	ldr	r3, [fp, #-8]
   172a4:	ldr	ip, [fp, #-12]
   172a8:	str	r0, [sp, #112]	; 0x70
   172ac:	mov	r0, r2
   172b0:	str	r1, [sp, #108]	; 0x6c
   172b4:	mov	r1, r3
   172b8:	mov	r2, ip
   172bc:	bl	15258 <table_get_llong@@Base>
   172c0:	ldr	r2, [pc, #804]	; 175ec <table_cell_to_buffer@@Base+0x878>
   172c4:	add	r2, pc, r2
   172c8:	mov	r3, sp
   172cc:	str	r1, [r3, #4]
   172d0:	str	r0, [r3]
   172d4:	ldr	r0, [pc, #852]	; 17630 <table_cell_to_buffer@@Base+0x8bc>
   172d8:	add	r0, pc, r0
   172dc:	ldr	r1, [sp, #112]	; 0x70
   172e0:	str	r0, [sp, #104]	; 0x68
   172e4:	mov	r0, r1
   172e8:	ldr	r1, [sp, #108]	; 0x6c
   172ec:	ldr	r3, [sp, #104]	; 0x68
   172f0:	str	r2, [sp, #100]	; 0x64
   172f4:	mov	r2, r3
   172f8:	bl	11f80 <snprintf@plt>
   172fc:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17300:	ldr	r0, [fp, #-16]
   17304:	ldr	r1, [fp, #8]
   17308:	ldr	r2, [fp, #-4]
   1730c:	ldr	r3, [fp, #-8]
   17310:	ldr	ip, [fp, #-12]
   17314:	str	r0, [sp, #96]	; 0x60
   17318:	mov	r0, r2
   1731c:	str	r1, [sp, #92]	; 0x5c
   17320:	mov	r1, r3
   17324:	mov	r2, ip
   17328:	bl	1529c <table_get_ullong@@Base>
   1732c:	ldr	r2, [pc, #692]	; 175e8 <table_cell_to_buffer@@Base+0x874>
   17330:	add	r2, pc, r2
   17334:	mov	r3, sp
   17338:	str	r1, [r3, #4]
   1733c:	str	r0, [r3]
   17340:	ldr	r0, [pc, #748]	; 17634 <table_cell_to_buffer@@Base+0x8c0>
   17344:	add	r0, pc, r0
   17348:	ldr	r1, [sp, #96]	; 0x60
   1734c:	str	r0, [sp, #88]	; 0x58
   17350:	mov	r0, r1
   17354:	ldr	r1, [sp, #92]	; 0x5c
   17358:	ldr	r3, [sp, #88]	; 0x58
   1735c:	str	r2, [sp, #84]	; 0x54
   17360:	mov	r2, r3
   17364:	bl	11f80 <snprintf@plt>
   17368:	b	175bc <table_cell_to_buffer@@Base+0x848>
   1736c:	ldr	r0, [fp, #-16]
   17370:	ldr	r1, [fp, #8]
   17374:	ldr	r2, [fp, #-4]
   17378:	ldr	r3, [fp, #-8]
   1737c:	ldr	ip, [fp, #-12]
   17380:	str	r0, [sp, #80]	; 0x50
   17384:	mov	r0, r2
   17388:	str	r1, [sp, #76]	; 0x4c
   1738c:	mov	r1, r3
   17390:	mov	r2, ip
   17394:	bl	153e4 <table_get_string@@Base>
   17398:	ldr	r1, [pc, #580]	; 175e4 <table_cell_to_buffer@@Base+0x870>
   1739c:	add	r2, pc, r1
   173a0:	ldr	r1, [sp, #80]	; 0x50
   173a4:	str	r0, [sp, #72]	; 0x48
   173a8:	mov	r0, r1
   173ac:	ldr	r1, [sp, #76]	; 0x4c
   173b0:	ldr	r3, [sp, #72]	; 0x48
   173b4:	bl	11f80 <snprintf@plt>
   173b8:	b	175bc <table_cell_to_buffer@@Base+0x848>
   173bc:	ldr	r0, [fp, #-16]
   173c0:	ldr	r1, [fp, #8]
   173c4:	ldr	r2, [fp, #-4]
   173c8:	ldr	r3, [fp, #-8]
   173cc:	ldr	ip, [fp, #-12]
   173d0:	str	r0, [sp, #68]	; 0x44
   173d4:	mov	r0, r2
   173d8:	str	r1, [sp, #64]	; 0x40
   173dc:	mov	r1, r3
   173e0:	mov	r2, ip
   173e4:	bl	152e0 <table_get_float@@Base>
   173e8:	ldr	r0, [pc, #496]	; 175e0 <table_cell_to_buffer@@Base+0x86c>
   173ec:	add	r2, pc, r0
   173f0:	vcvt.f64.f32	d16, s0
   173f4:	ldr	r0, [sp, #68]	; 0x44
   173f8:	ldr	r1, [sp, #64]	; 0x40
   173fc:	vstr	d16, [sp]
   17400:	bl	11f80 <snprintf@plt>
   17404:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17408:	ldr	r0, [fp, #-16]
   1740c:	ldr	r1, [fp, #8]
   17410:	ldr	r2, [fp, #-4]
   17414:	ldr	r3, [fp, #-8]
   17418:	ldr	ip, [fp, #-12]
   1741c:	str	r0, [sp, #60]	; 0x3c
   17420:	mov	r0, r2
   17424:	str	r1, [sp, #56]	; 0x38
   17428:	mov	r1, r3
   1742c:	mov	r2, ip
   17430:	bl	15314 <table_get_double@@Base>
   17434:	ldr	r0, [pc, #416]	; 175dc <table_cell_to_buffer@@Base+0x868>
   17438:	add	r2, pc, r0
   1743c:	ldr	r0, [sp, #60]	; 0x3c
   17440:	ldr	r1, [sp, #56]	; 0x38
   17444:	vstr	d0, [sp]
   17448:	bl	11f80 <snprintf@plt>
   1744c:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17450:	ldr	r0, [fp, #-16]
   17454:	ldr	r1, [fp, #8]
   17458:	ldr	r2, [fp, #-4]
   1745c:	ldr	r3, [fp, #-8]
   17460:	ldr	ip, [fp, #-12]
   17464:	str	r0, [sp, #52]	; 0x34
   17468:	mov	r0, r2
   1746c:	str	r1, [sp, #48]	; 0x30
   17470:	mov	r1, r3
   17474:	mov	r2, ip
   17478:	bl	15348 <table_get_ldouble@@Base>
   1747c:	ldr	r0, [pc, #340]	; 175d8 <table_cell_to_buffer@@Base+0x864>
   17480:	add	r2, pc, r0
   17484:	ldr	r0, [sp, #52]	; 0x34
   17488:	ldr	r1, [sp, #48]	; 0x30
   1748c:	vstr	d0, [sp]
   17490:	bl	11f80 <snprintf@plt>
   17494:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17498:	ldr	r0, [fp, #-16]
   1749c:	ldr	r1, [fp, #8]
   174a0:	ldr	r2, [fp, #-4]
   174a4:	ldr	r3, [fp, #-8]
   174a8:	ldr	ip, [fp, #-12]
   174ac:	str	r0, [sp, #44]	; 0x2c
   174b0:	mov	r0, r2
   174b4:	str	r1, [sp, #40]	; 0x28
   174b8:	mov	r1, r3
   174bc:	mov	r2, ip
   174c0:	bl	14f28 <table_get_bool@@Base>
   174c4:	ldr	r1, [pc, #264]	; 175d4 <table_cell_to_buffer@@Base+0x860>
   174c8:	add	r2, pc, r1
   174cc:	and	r3, r0, #1
   174d0:	ldr	r0, [sp, #44]	; 0x2c
   174d4:	ldr	r1, [sp, #40]	; 0x28
   174d8:	bl	11f80 <snprintf@plt>
   174dc:	b	175bc <table_cell_to_buffer@@Base+0x848>
   174e0:	ldr	r0, [fp, #-16]
   174e4:	ldr	r1, [fp, #8]
   174e8:	ldr	r2, [fp, #-4]
   174ec:	ldr	r3, [fp, #-8]
   174f0:	ldr	ip, [fp, #-12]
   174f4:	str	r0, [sp, #36]	; 0x24
   174f8:	mov	r0, r2
   174fc:	str	r1, [sp, #32]
   17500:	mov	r1, r3
   17504:	mov	r2, ip
   17508:	bl	1537c <table_get_char@@Base>
   1750c:	ldr	r1, [pc, #188]	; 175d0 <table_cell_to_buffer@@Base+0x85c>
   17510:	add	r2, pc, r1
   17514:	and	r3, r0, #255	; 0xff
   17518:	ldr	r0, [sp, #36]	; 0x24
   1751c:	ldr	r1, [sp, #32]
   17520:	bl	11f80 <snprintf@plt>
   17524:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17528:	ldr	r0, [fp, #-16]
   1752c:	ldr	r1, [fp, #8]
   17530:	ldr	r2, [fp, #-4]
   17534:	ldr	r3, [fp, #-8]
   17538:	ldr	ip, [fp, #-12]
   1753c:	str	r0, [sp, #28]
   17540:	mov	r0, r2
   17544:	str	r1, [sp, #24]
   17548:	mov	r1, r3
   1754c:	mov	r2, ip
   17550:	bl	153b0 <table_get_uchar@@Base>
   17554:	ldr	r1, [pc, #112]	; 175cc <table_cell_to_buffer@@Base+0x858>
   17558:	add	r2, pc, r1
   1755c:	and	r3, r0, #255	; 0xff
   17560:	ldr	r0, [sp, #28]
   17564:	ldr	r1, [sp, #24]
   17568:	bl	11f80 <snprintf@plt>
   1756c:	b	175bc <table_cell_to_buffer@@Base+0x848>
   17570:	ldr	r0, [fp, #-16]
   17574:	ldr	r1, [fp, #8]
   17578:	ldr	r2, [fp, #-4]
   1757c:	ldr	r3, [fp, #-8]
   17580:	ldr	ip, [fp, #-12]
   17584:	str	r0, [sp, #20]
   17588:	mov	r0, r2
   1758c:	str	r1, [sp, #16]
   17590:	mov	r1, r3
   17594:	mov	r2, ip
   17598:	bl	15414 <table_get_ptr@@Base>
   1759c:	ldr	r1, [pc, #36]	; 175c8 <table_cell_to_buffer@@Base+0x854>
   175a0:	add	r2, pc, r1
   175a4:	ldr	r1, [sp, #20]
   175a8:	str	r0, [sp, #12]
   175ac:	mov	r0, r1
   175b0:	ldr	r1, [sp, #16]
   175b4:	ldr	r3, [sp, #12]
   175b8:	bl	11f80 <snprintf@plt>
   175bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   175c0:	mov	sp, fp
   175c4:	pop	{fp, pc}
   175c8:	andeq	r0, r0, r1, asr #26
   175cc:	andeq	r0, r0, r6, lsl #27
   175d0:	andeq	r0, r0, lr, asr #27
   175d4:	andeq	r0, r0, r8, ror #27
   175d8:	andeq	r0, r0, sl, asr lr
   175dc:	muleq	r0, lr, lr
   175e0:	andeq	r0, r0, r7, ror #29
   175e4:	andeq	r0, r0, r4, lsr pc
   175e8:	andeq	r0, r0, fp, lsl #31
   175ec:	strdeq	r0, [r0], -r2
   175f0:	andeq	r1, r0, r8, asr r0
   175f4:	andeq	r1, r0, r4, lsr #1
   175f8:	andeq	r1, r0, r8, ror #1
   175fc:	andeq	r1, r0, ip, lsr #2
   17600:	muleq	r0, r3, r1
   17604:	strdeq	r1, [r0], -sl
   17608:	andeq	r1, r0, r7, asr #4
   1760c:	muleq	r0, r4, r2
   17610:	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   17614:	andeq	r1, r0, r4, lsr #6
   17618:	andeq	r1, r0, pc, ror #6
   1761c:			; <UNDEFINED> instruction: 0x000013b4
   17620:	andeq	r1, r0, r7, lsl #8
   17624:	andeq	r1, r0, r4, asr r4
   17628:	andeq	r1, r0, r6, ror #3
   1762c:	andeq	r1, r0, pc, ror r1
   17630:	ldrdeq	r0, [r0], -lr
   17634:	andeq	r0, r0, r7, ror pc

00017638 <table_cell_from_buffer@@Base>:
   17638:	push	{r4, r5, fp, lr}
   1763c:	add	fp, sp, #8
   17640:	sub	sp, sp, #520	; 0x208
   17644:	str	r0, [fp, #-12]
   17648:	str	r1, [fp, #-16]
   1764c:	str	r2, [fp, #-20]	; 0xffffffec
   17650:	str	r3, [fp, #-24]	; 0xffffffe8
   17654:	mov	r0, #0
   17658:	str	r0, [fp, #-28]	; 0xffffffe4
   1765c:	ldr	r0, [fp, #-12]
   17660:	ldr	r1, [fp, #-20]	; 0xffffffec
   17664:	bl	13344 <table_get_column_data_type@@Base>
   17668:	mov	r1, r0
   1766c:	cmp	r0, #23
   17670:	str	r1, [sp, #8]
   17674:	bhi	18178 <table_cell_from_buffer@@Base+0xb40>
   17678:	add	r0, pc, #8
   1767c:	ldr	r1, [sp, #8]
   17680:	ldr	r2, [r0, r1, lsl #2]
   17684:	add	pc, r0, r2
   17688:	andeq	r0, r0, r0, rrx
   1768c:	andeq	r0, r0, ip, asr #1
   17690:	andeq	r0, r0, r8, lsr r1
   17694:	andeq	r0, r0, r4, lsr #3
   17698:	andeq	r0, r0, r0, lsl r2
   1769c:	andeq	r0, r0, ip, ror r2
   176a0:	andeq	r0, r0, r8, ror #5
   176a4:	andeq	r0, r0, r4, asr r3
   176a8:	andeq	r0, r0, r0, asr #7
   176ac:	andeq	r0, r0, ip, lsr r4
   176b0:			; <UNDEFINED> instruction: 0x000004b8
   176b4:	andeq	r0, r0, r4, lsr #10
   176b8:	muleq	r0, r0, r5
   176bc:	strdeq	r0, [r0], -ip
   176c0:	andeq	r0, r0, r8, ror #12
   176c4:	andeq	r0, r0, r4, ror #13
   176c8:	andeq	r0, r0, ip, asr #15
   176cc:	andeq	r0, r0, r8, lsr r8
   176d0:	andeq	r0, r0, r4, lsr #17
   176d4:	andeq	r0, r0, ip, lsr #19
   176d8:	andeq	r0, r0, r8, lsl sl
   176dc:	andeq	r0, r0, r0, ror #14
   176e0:	andeq	r0, r0, r0, lsl r9
   176e4:	andeq	r0, r0, r4, lsl #21
   176e8:	ldr	r0, [pc, #2800]	; 181e0 <table_cell_from_buffer@@Base+0xba8>
   176ec:	add	r1, pc, r0
   176f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176f4:	sub	r2, fp, #32
   176f8:	bl	11f8c <__isoc99_sscanf@plt>
   176fc:	str	r0, [fp, #-36]	; 0xffffffdc
   17700:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17704:	mvn	r1, #0
   17708:	cmp	r1, r0
   1770c:	bne	1771c <table_cell_from_buffer@@Base+0xe4>
   17710:	mvn	r0, #0
   17714:	str	r0, [fp, #-28]	; 0xffffffe4
   17718:	b	17750 <table_cell_from_buffer@@Base+0x118>
   1771c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17720:	movw	r1, #1
   17724:	cmp	r1, r0
   17728:	beq	17738 <table_cell_from_buffer@@Base+0x100>
   1772c:	mvn	r0, #0
   17730:	str	r0, [fp, #-28]	; 0xffffffe4
   17734:	b	1774c <table_cell_from_buffer@@Base+0x114>
   17738:	ldr	r0, [fp, #-12]
   1773c:	ldr	r1, [fp, #-16]
   17740:	ldr	r2, [fp, #-20]	; 0xffffffec
   17744:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17748:	bl	16688 <table_set_int@@Base>
   1774c:	b	17750 <table_cell_from_buffer@@Base+0x118>
   17750:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17754:	ldr	r0, [pc, #2688]	; 181dc <table_cell_from_buffer@@Base+0xba4>
   17758:	add	r1, pc, r0
   1775c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17760:	sub	r2, fp, #40	; 0x28
   17764:	bl	11f8c <__isoc99_sscanf@plt>
   17768:	str	r0, [fp, #-44]	; 0xffffffd4
   1776c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17770:	mvn	r1, #0
   17774:	cmp	r1, r0
   17778:	bne	17788 <table_cell_from_buffer@@Base+0x150>
   1777c:	mvn	r0, #0
   17780:	str	r0, [fp, #-28]	; 0xffffffe4
   17784:	b	177bc <table_cell_from_buffer@@Base+0x184>
   17788:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1778c:	movw	r1, #1
   17790:	cmp	r1, r0
   17794:	beq	177a4 <table_cell_from_buffer@@Base+0x16c>
   17798:	mvn	r0, #0
   1779c:	str	r0, [fp, #-28]	; 0xffffffe4
   177a0:	b	177b8 <table_cell_from_buffer@@Base+0x180>
   177a4:	ldr	r0, [fp, #-12]
   177a8:	ldr	r1, [fp, #-16]
   177ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   177b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   177b4:	bl	166c8 <table_set_uint@@Base>
   177b8:	b	177bc <table_cell_from_buffer@@Base+0x184>
   177bc:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   177c0:	ldr	r0, [pc, #2576]	; 181d8 <table_cell_from_buffer@@Base+0xba0>
   177c4:	add	r1, pc, r0
   177c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177cc:	sub	r2, fp, #45	; 0x2d
   177d0:	bl	11f8c <__isoc99_sscanf@plt>
   177d4:	str	r0, [fp, #-52]	; 0xffffffcc
   177d8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   177dc:	mvn	r1, #0
   177e0:	cmp	r1, r0
   177e4:	bne	177f4 <table_cell_from_buffer@@Base+0x1bc>
   177e8:	mvn	r0, #0
   177ec:	str	r0, [fp, #-28]	; 0xffffffe4
   177f0:	b	17828 <table_cell_from_buffer@@Base+0x1f0>
   177f4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   177f8:	movw	r1, #1
   177fc:	cmp	r1, r0
   17800:	beq	17810 <table_cell_from_buffer@@Base+0x1d8>
   17804:	mvn	r0, #0
   17808:	str	r0, [fp, #-28]	; 0xffffffe4
   1780c:	b	17824 <table_cell_from_buffer@@Base+0x1ec>
   17810:	ldr	r0, [fp, #-12]
   17814:	ldr	r1, [fp, #-16]
   17818:	ldr	r2, [fp, #-20]	; 0xffffffec
   1781c:	ldrsb	r3, [fp, #-45]	; 0xffffffd3
   17820:	bl	16708 <table_set_int8@@Base>
   17824:	b	17828 <table_cell_from_buffer@@Base+0x1f0>
   17828:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   1782c:	ldr	r0, [pc, #2464]	; 181d4 <table_cell_from_buffer@@Base+0xb9c>
   17830:	add	r1, pc, r0
   17834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17838:	sub	r2, fp, #53	; 0x35
   1783c:	bl	11f8c <__isoc99_sscanf@plt>
   17840:	str	r0, [fp, #-60]	; 0xffffffc4
   17844:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17848:	mvn	r1, #0
   1784c:	cmp	r1, r0
   17850:	bne	17860 <table_cell_from_buffer@@Base+0x228>
   17854:	mvn	r0, #0
   17858:	str	r0, [fp, #-28]	; 0xffffffe4
   1785c:	b	17894 <table_cell_from_buffer@@Base+0x25c>
   17860:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17864:	movw	r1, #1
   17868:	cmp	r1, r0
   1786c:	beq	1787c <table_cell_from_buffer@@Base+0x244>
   17870:	mvn	r0, #0
   17874:	str	r0, [fp, #-28]	; 0xffffffe4
   17878:	b	17890 <table_cell_from_buffer@@Base+0x258>
   1787c:	ldr	r0, [fp, #-12]
   17880:	ldr	r1, [fp, #-16]
   17884:	ldr	r2, [fp, #-20]	; 0xffffffec
   17888:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   1788c:	bl	16748 <table_set_uint8@@Base>
   17890:	b	17894 <table_cell_from_buffer@@Base+0x25c>
   17894:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17898:	ldr	r0, [pc, #2352]	; 181d0 <table_cell_from_buffer@@Base+0xb98>
   1789c:	add	r1, pc, r0
   178a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178a4:	sub	r2, fp, #62	; 0x3e
   178a8:	bl	11f8c <__isoc99_sscanf@plt>
   178ac:	str	r0, [fp, #-68]	; 0xffffffbc
   178b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   178b4:	mvn	r1, #0
   178b8:	cmp	r1, r0
   178bc:	bne	178cc <table_cell_from_buffer@@Base+0x294>
   178c0:	mvn	r0, #0
   178c4:	str	r0, [fp, #-28]	; 0xffffffe4
   178c8:	b	17900 <table_cell_from_buffer@@Base+0x2c8>
   178cc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   178d0:	movw	r1, #1
   178d4:	cmp	r1, r0
   178d8:	beq	178e8 <table_cell_from_buffer@@Base+0x2b0>
   178dc:	mvn	r0, #0
   178e0:	str	r0, [fp, #-28]	; 0xffffffe4
   178e4:	b	178fc <table_cell_from_buffer@@Base+0x2c4>
   178e8:	ldr	r0, [fp, #-12]
   178ec:	ldr	r1, [fp, #-16]
   178f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   178f4:	ldrsh	r3, [fp, #-62]	; 0xffffffc2
   178f8:	bl	16788 <table_set_int16@@Base>
   178fc:	b	17900 <table_cell_from_buffer@@Base+0x2c8>
   17900:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17904:	ldr	r0, [pc, #2240]	; 181cc <table_cell_from_buffer@@Base+0xb94>
   17908:	add	r1, pc, r0
   1790c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17910:	sub	r2, fp, #70	; 0x46
   17914:	bl	11f8c <__isoc99_sscanf@plt>
   17918:	str	r0, [fp, #-76]	; 0xffffffb4
   1791c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17920:	mvn	r1, #0
   17924:	cmp	r1, r0
   17928:	bne	17938 <table_cell_from_buffer@@Base+0x300>
   1792c:	mvn	r0, #0
   17930:	str	r0, [fp, #-28]	; 0xffffffe4
   17934:	b	1796c <table_cell_from_buffer@@Base+0x334>
   17938:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1793c:	movw	r1, #1
   17940:	cmp	r1, r0
   17944:	beq	17954 <table_cell_from_buffer@@Base+0x31c>
   17948:	mvn	r0, #0
   1794c:	str	r0, [fp, #-28]	; 0xffffffe4
   17950:	b	17968 <table_cell_from_buffer@@Base+0x330>
   17954:	ldr	r0, [fp, #-12]
   17958:	ldr	r1, [fp, #-16]
   1795c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17960:	ldrh	r3, [fp, #-70]	; 0xffffffba
   17964:	bl	167c8 <table_set_uint16@@Base>
   17968:	b	1796c <table_cell_from_buffer@@Base+0x334>
   1796c:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17970:	ldr	r0, [pc, #2128]	; 181c8 <table_cell_from_buffer@@Base+0xb90>
   17974:	add	r1, pc, r0
   17978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1797c:	sub	r2, fp, #80	; 0x50
   17980:	bl	11f8c <__isoc99_sscanf@plt>
   17984:	str	r0, [fp, #-84]	; 0xffffffac
   17988:	ldr	r0, [fp, #-84]	; 0xffffffac
   1798c:	mvn	r1, #0
   17990:	cmp	r1, r0
   17994:	bne	179a4 <table_cell_from_buffer@@Base+0x36c>
   17998:	mvn	r0, #0
   1799c:	str	r0, [fp, #-28]	; 0xffffffe4
   179a0:	b	179d8 <table_cell_from_buffer@@Base+0x3a0>
   179a4:	ldr	r0, [fp, #-84]	; 0xffffffac
   179a8:	movw	r1, #1
   179ac:	cmp	r1, r0
   179b0:	beq	179c0 <table_cell_from_buffer@@Base+0x388>
   179b4:	mvn	r0, #0
   179b8:	str	r0, [fp, #-28]	; 0xffffffe4
   179bc:	b	179d4 <table_cell_from_buffer@@Base+0x39c>
   179c0:	ldr	r0, [fp, #-12]
   179c4:	ldr	r1, [fp, #-16]
   179c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   179cc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   179d0:	bl	16808 <table_set_int32@@Base>
   179d4:	b	179d8 <table_cell_from_buffer@@Base+0x3a0>
   179d8:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   179dc:	ldr	r0, [pc, #2016]	; 181c4 <table_cell_from_buffer@@Base+0xb8c>
   179e0:	add	r1, pc, r0
   179e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179e8:	sub	r2, fp, #88	; 0x58
   179ec:	bl	11f8c <__isoc99_sscanf@plt>
   179f0:	str	r0, [fp, #-92]	; 0xffffffa4
   179f4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   179f8:	mvn	r1, #0
   179fc:	cmp	r1, r0
   17a00:	bne	17a10 <table_cell_from_buffer@@Base+0x3d8>
   17a04:	mvn	r0, #0
   17a08:	str	r0, [fp, #-28]	; 0xffffffe4
   17a0c:	b	17a44 <table_cell_from_buffer@@Base+0x40c>
   17a10:	ldr	r0, [fp, #-92]	; 0xffffffa4
   17a14:	movw	r1, #1
   17a18:	cmp	r1, r0
   17a1c:	beq	17a2c <table_cell_from_buffer@@Base+0x3f4>
   17a20:	mvn	r0, #0
   17a24:	str	r0, [fp, #-28]	; 0xffffffe4
   17a28:	b	17a40 <table_cell_from_buffer@@Base+0x408>
   17a2c:	ldr	r0, [fp, #-12]
   17a30:	ldr	r1, [fp, #-16]
   17a34:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a38:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17a3c:	bl	16848 <table_set_uint32@@Base>
   17a40:	b	17a44 <table_cell_from_buffer@@Base+0x40c>
   17a44:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17a48:	ldr	r0, [pc, #1904]	; 181c0 <table_cell_from_buffer@@Base+0xb88>
   17a4c:	add	r1, pc, r0
   17a50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a54:	sub	r2, fp, #104	; 0x68
   17a58:	bl	11f8c <__isoc99_sscanf@plt>
   17a5c:	str	r0, [fp, #-108]	; 0xffffff94
   17a60:	ldr	r0, [fp, #-108]	; 0xffffff94
   17a64:	mvn	r1, #0
   17a68:	cmp	r1, r0
   17a6c:	bne	17a7c <table_cell_from_buffer@@Base+0x444>
   17a70:	mvn	r0, #0
   17a74:	str	r0, [fp, #-28]	; 0xffffffe4
   17a78:	b	17ac0 <table_cell_from_buffer@@Base+0x488>
   17a7c:	ldr	r0, [fp, #-108]	; 0xffffff94
   17a80:	movw	r1, #1
   17a84:	cmp	r1, r0
   17a88:	beq	17a98 <table_cell_from_buffer@@Base+0x460>
   17a8c:	mvn	r0, #0
   17a90:	str	r0, [fp, #-28]	; 0xffffffe4
   17a94:	b	17abc <table_cell_from_buffer@@Base+0x484>
   17a98:	ldr	r0, [fp, #-12]
   17a9c:	ldr	r1, [fp, #-16]
   17aa0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17aa4:	ldr	r3, [fp, #-104]	; 0xffffff98
   17aa8:	ldr	ip, [fp, #-100]	; 0xffffff9c
   17aac:	mov	lr, sp
   17ab0:	str	ip, [lr, #4]
   17ab4:	str	r3, [lr]
   17ab8:	bl	16888 <table_set_int64@@Base>
   17abc:	b	17ac0 <table_cell_from_buffer@@Base+0x488>
   17ac0:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17ac4:	ldr	r0, [pc, #1776]	; 181bc <table_cell_from_buffer@@Base+0xb84>
   17ac8:	add	r1, pc, r0
   17acc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ad0:	sub	r2, fp, #120	; 0x78
   17ad4:	bl	11f8c <__isoc99_sscanf@plt>
   17ad8:	str	r0, [fp, #-124]	; 0xffffff84
   17adc:	ldr	r0, [fp, #-124]	; 0xffffff84
   17ae0:	mvn	r1, #0
   17ae4:	cmp	r1, r0
   17ae8:	bne	17af8 <table_cell_from_buffer@@Base+0x4c0>
   17aec:	mvn	r0, #0
   17af0:	str	r0, [fp, #-28]	; 0xffffffe4
   17af4:	b	17b3c <table_cell_from_buffer@@Base+0x504>
   17af8:	ldr	r0, [fp, #-124]	; 0xffffff84
   17afc:	movw	r1, #1
   17b00:	cmp	r1, r0
   17b04:	beq	17b14 <table_cell_from_buffer@@Base+0x4dc>
   17b08:	mvn	r0, #0
   17b0c:	str	r0, [fp, #-28]	; 0xffffffe4
   17b10:	b	17b38 <table_cell_from_buffer@@Base+0x500>
   17b14:	ldr	r0, [fp, #-12]
   17b18:	ldr	r1, [fp, #-16]
   17b1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b20:	ldr	r3, [fp, #-120]	; 0xffffff88
   17b24:	ldr	ip, [fp, #-116]	; 0xffffff8c
   17b28:	mov	lr, sp
   17b2c:	str	ip, [lr, #4]
   17b30:	str	r3, [lr]
   17b34:	bl	168d4 <table_set_uint64@@Base>
   17b38:	b	17b3c <table_cell_from_buffer@@Base+0x504>
   17b3c:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17b40:	ldr	r0, [pc, #1648]	; 181b8 <table_cell_from_buffer@@Base+0xb80>
   17b44:	add	r1, pc, r0
   17b48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b4c:	sub	r2, fp, #126	; 0x7e
   17b50:	bl	11f8c <__isoc99_sscanf@plt>
   17b54:	str	r0, [fp, #-132]	; 0xffffff7c
   17b58:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17b5c:	mvn	r1, #0
   17b60:	cmp	r1, r0
   17b64:	bne	17b74 <table_cell_from_buffer@@Base+0x53c>
   17b68:	mvn	r0, #0
   17b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   17b70:	b	17ba8 <table_cell_from_buffer@@Base+0x570>
   17b74:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17b78:	movw	r1, #1
   17b7c:	cmp	r1, r0
   17b80:	beq	17b90 <table_cell_from_buffer@@Base+0x558>
   17b84:	mvn	r0, #0
   17b88:	str	r0, [fp, #-28]	; 0xffffffe4
   17b8c:	b	17ba4 <table_cell_from_buffer@@Base+0x56c>
   17b90:	ldr	r0, [fp, #-12]
   17b94:	ldr	r1, [fp, #-16]
   17b98:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b9c:	ldrsh	r3, [fp, #-126]	; 0xffffff82
   17ba0:	bl	16920 <table_set_short@@Base>
   17ba4:	b	17ba8 <table_cell_from_buffer@@Base+0x570>
   17ba8:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17bac:	ldr	r0, [pc, #1536]	; 181b4 <table_cell_from_buffer@@Base+0xb7c>
   17bb0:	add	r1, pc, r0
   17bb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bb8:	sub	r2, fp, #134	; 0x86
   17bbc:	bl	11f8c <__isoc99_sscanf@plt>
   17bc0:	str	r0, [fp, #-140]	; 0xffffff74
   17bc4:	ldr	r0, [fp, #-140]	; 0xffffff74
   17bc8:	mvn	r1, #0
   17bcc:	cmp	r1, r0
   17bd0:	bne	17be0 <table_cell_from_buffer@@Base+0x5a8>
   17bd4:	mvn	r0, #0
   17bd8:	str	r0, [fp, #-28]	; 0xffffffe4
   17bdc:	b	17c14 <table_cell_from_buffer@@Base+0x5dc>
   17be0:	ldr	r0, [fp, #-140]	; 0xffffff74
   17be4:	movw	r1, #1
   17be8:	cmp	r1, r0
   17bec:	beq	17bfc <table_cell_from_buffer@@Base+0x5c4>
   17bf0:	mvn	r0, #0
   17bf4:	str	r0, [fp, #-28]	; 0xffffffe4
   17bf8:	b	17c10 <table_cell_from_buffer@@Base+0x5d8>
   17bfc:	ldr	r0, [fp, #-12]
   17c00:	ldr	r1, [fp, #-16]
   17c04:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c08:	ldrh	r3, [fp, #-134]	; 0xffffff7a
   17c0c:	bl	16960 <table_set_ushort@@Base>
   17c10:	b	17c14 <table_cell_from_buffer@@Base+0x5dc>
   17c14:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17c18:	ldr	r0, [pc, #1424]	; 181b0 <table_cell_from_buffer@@Base+0xb78>
   17c1c:	add	r1, pc, r0
   17c20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c24:	sub	r2, fp, #144	; 0x90
   17c28:	bl	11f8c <__isoc99_sscanf@plt>
   17c2c:	str	r0, [fp, #-148]	; 0xffffff6c
   17c30:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17c34:	mvn	r1, #0
   17c38:	cmp	r1, r0
   17c3c:	bne	17c4c <table_cell_from_buffer@@Base+0x614>
   17c40:	mvn	r0, #0
   17c44:	str	r0, [fp, #-28]	; 0xffffffe4
   17c48:	b	17c80 <table_cell_from_buffer@@Base+0x648>
   17c4c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17c50:	movw	r1, #1
   17c54:	cmp	r1, r0
   17c58:	beq	17c68 <table_cell_from_buffer@@Base+0x630>
   17c5c:	mvn	r0, #0
   17c60:	str	r0, [fp, #-28]	; 0xffffffe4
   17c64:	b	17c7c <table_cell_from_buffer@@Base+0x644>
   17c68:	ldr	r0, [fp, #-12]
   17c6c:	ldr	r1, [fp, #-16]
   17c70:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c74:	ldr	r3, [fp, #-144]	; 0xffffff70
   17c78:	bl	169a0 <table_set_long@@Base>
   17c7c:	b	17c80 <table_cell_from_buffer@@Base+0x648>
   17c80:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17c84:	ldr	r0, [pc, #1312]	; 181ac <table_cell_from_buffer@@Base+0xb74>
   17c88:	add	r1, pc, r0
   17c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c90:	sub	r2, fp, #152	; 0x98
   17c94:	bl	11f8c <__isoc99_sscanf@plt>
   17c98:	str	r0, [fp, #-156]	; 0xffffff64
   17c9c:	ldr	r0, [fp, #-156]	; 0xffffff64
   17ca0:	mvn	r1, #0
   17ca4:	cmp	r1, r0
   17ca8:	bne	17cb8 <table_cell_from_buffer@@Base+0x680>
   17cac:	mvn	r0, #0
   17cb0:	str	r0, [fp, #-28]	; 0xffffffe4
   17cb4:	b	17cec <table_cell_from_buffer@@Base+0x6b4>
   17cb8:	ldr	r0, [fp, #-156]	; 0xffffff64
   17cbc:	movw	r1, #1
   17cc0:	cmp	r1, r0
   17cc4:	beq	17cd4 <table_cell_from_buffer@@Base+0x69c>
   17cc8:	mvn	r0, #0
   17ccc:	str	r0, [fp, #-28]	; 0xffffffe4
   17cd0:	b	17ce8 <table_cell_from_buffer@@Base+0x6b0>
   17cd4:	ldr	r0, [fp, #-12]
   17cd8:	ldr	r1, [fp, #-16]
   17cdc:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ce0:	ldr	r3, [fp, #-152]	; 0xffffff68
   17ce4:	bl	169e0 <table_set_ulong@@Base>
   17ce8:	b	17cec <table_cell_from_buffer@@Base+0x6b4>
   17cec:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17cf0:	ldr	r0, [pc, #1200]	; 181a8 <table_cell_from_buffer@@Base+0xb70>
   17cf4:	add	r1, pc, r0
   17cf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cfc:	sub	r2, fp, #168	; 0xa8
   17d00:	bl	11f8c <__isoc99_sscanf@plt>
   17d04:	str	r0, [fp, #-172]	; 0xffffff54
   17d08:	ldr	r0, [fp, #-172]	; 0xffffff54
   17d0c:	mvn	r1, #0
   17d10:	cmp	r1, r0
   17d14:	bne	17d24 <table_cell_from_buffer@@Base+0x6ec>
   17d18:	mvn	r0, #0
   17d1c:	str	r0, [fp, #-28]	; 0xffffffe4
   17d20:	b	17d68 <table_cell_from_buffer@@Base+0x730>
   17d24:	ldr	r0, [fp, #-172]	; 0xffffff54
   17d28:	movw	r1, #1
   17d2c:	cmp	r1, r0
   17d30:	beq	17d40 <table_cell_from_buffer@@Base+0x708>
   17d34:	mvn	r0, #0
   17d38:	str	r0, [fp, #-28]	; 0xffffffe4
   17d3c:	b	17d64 <table_cell_from_buffer@@Base+0x72c>
   17d40:	ldr	r0, [fp, #-12]
   17d44:	ldr	r1, [fp, #-16]
   17d48:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d4c:	ldr	r3, [fp, #-168]	; 0xffffff58
   17d50:	ldr	ip, [fp, #-164]	; 0xffffff5c
   17d54:	mov	lr, sp
   17d58:	str	ip, [lr, #4]
   17d5c:	str	r3, [lr]
   17d60:	bl	16a20 <table_set_llong@@Base>
   17d64:	b	17d68 <table_cell_from_buffer@@Base+0x730>
   17d68:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17d6c:	ldr	r0, [pc, #1072]	; 181a4 <table_cell_from_buffer@@Base+0xb6c>
   17d70:	add	r1, pc, r0
   17d74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d78:	sub	r2, fp, #184	; 0xb8
   17d7c:	bl	11f8c <__isoc99_sscanf@plt>
   17d80:	str	r0, [fp, #-188]	; 0xffffff44
   17d84:	ldr	r0, [fp, #-188]	; 0xffffff44
   17d88:	mvn	r1, #0
   17d8c:	cmp	r1, r0
   17d90:	bne	17da0 <table_cell_from_buffer@@Base+0x768>
   17d94:	mvn	r0, #0
   17d98:	str	r0, [fp, #-28]	; 0xffffffe4
   17d9c:	b	17de4 <table_cell_from_buffer@@Base+0x7ac>
   17da0:	ldr	r0, [fp, #-188]	; 0xffffff44
   17da4:	movw	r1, #1
   17da8:	cmp	r1, r0
   17dac:	beq	17dbc <table_cell_from_buffer@@Base+0x784>
   17db0:	mvn	r0, #0
   17db4:	str	r0, [fp, #-28]	; 0xffffffe4
   17db8:	b	17de0 <table_cell_from_buffer@@Base+0x7a8>
   17dbc:	ldr	r0, [fp, #-12]
   17dc0:	ldr	r1, [fp, #-16]
   17dc4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17dc8:	ldr	r3, [fp, #-184]	; 0xffffff48
   17dcc:	ldr	ip, [fp, #-180]	; 0xffffff4c
   17dd0:	mov	lr, sp
   17dd4:	str	ip, [lr, #4]
   17dd8:	str	r3, [lr]
   17ddc:	bl	16a6c <table_set_ullong@@Base>
   17de0:	b	17de4 <table_cell_from_buffer@@Base+0x7ac>
   17de4:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17de8:	ldr	r0, [pc, #944]	; 181a0 <table_cell_from_buffer@@Base+0xb68>
   17dec:	add	r1, pc, r0
   17df0:	add	r2, sp, #84	; 0x54
   17df4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17df8:	bl	11f8c <__isoc99_sscanf@plt>
   17dfc:	str	r0, [sp, #80]	; 0x50
   17e00:	ldr	r0, [sp, #80]	; 0x50
   17e04:	mvn	r1, #0
   17e08:	cmp	r1, r0
   17e0c:	bne	17e1c <table_cell_from_buffer@@Base+0x7e4>
   17e10:	mvn	r0, #0
   17e14:	str	r0, [fp, #-28]	; 0xffffffe4
   17e18:	b	17e50 <table_cell_from_buffer@@Base+0x818>
   17e1c:	ldr	r0, [sp, #80]	; 0x50
   17e20:	movw	r1, #1
   17e24:	cmp	r1, r0
   17e28:	beq	17e38 <table_cell_from_buffer@@Base+0x800>
   17e2c:	mvn	r0, #0
   17e30:	str	r0, [fp, #-28]	; 0xffffffe4
   17e34:	b	17e4c <table_cell_from_buffer@@Base+0x814>
   17e38:	add	r3, sp, #84	; 0x54
   17e3c:	ldr	r0, [fp, #-12]
   17e40:	ldr	r1, [fp, #-16]
   17e44:	ldr	r2, [fp, #-20]	; 0xffffffec
   17e48:	bl	16b78 <table_set_string@@Base>
   17e4c:	b	17e50 <table_cell_from_buffer@@Base+0x818>
   17e50:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17e54:	ldr	r0, [pc, #832]	; 1819c <table_cell_from_buffer@@Base+0xb64>
   17e58:	add	r1, pc, r0
   17e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e60:	add	r2, sp, #76	; 0x4c
   17e64:	bl	11f8c <__isoc99_sscanf@plt>
   17e68:	str	r0, [sp, #72]	; 0x48
   17e6c:	ldr	r0, [sp, #72]	; 0x48
   17e70:	mvn	r1, #0
   17e74:	cmp	r1, r0
   17e78:	bne	17e88 <table_cell_from_buffer@@Base+0x850>
   17e7c:	mvn	r0, #0
   17e80:	str	r0, [fp, #-28]	; 0xffffffe4
   17e84:	b	17ebc <table_cell_from_buffer@@Base+0x884>
   17e88:	ldr	r0, [sp, #72]	; 0x48
   17e8c:	movw	r1, #1
   17e90:	cmp	r1, r0
   17e94:	beq	17ea4 <table_cell_from_buffer@@Base+0x86c>
   17e98:	mvn	r0, #0
   17e9c:	str	r0, [fp, #-28]	; 0xffffffe4
   17ea0:	b	17eb8 <table_cell_from_buffer@@Base+0x880>
   17ea4:	ldr	r0, [fp, #-12]
   17ea8:	ldr	r1, [fp, #-16]
   17eac:	ldr	r2, [fp, #-20]	; 0xffffffec
   17eb0:	vldr	s0, [sp, #76]	; 0x4c
   17eb4:	bl	16ab8 <table_set_float@@Base>
   17eb8:	b	17ebc <table_cell_from_buffer@@Base+0x884>
   17ebc:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17ec0:	ldr	r0, [pc, #720]	; 18198 <table_cell_from_buffer@@Base+0xb60>
   17ec4:	add	r1, pc, r0
   17ec8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ecc:	add	r2, sp, #64	; 0x40
   17ed0:	bl	11f8c <__isoc99_sscanf@plt>
   17ed4:	str	r0, [sp, #60]	; 0x3c
   17ed8:	ldr	r0, [sp, #60]	; 0x3c
   17edc:	mvn	r1, #0
   17ee0:	cmp	r1, r0
   17ee4:	bne	17ef4 <table_cell_from_buffer@@Base+0x8bc>
   17ee8:	mvn	r0, #0
   17eec:	str	r0, [fp, #-28]	; 0xffffffe4
   17ef0:	b	17f28 <table_cell_from_buffer@@Base+0x8f0>
   17ef4:	ldr	r0, [sp, #60]	; 0x3c
   17ef8:	movw	r1, #1
   17efc:	cmp	r1, r0
   17f00:	beq	17f10 <table_cell_from_buffer@@Base+0x8d8>
   17f04:	mvn	r0, #0
   17f08:	str	r0, [fp, #-28]	; 0xffffffe4
   17f0c:	b	17f24 <table_cell_from_buffer@@Base+0x8ec>
   17f10:	ldr	r0, [fp, #-12]
   17f14:	ldr	r1, [fp, #-16]
   17f18:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f1c:	vldr	d0, [sp, #64]	; 0x40
   17f20:	bl	16af8 <table_set_double@@Base>
   17f24:	b	17f28 <table_cell_from_buffer@@Base+0x8f0>
   17f28:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17f2c:	ldr	r0, [pc, #608]	; 18194 <table_cell_from_buffer@@Base+0xb5c>
   17f30:	add	r1, pc, r0
   17f34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f38:	add	r2, sp, #48	; 0x30
   17f3c:	bl	11f8c <__isoc99_sscanf@plt>
   17f40:	str	r0, [sp, #44]	; 0x2c
   17f44:	ldr	r0, [sp, #44]	; 0x2c
   17f48:	mvn	r1, #0
   17f4c:	cmp	r1, r0
   17f50:	bne	17f60 <table_cell_from_buffer@@Base+0x928>
   17f54:	mvn	r0, #0
   17f58:	str	r0, [fp, #-28]	; 0xffffffe4
   17f5c:	b	17f94 <table_cell_from_buffer@@Base+0x95c>
   17f60:	ldr	r0, [sp, #44]	; 0x2c
   17f64:	movw	r1, #1
   17f68:	cmp	r1, r0
   17f6c:	beq	17f7c <table_cell_from_buffer@@Base+0x944>
   17f70:	mvn	r0, #0
   17f74:	str	r0, [fp, #-28]	; 0xffffffe4
   17f78:	b	17f90 <table_cell_from_buffer@@Base+0x958>
   17f7c:	ldr	r0, [fp, #-12]
   17f80:	ldr	r1, [fp, #-16]
   17f84:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f88:	vldr	d0, [sp, #48]	; 0x30
   17f8c:	bl	16b38 <table_set_ldouble@@Base>
   17f90:	b	17f94 <table_cell_from_buffer@@Base+0x95c>
   17f94:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   17f98:	ldr	r0, [pc, #496]	; 18190 <table_cell_from_buffer@@Base+0xb58>
   17f9c:	add	r1, pc, r0
   17fa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fa4:	add	r2, sp, #40	; 0x28
   17fa8:	bl	11f8c <__isoc99_sscanf@plt>
   17fac:	str	r0, [sp, #36]	; 0x24
   17fb0:	ldr	r0, [sp, #36]	; 0x24
   17fb4:	mvn	r1, #0
   17fb8:	cmp	r1, r0
   17fbc:	bne	17fcc <table_cell_from_buffer@@Base+0x994>
   17fc0:	mvn	r0, #0
   17fc4:	str	r0, [fp, #-28]	; 0xffffffe4
   17fc8:	b	18030 <table_cell_from_buffer@@Base+0x9f8>
   17fcc:	ldr	r0, [sp, #36]	; 0x24
   17fd0:	movw	r1, #1
   17fd4:	cmp	r1, r0
   17fd8:	beq	17fe8 <table_cell_from_buffer@@Base+0x9b0>
   17fdc:	mvn	r0, #0
   17fe0:	str	r0, [fp, #-28]	; 0xffffffe4
   17fe4:	b	1802c <table_cell_from_buffer@@Base+0x9f4>
   17fe8:	ldr	r0, [sp, #40]	; 0x28
   17fec:	cmp	r0, #0
   17ff0:	beq	18010 <table_cell_from_buffer@@Base+0x9d8>
   17ff4:	ldr	r0, [fp, #-12]
   17ff8:	ldr	r1, [fp, #-16]
   17ffc:	ldr	r2, [fp, #-20]	; 0xffffffec
   18000:	movw	r3, #1
   18004:	and	r3, r3, #1
   18008:	bl	16644 <table_set_bool@@Base>
   1800c:	b	18028 <table_cell_from_buffer@@Base+0x9f0>
   18010:	ldr	r0, [fp, #-12]
   18014:	ldr	r1, [fp, #-16]
   18018:	ldr	r2, [fp, #-20]	; 0xffffffec
   1801c:	movw	r3, #0
   18020:	and	r3, r3, #1
   18024:	bl	16644 <table_set_bool@@Base>
   18028:	b	1802c <table_cell_from_buffer@@Base+0x9f4>
   1802c:	b	18030 <table_cell_from_buffer@@Base+0x9f8>
   18030:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   18034:	ldr	r0, [pc, #336]	; 1818c <table_cell_from_buffer@@Base+0xb54>
   18038:	add	r1, pc, r0
   1803c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18040:	add	r2, sp, #35	; 0x23
   18044:	bl	11f8c <__isoc99_sscanf@plt>
   18048:	str	r0, [sp, #28]
   1804c:	ldr	r0, [sp, #28]
   18050:	mvn	r1, #0
   18054:	cmp	r1, r0
   18058:	bne	18068 <table_cell_from_buffer@@Base+0xa30>
   1805c:	mvn	r0, #0
   18060:	str	r0, [fp, #-28]	; 0xffffffe4
   18064:	b	1809c <table_cell_from_buffer@@Base+0xa64>
   18068:	ldr	r0, [sp, #28]
   1806c:	movw	r1, #1
   18070:	cmp	r1, r0
   18074:	beq	18084 <table_cell_from_buffer@@Base+0xa4c>
   18078:	mvn	r0, #0
   1807c:	str	r0, [fp, #-28]	; 0xffffffe4
   18080:	b	18098 <table_cell_from_buffer@@Base+0xa60>
   18084:	ldr	r0, [fp, #-12]
   18088:	ldr	r1, [fp, #-16]
   1808c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18090:	ldrb	r3, [sp, #35]	; 0x23
   18094:	bl	16bb8 <table_set_char@@Base>
   18098:	b	1809c <table_cell_from_buffer@@Base+0xa64>
   1809c:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   180a0:	ldr	r0, [pc, #224]	; 18188 <table_cell_from_buffer@@Base+0xb50>
   180a4:	add	r1, pc, r0
   180a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180ac:	add	r2, sp, #27
   180b0:	bl	11f8c <__isoc99_sscanf@plt>
   180b4:	str	r0, [sp, #20]
   180b8:	ldr	r0, [sp, #20]
   180bc:	mvn	r1, #0
   180c0:	cmp	r1, r0
   180c4:	bne	180d4 <table_cell_from_buffer@@Base+0xa9c>
   180c8:	mvn	r0, #0
   180cc:	str	r0, [fp, #-28]	; 0xffffffe4
   180d0:	b	18108 <table_cell_from_buffer@@Base+0xad0>
   180d4:	ldr	r0, [sp, #20]
   180d8:	movw	r1, #1
   180dc:	cmp	r1, r0
   180e0:	beq	180f0 <table_cell_from_buffer@@Base+0xab8>
   180e4:	mvn	r0, #0
   180e8:	str	r0, [fp, #-28]	; 0xffffffe4
   180ec:	b	18104 <table_cell_from_buffer@@Base+0xacc>
   180f0:	ldr	r0, [fp, #-12]
   180f4:	ldr	r1, [fp, #-16]
   180f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   180fc:	ldrb	r3, [sp, #27]
   18100:	bl	16bf8 <table_set_uchar@@Base>
   18104:	b	18108 <table_cell_from_buffer@@Base+0xad0>
   18108:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   1810c:	ldr	r0, [pc, #112]	; 18184 <table_cell_from_buffer@@Base+0xb4c>
   18110:	add	r1, pc, r0
   18114:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18118:	add	r2, sp, #16
   1811c:	bl	11f8c <__isoc99_sscanf@plt>
   18120:	str	r0, [sp, #12]
   18124:	ldr	r0, [sp, #12]
   18128:	mvn	r1, #0
   1812c:	cmp	r1, r0
   18130:	bne	18140 <table_cell_from_buffer@@Base+0xb08>
   18134:	mvn	r0, #0
   18138:	str	r0, [fp, #-28]	; 0xffffffe4
   1813c:	b	18174 <table_cell_from_buffer@@Base+0xb3c>
   18140:	ldr	r0, [sp, #12]
   18144:	movw	r1, #1
   18148:	cmp	r1, r0
   1814c:	beq	1815c <table_cell_from_buffer@@Base+0xb24>
   18150:	mvn	r0, #0
   18154:	str	r0, [fp, #-28]	; 0xffffffe4
   18158:	b	18170 <table_cell_from_buffer@@Base+0xb38>
   1815c:	ldr	r0, [fp, #-12]
   18160:	ldr	r1, [fp, #-16]
   18164:	ldr	r2, [fp, #-20]	; 0xffffffec
   18168:	ldr	r3, [sp, #16]
   1816c:	bl	16c38 <table_set_ptr@@Base>
   18170:	b	18174 <table_cell_from_buffer@@Base+0xb3c>
   18174:	b	18178 <table_cell_from_buffer@@Base+0xb40>
   18178:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1817c:	sub	sp, fp, #8
   18180:	pop	{r4, r5, fp, pc}
   18184:	ldrdeq	r0, [r0], -r1
   18188:	andeq	r0, r0, sl, lsr r2
   1818c:	andeq	r0, r0, r6, lsr #5
   18190:	andeq	r0, r0, r4, lsl r3
   18194:	andeq	r0, r0, sl, lsr #7
   18198:	andeq	r0, r0, r2, lsl r4
   1819c:	andeq	r0, r0, fp, ror r4
   181a0:	andeq	r0, r0, r4, ror #9
   181a4:	andeq	r0, r0, fp, asr #10
   181a8:	andeq	r0, r0, r2, asr #11
   181ac:	andeq	r0, r0, r4, asr #12
   181b0:	andeq	r0, r0, ip, lsr #13
   181b4:	andeq	r0, r0, r4, lsl r7
   181b8:	andeq	r0, r0, ip, ror r7
   181bc:	strdeq	r0, [r0], -r3
   181c0:	andeq	r0, r0, sl, ror #16
   181c4:	ldrdeq	r0, [r0], -r3
   181c8:	andeq	r0, r0, ip, lsr r9
   181cc:			; <UNDEFINED> instruction: 0x000009bc
   181d0:	andeq	r0, r0, r4, lsr #20
   181d4:			; <UNDEFINED> instruction: 0x00000ab9
   181d8:	andeq	r0, r0, r0, lsr #22
   181dc:	andeq	r0, r0, fp, asr fp
   181e0:	andeq	r0, r0, r4, asr #23

000181e4 <table_cell_nullify@@Base>:
   181e4:	push	{fp, lr}
   181e8:	mov	fp, sp
   181ec:	sub	sp, sp, #16
   181f0:	str	r0, [fp, #-4]
   181f4:	str	r1, [sp, #8]
   181f8:	str	r2, [sp, #4]
   181fc:	ldr	r0, [fp, #-4]
   18200:	ldr	r1, [sp, #8]
   18204:	ldr	r2, [sp, #4]
   18208:	bl	16cb8 <table_get_cell_ptr@@Base>
   1820c:	str	r0, [sp]
   18210:	ldr	r0, [sp]
   18214:	ldr	r0, [r0]
   18218:	movw	r1, #0
   1821c:	cmp	r0, r1
   18220:	beq	1823c <table_cell_nullify@@Base+0x58>
   18224:	ldr	r0, [sp]
   18228:	ldr	r0, [r0]
   1822c:	bl	11f14 <free@plt>
   18230:	ldr	r0, [sp]
   18234:	movw	r1, #0
   18238:	str	r1, [r0]
   1823c:	movw	r0, #0
   18240:	mov	sp, fp
   18244:	pop	{fp, pc}

00018248 <__libc_csu_init@@Base>:
   18248:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1824c:	mov	r7, r0
   18250:	ldr	r6, [pc, #72]	; 182a0 <__libc_csu_init@@Base+0x58>
   18254:	ldr	r5, [pc, #72]	; 182a4 <__libc_csu_init@@Base+0x5c>
   18258:	add	r6, pc, r6
   1825c:	add	r5, pc, r5
   18260:	sub	r6, r6, r5
   18264:	mov	r8, r1
   18268:	mov	r9, r2
   1826c:	bl	11ee8 <strcmp@plt-0x20>
   18270:	asrs	r6, r6, #2
   18274:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18278:	mov	r4, #0
   1827c:	add	r4, r4, #1
   18280:	ldr	r3, [r5], #4
   18284:	mov	r2, r9
   18288:	mov	r1, r8
   1828c:	mov	r0, r7
   18290:	blx	r3
   18294:	cmp	r6, r4
   18298:	bne	1827c <__libc_csu_init@@Base+0x34>
   1829c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   182a0:	andeq	r0, r1, ip, lsr #25
   182a4:	andeq	r0, r1, r4, lsr #25

000182a8 <__libc_csu_fini@@Base>:
   182a8:	bx	lr

Disassembly of section .fini:

000182ac <.fini>:
   182ac:	push	{r3, lr}
   182b0:	pop	{r3, pc}
