#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: jac9_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "jac9_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct in_in_1_merged1107_2464_merged_banks_4_cache {
	// RAM Box: {[0, 2368], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 75, 76
	hw_uint<16> f0;
	fifo<hw_uint<16>, 74> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_75() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2465_merged_banks_4_cache {
	// RAM Box: {[1, 2369], [0, 1093]}
	// Capacity: 77
	// # of read delays: 4
  // 0, 1, 75, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_76() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2466_merged_banks_4_cache {
	// RAM Box: {[2, 2338], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2467_merged_banks_4_cache {
	// RAM Box: {[3, 2339], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2468_merged_banks_4_cache {
	// RAM Box: {[4, 2340], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2469_merged_banks_4_cache {
	// RAM Box: {[5, 2341], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2470_merged_banks_4_cache {
	// RAM Box: {[6, 2342], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2471_merged_banks_4_cache {
	// RAM Box: {[7, 2343], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2472_merged_banks_4_cache {
	// RAM Box: {[8, 2344], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2473_merged_banks_4_cache {
	// RAM Box: {[9, 2345], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2474_merged_banks_4_cache {
	// RAM Box: {[10, 2346], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2475_merged_banks_4_cache {
	// RAM Box: {[11, 2347], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2476_merged_banks_4_cache {
	// RAM Box: {[12, 2348], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2477_merged_banks_4_cache {
	// RAM Box: {[13, 2349], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2478_merged_banks_4_cache {
	// RAM Box: {[14, 2350], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2479_merged_banks_4_cache {
	// RAM Box: {[15, 2351], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2480_merged_banks_4_cache {
	// RAM Box: {[16, 2352], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2481_merged_banks_4_cache {
	// RAM Box: {[17, 2353], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2482_merged_banks_4_cache {
	// RAM Box: {[18, 2354], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2483_merged_banks_4_cache {
	// RAM Box: {[19, 2355], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2484_merged_banks_4_cache {
	// RAM Box: {[20, 2356], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2485_merged_banks_4_cache {
	// RAM Box: {[21, 2357], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2486_merged_banks_4_cache {
	// RAM Box: {[22, 2358], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2487_merged_banks_4_cache {
	// RAM Box: {[23, 2359], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2488_merged_banks_4_cache {
	// RAM Box: {[24, 2360], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2489_merged_banks_4_cache {
	// RAM Box: {[25, 2361], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2490_merged_banks_4_cache {
	// RAM Box: {[26, 2362], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2491_merged_banks_4_cache {
	// RAM Box: {[27, 2363], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2492_merged_banks_4_cache {
	// RAM Box: {[28, 2364], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2493_merged_banks_4_cache {
	// RAM Box: {[29, 2365], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2494_merged_banks_4_cache {
	// RAM Box: {[30, 2366], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged1107_2495_merged_banks_4_cache {
	// RAM Box: {[31, 2367], [0, 1094]}
	// Capacity: 77
	// # of read delays: 3
  // 0, 1, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cache {
  // Reader addrs...
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[1 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[1 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[1 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
    // { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[33 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // # of banks: 32
  in_in_1_merged1107_2464_merged_banks_4_cache in_in_1_merged1107_2464_merged_banks_4;
  in_in_1_merged1107_2465_merged_banks_4_cache in_in_1_merged1107_2465_merged_banks_4;
  in_in_1_merged1107_2466_merged_banks_4_cache in_in_1_merged1107_2466_merged_banks_4;
  in_in_1_merged1107_2467_merged_banks_4_cache in_in_1_merged1107_2467_merged_banks_4;
  in_in_1_merged1107_2468_merged_banks_4_cache in_in_1_merged1107_2468_merged_banks_4;
  in_in_1_merged1107_2469_merged_banks_4_cache in_in_1_merged1107_2469_merged_banks_4;
  in_in_1_merged1107_2470_merged_banks_4_cache in_in_1_merged1107_2470_merged_banks_4;
  in_in_1_merged1107_2471_merged_banks_4_cache in_in_1_merged1107_2471_merged_banks_4;
  in_in_1_merged1107_2472_merged_banks_4_cache in_in_1_merged1107_2472_merged_banks_4;
  in_in_1_merged1107_2473_merged_banks_4_cache in_in_1_merged1107_2473_merged_banks_4;
  in_in_1_merged1107_2474_merged_banks_4_cache in_in_1_merged1107_2474_merged_banks_4;
  in_in_1_merged1107_2475_merged_banks_4_cache in_in_1_merged1107_2475_merged_banks_4;
  in_in_1_merged1107_2476_merged_banks_4_cache in_in_1_merged1107_2476_merged_banks_4;
  in_in_1_merged1107_2477_merged_banks_4_cache in_in_1_merged1107_2477_merged_banks_4;
  in_in_1_merged1107_2478_merged_banks_4_cache in_in_1_merged1107_2478_merged_banks_4;
  in_in_1_merged1107_2479_merged_banks_4_cache in_in_1_merged1107_2479_merged_banks_4;
  in_in_1_merged1107_2480_merged_banks_4_cache in_in_1_merged1107_2480_merged_banks_4;
  in_in_1_merged1107_2481_merged_banks_4_cache in_in_1_merged1107_2481_merged_banks_4;
  in_in_1_merged1107_2482_merged_banks_4_cache in_in_1_merged1107_2482_merged_banks_4;
  in_in_1_merged1107_2483_merged_banks_4_cache in_in_1_merged1107_2483_merged_banks_4;
  in_in_1_merged1107_2484_merged_banks_4_cache in_in_1_merged1107_2484_merged_banks_4;
  in_in_1_merged1107_2485_merged_banks_4_cache in_in_1_merged1107_2485_merged_banks_4;
  in_in_1_merged1107_2486_merged_banks_4_cache in_in_1_merged1107_2486_merged_banks_4;
  in_in_1_merged1107_2487_merged_banks_4_cache in_in_1_merged1107_2487_merged_banks_4;
  in_in_1_merged1107_2488_merged_banks_4_cache in_in_1_merged1107_2488_merged_banks_4;
  in_in_1_merged1107_2489_merged_banks_4_cache in_in_1_merged1107_2489_merged_banks_4;
  in_in_1_merged1107_2490_merged_banks_4_cache in_in_1_merged1107_2490_merged_banks_4;
  in_in_1_merged1107_2491_merged_banks_4_cache in_in_1_merged1107_2491_merged_banks_4;
  in_in_1_merged1107_2492_merged_banks_4_cache in_in_1_merged1107_2492_merged_banks_4;
  in_in_1_merged1107_2493_merged_banks_4_cache in_in_1_merged1107_2493_merged_banks_4;
  in_in_1_merged1107_2494_merged_banks_4_cache in_in_1_merged1107_2494_merged_banks_4;
  in_in_1_merged1107_2495_merged_banks_4_cache in_in_1_merged1107_2495_merged_banks_4;
};



inline void in_in_1_merged1107_2464_write(hw_uint<16>& in_in_1_merged1107_2464, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2464_merged_banks_4.push(in_in_1_merged1107_2464);
}

inline void in_in_1_merged1107_2465_write(hw_uint<16>& in_in_1_merged1107_2465, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2465_merged_banks_4.push(in_in_1_merged1107_2465);
}

inline void in_in_1_merged1107_2466_write(hw_uint<16>& in_in_1_merged1107_2466, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2466_merged_banks_4.push(in_in_1_merged1107_2466);
}

inline void in_in_1_merged1107_2467_write(hw_uint<16>& in_in_1_merged1107_2467, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2467_merged_banks_4.push(in_in_1_merged1107_2467);
}

inline void in_in_1_merged1107_2468_write(hw_uint<16>& in_in_1_merged1107_2468, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2468_merged_banks_4.push(in_in_1_merged1107_2468);
}

inline void in_in_1_merged1107_2469_write(hw_uint<16>& in_in_1_merged1107_2469, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2469_merged_banks_4.push(in_in_1_merged1107_2469);
}

inline void in_in_1_merged1107_2470_write(hw_uint<16>& in_in_1_merged1107_2470, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2470_merged_banks_4.push(in_in_1_merged1107_2470);
}

inline void in_in_1_merged1107_2471_write(hw_uint<16>& in_in_1_merged1107_2471, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2471_merged_banks_4.push(in_in_1_merged1107_2471);
}

inline void in_in_1_merged1107_2472_write(hw_uint<16>& in_in_1_merged1107_2472, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2472_merged_banks_4.push(in_in_1_merged1107_2472);
}

inline void in_in_1_merged1107_2473_write(hw_uint<16>& in_in_1_merged1107_2473, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2473_merged_banks_4.push(in_in_1_merged1107_2473);
}

inline void in_in_1_merged1107_2474_write(hw_uint<16>& in_in_1_merged1107_2474, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2474_merged_banks_4.push(in_in_1_merged1107_2474);
}

inline void in_in_1_merged1107_2475_write(hw_uint<16>& in_in_1_merged1107_2475, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2475_merged_banks_4.push(in_in_1_merged1107_2475);
}

inline void in_in_1_merged1107_2476_write(hw_uint<16>& in_in_1_merged1107_2476, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2476_merged_banks_4.push(in_in_1_merged1107_2476);
}

inline void in_in_1_merged1107_2477_write(hw_uint<16>& in_in_1_merged1107_2477, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2477_merged_banks_4.push(in_in_1_merged1107_2477);
}

inline void in_in_1_merged1107_2478_write(hw_uint<16>& in_in_1_merged1107_2478, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2478_merged_banks_4.push(in_in_1_merged1107_2478);
}

inline void in_in_1_merged1107_2479_write(hw_uint<16>& in_in_1_merged1107_2479, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2479_merged_banks_4.push(in_in_1_merged1107_2479);
}

inline void in_in_1_merged1107_2480_write(hw_uint<16>& in_in_1_merged1107_2480, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2480_merged_banks_4.push(in_in_1_merged1107_2480);
}

inline void in_in_1_merged1107_2481_write(hw_uint<16>& in_in_1_merged1107_2481, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2481_merged_banks_4.push(in_in_1_merged1107_2481);
}

inline void in_in_1_merged1107_2482_write(hw_uint<16>& in_in_1_merged1107_2482, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2482_merged_banks_4.push(in_in_1_merged1107_2482);
}

inline void in_in_1_merged1107_2483_write(hw_uint<16>& in_in_1_merged1107_2483, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2483_merged_banks_4.push(in_in_1_merged1107_2483);
}

inline void in_in_1_merged1107_2484_write(hw_uint<16>& in_in_1_merged1107_2484, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2484_merged_banks_4.push(in_in_1_merged1107_2484);
}

inline void in_in_1_merged1107_2485_write(hw_uint<16>& in_in_1_merged1107_2485, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2485_merged_banks_4.push(in_in_1_merged1107_2485);
}

inline void in_in_1_merged1107_2486_write(hw_uint<16>& in_in_1_merged1107_2486, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2486_merged_banks_4.push(in_in_1_merged1107_2486);
}

inline void in_in_1_merged1107_2487_write(hw_uint<16>& in_in_1_merged1107_2487, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2487_merged_banks_4.push(in_in_1_merged1107_2487);
}

inline void in_in_1_merged1107_2488_write(hw_uint<16>& in_in_1_merged1107_2488, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2488_merged_banks_4.push(in_in_1_merged1107_2488);
}

inline void in_in_1_merged1107_2489_write(hw_uint<16>& in_in_1_merged1107_2489, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2489_merged_banks_4.push(in_in_1_merged1107_2489);
}

inline void in_in_1_merged1107_2490_write(hw_uint<16>& in_in_1_merged1107_2490, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2490_merged_banks_4.push(in_in_1_merged1107_2490);
}

inline void in_in_1_merged1107_2491_write(hw_uint<16>& in_in_1_merged1107_2491, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2491_merged_banks_4.push(in_in_1_merged1107_2491);
}

inline void in_in_1_merged1107_2492_write(hw_uint<16>& in_in_1_merged1107_2492, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2492_merged_banks_4.push(in_in_1_merged1107_2492);
}

inline void in_in_1_merged1107_2493_write(hw_uint<16>& in_in_1_merged1107_2493, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2493_merged_banks_4.push(in_in_1_merged1107_2493);
}

inline void in_in_1_merged1107_2494_write(hw_uint<16>& in_in_1_merged1107_2494, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2494_merged_banks_4.push(in_in_1_merged1107_2494);
}

inline void in_in_1_merged1107_2495_write(hw_uint<16>& in_in_1_merged1107_2495, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1107_2495_merged_banks_4.push(in_in_1_merged1107_2495);
}

inline hw_uint<16> in_stg0_1_merged1110_2272_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2272 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2464 = in.in_in_1_merged1107_2464_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2464;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2273_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2273 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[1 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2465 = in.in_in_1_merged1107_2465_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2465;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2274_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2274 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[1 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2465 = in.in_in_1_merged1107_2465_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2465;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2275_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2275 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2466 = in.in_in_1_merged1107_2466_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2466;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2276_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2276 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[1 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2465 = in.in_in_1_merged1107_2465_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2465;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2277_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2277 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2466 = in.in_in_1_merged1107_2466_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2466;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2278_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2278 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2466 = in.in_in_1_merged1107_2466_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2466;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2279_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2279 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2467 = in.in_in_1_merged1107_2467_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2467;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2280_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2280 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[2 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2466 = in.in_in_1_merged1107_2466_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2466;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2281_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2281 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2467 = in.in_in_1_merged1107_2467_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2467;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2282_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2282 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2467 = in.in_in_1_merged1107_2467_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2467;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2283_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2283 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2468 = in.in_in_1_merged1107_2468_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2468;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2284_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2284 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[3 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2467 = in.in_in_1_merged1107_2467_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2467;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2285_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2285 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2468 = in.in_in_1_merged1107_2468_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2468;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2286_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2286 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2468 = in.in_in_1_merged1107_2468_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2468;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2287_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2287 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2469 = in.in_in_1_merged1107_2469_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2469;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2288_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2288 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[4 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2468 = in.in_in_1_merged1107_2468_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2468;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2289_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2289 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2469 = in.in_in_1_merged1107_2469_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2469;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2290_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2290 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2469 = in.in_in_1_merged1107_2469_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2469;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2291_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2291 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2470 = in.in_in_1_merged1107_2470_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2470;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2292_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2292 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[5 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2469 = in.in_in_1_merged1107_2469_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2469;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2293_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2293 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2470 = in.in_in_1_merged1107_2470_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2470;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2294_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2294 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2470 = in.in_in_1_merged1107_2470_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2470;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2295_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2295 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2471 = in.in_in_1_merged1107_2471_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2471;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2296_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2296 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[6 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2470 = in.in_in_1_merged1107_2470_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2470;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2297_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2297 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2471 = in.in_in_1_merged1107_2471_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2471;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2298_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2298 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2471 = in.in_in_1_merged1107_2471_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2471;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2299_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2299 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2472 = in.in_in_1_merged1107_2472_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2472;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2300_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2300 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[7 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2471 = in.in_in_1_merged1107_2471_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2471;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2301_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2301 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2472 = in.in_in_1_merged1107_2472_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2472;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2302_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2302 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2472 = in.in_in_1_merged1107_2472_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2472;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2303_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2303 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2473 = in.in_in_1_merged1107_2473_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2473;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2304_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2304 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[8 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2472 = in.in_in_1_merged1107_2472_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2472;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2305_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2305 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2473 = in.in_in_1_merged1107_2473_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2473;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2306_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2306 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2473 = in.in_in_1_merged1107_2473_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2473;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2307_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2307 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2474 = in.in_in_1_merged1107_2474_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2474;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2308_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2308 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[9 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2473 = in.in_in_1_merged1107_2473_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2473;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2309_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2309 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2474 = in.in_in_1_merged1107_2474_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2474;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2310_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2310 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2474 = in.in_in_1_merged1107_2474_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2474;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2311_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2311 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2475 = in.in_in_1_merged1107_2475_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2475;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2312_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2312 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[10 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2474 = in.in_in_1_merged1107_2474_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2474;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2313_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2313 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2475 = in.in_in_1_merged1107_2475_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2475;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2314_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2314 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2475 = in.in_in_1_merged1107_2475_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2475;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2315_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2315 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2476 = in.in_in_1_merged1107_2476_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2476;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2316_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2316 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[11 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2475 = in.in_in_1_merged1107_2475_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2475;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2317_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2317 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2476 = in.in_in_1_merged1107_2476_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2476;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2318_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2318 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2476 = in.in_in_1_merged1107_2476_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2476;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2319_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2319 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2477 = in.in_in_1_merged1107_2477_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2477;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2320_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2320 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[12 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2476 = in.in_in_1_merged1107_2476_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2476;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2321_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2321 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2477 = in.in_in_1_merged1107_2477_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2477;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2322_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2322 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2477 = in.in_in_1_merged1107_2477_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2477;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2323_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2323 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2478 = in.in_in_1_merged1107_2478_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2478;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2324_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2324 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[13 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2477 = in.in_in_1_merged1107_2477_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2477;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2325_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2325 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2478 = in.in_in_1_merged1107_2478_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2478;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2326_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2326 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2478 = in.in_in_1_merged1107_2478_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2478;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2327_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2327 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2479 = in.in_in_1_merged1107_2479_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2479;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2328_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2328 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[14 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2478 = in.in_in_1_merged1107_2478_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2478;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2329_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2329 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2479 = in.in_in_1_merged1107_2479_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2479;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2330_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2330 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2479 = in.in_in_1_merged1107_2479_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2479;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2331_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2331 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2480 = in.in_in_1_merged1107_2480_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2480;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2332_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2332 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[15 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2479 = in.in_in_1_merged1107_2479_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2479;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2333_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2333 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2480 = in.in_in_1_merged1107_2480_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2480;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2334_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2334 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2480 = in.in_in_1_merged1107_2480_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2480;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2335_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2335 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2481 = in.in_in_1_merged1107_2481_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2481;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2336_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2336 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[16 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2480 = in.in_in_1_merged1107_2480_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2480;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2337_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2337 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2481 = in.in_in_1_merged1107_2481_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2481;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2338_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2338 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2481 = in.in_in_1_merged1107_2481_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2481;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2339_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2339 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2482 = in.in_in_1_merged1107_2482_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2482;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2340_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2340 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[17 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2481 = in.in_in_1_merged1107_2481_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2481;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2341_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2341 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2482 = in.in_in_1_merged1107_2482_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2482;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2342_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2342 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2482 = in.in_in_1_merged1107_2482_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2482;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2343_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2343 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2483 = in.in_in_1_merged1107_2483_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2483;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2344_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2344 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[18 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2482 = in.in_in_1_merged1107_2482_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2482;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2345_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2345 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2483 = in.in_in_1_merged1107_2483_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2483;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2346_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2346 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2483 = in.in_in_1_merged1107_2483_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2483;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2347_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2347 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2484 = in.in_in_1_merged1107_2484_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2484;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2348_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2348 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[19 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2483 = in.in_in_1_merged1107_2483_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2483;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2349_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2349 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2484 = in.in_in_1_merged1107_2484_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2484;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2350_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2350 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2484 = in.in_in_1_merged1107_2484_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2484;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2351_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2351 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2485 = in.in_in_1_merged1107_2485_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2485;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2352_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2352 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[20 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2484 = in.in_in_1_merged1107_2484_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2484;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2353_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2353 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2485 = in.in_in_1_merged1107_2485_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2485;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2354_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2354 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2485 = in.in_in_1_merged1107_2485_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2485;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2355_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2355 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2486 = in.in_in_1_merged1107_2486_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2486;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2356_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2356 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[21 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2485 = in.in_in_1_merged1107_2485_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2485;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2357_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2357 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2486 = in.in_in_1_merged1107_2486_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2486;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2358_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2358 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2486 = in.in_in_1_merged1107_2486_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2486;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2359_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2359 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2487 = in.in_in_1_merged1107_2487_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2487;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2360_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2360 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[22 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2486 = in.in_in_1_merged1107_2486_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2486;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2361_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2361 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2487 = in.in_in_1_merged1107_2487_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2487;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2362_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2362 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2487 = in.in_in_1_merged1107_2487_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2487;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2363_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2363 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2488 = in.in_in_1_merged1107_2488_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2488;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2364_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2364 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[23 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2487 = in.in_in_1_merged1107_2487_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2487;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2365_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2365 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2488 = in.in_in_1_merged1107_2488_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2488;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2366_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2366 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2488 = in.in_in_1_merged1107_2488_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2488;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2367_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2367 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2489 = in.in_in_1_merged1107_2489_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2489;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2368_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2368 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[24 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2488 = in.in_in_1_merged1107_2488_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2488;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2369_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2369 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2489 = in.in_in_1_merged1107_2489_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2489;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2370_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2370 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2489 = in.in_in_1_merged1107_2489_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2489;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2371_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2371 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2490 = in.in_in_1_merged1107_2490_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2490;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2372_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2372 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[25 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2489 = in.in_in_1_merged1107_2489_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2489;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2373_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2373 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2490 = in.in_in_1_merged1107_2490_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2490;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2374_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2374 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2490 = in.in_in_1_merged1107_2490_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2490;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2375_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2375 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2491 = in.in_in_1_merged1107_2491_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2491;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2376_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2376 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[26 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2490 = in.in_in_1_merged1107_2490_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2490;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2377_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2377 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2491 = in.in_in_1_merged1107_2491_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2491;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2378_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2378 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2491 = in.in_in_1_merged1107_2491_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2491;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2379_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2379 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2492 = in.in_in_1_merged1107_2492_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2492;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2380_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2380 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[27 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2491 = in.in_in_1_merged1107_2491_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2491;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2381_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2381 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2492 = in.in_in_1_merged1107_2492_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2492;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2382_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2382 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2492 = in.in_in_1_merged1107_2492_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2492;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2383_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2383 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2493 = in.in_in_1_merged1107_2493_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2493;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2384_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2384 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[28 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2492 = in.in_in_1_merged1107_2492_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2492;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2385_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2385 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2493 = in.in_in_1_merged1107_2493_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2493;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2386_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2386 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2493 = in.in_in_1_merged1107_2493_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2493;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2387_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2387 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2494 = in.in_in_1_merged1107_2494_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2494;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2388_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2388 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[29 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2493 = in.in_in_1_merged1107_2493_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2493;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2389_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2389 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2494 = in.in_in_1_merged1107_2494_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2494;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2390_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2390 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2494 = in.in_in_1_merged1107_2494_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2494;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2391_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2391 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2495 = in.in_in_1_merged1107_2495_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2495;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2392_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2392 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[30 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2494 = in.in_in_1_merged1107_2494_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2494;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2393_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2393 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2495 = in.in_in_1_merged1107_2495_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2495;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2394_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2394 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2495 = in.in_in_1_merged1107_2495_merged_banks_4.peek_1();
  return value_in_in_1_merged1107_2495;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2395_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2395 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2464 = in.in_in_1_merged1107_2464_merged_banks_4.peek_75();
  return value_in_in_1_merged1107_2464;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2396_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2396 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[31 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2495 = in.in_in_1_merged1107_2495_merged_banks_4.peek_76();
  return value_in_in_1_merged1107_2495;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2397_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2397 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2464 = in.in_in_1_merged1107_2464_merged_banks_4.peek_75();
  return value_in_in_1_merged1107_2464;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2398_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2398 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[32 + 32stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2464 = in.in_in_1_merged1107_2464_merged_banks_4.peek_0();
  return value_in_in_1_merged1107_2464;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged1110_2399_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged1110_2399 read pattern: { stg0_1_merged1110[root = 0, stg0_0, stg0_1] -> in[33 + 32stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 73 }
  // Read schedule : { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  // Write schedule: { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
  auto value_in_in_1_merged1107_2465 = in.in_in_1_merged1107_2465_merged_banks_4.peek_75();
  return value_in_in_1_merged1107_2465;
  return 0;
}

// # of bundles = 2
// in_1_merged1107_write
//	in_in_1_merged1107_2464
//	in_in_1_merged1107_2465
//	in_in_1_merged1107_2466
//	in_in_1_merged1107_2467
//	in_in_1_merged1107_2468
//	in_in_1_merged1107_2469
//	in_in_1_merged1107_2470
//	in_in_1_merged1107_2471
//	in_in_1_merged1107_2472
//	in_in_1_merged1107_2473
//	in_in_1_merged1107_2474
//	in_in_1_merged1107_2475
//	in_in_1_merged1107_2476
//	in_in_1_merged1107_2477
//	in_in_1_merged1107_2478
//	in_in_1_merged1107_2479
//	in_in_1_merged1107_2480
//	in_in_1_merged1107_2481
//	in_in_1_merged1107_2482
//	in_in_1_merged1107_2483
//	in_in_1_merged1107_2484
//	in_in_1_merged1107_2485
//	in_in_1_merged1107_2486
//	in_in_1_merged1107_2487
//	in_in_1_merged1107_2488
//	in_in_1_merged1107_2489
//	in_in_1_merged1107_2490
//	in_in_1_merged1107_2491
//	in_in_1_merged1107_2492
//	in_in_1_merged1107_2493
//	in_in_1_merged1107_2494
//	in_in_1_merged1107_2495
inline void in_in_1_merged1107_write_bundle_write(hw_uint<512>& in_1_merged1107_write, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
	hw_uint<16> in_in_1_merged1107_2464_res = in_1_merged1107_write.extract<0, 15>();
	in_in_1_merged1107_2464_write(in_in_1_merged1107_2464_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2465_res = in_1_merged1107_write.extract<16, 31>();
	in_in_1_merged1107_2465_write(in_in_1_merged1107_2465_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2466_res = in_1_merged1107_write.extract<32, 47>();
	in_in_1_merged1107_2466_write(in_in_1_merged1107_2466_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2467_res = in_1_merged1107_write.extract<48, 63>();
	in_in_1_merged1107_2467_write(in_in_1_merged1107_2467_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2468_res = in_1_merged1107_write.extract<64, 79>();
	in_in_1_merged1107_2468_write(in_in_1_merged1107_2468_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2469_res = in_1_merged1107_write.extract<80, 95>();
	in_in_1_merged1107_2469_write(in_in_1_merged1107_2469_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2470_res = in_1_merged1107_write.extract<96, 111>();
	in_in_1_merged1107_2470_write(in_in_1_merged1107_2470_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2471_res = in_1_merged1107_write.extract<112, 127>();
	in_in_1_merged1107_2471_write(in_in_1_merged1107_2471_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2472_res = in_1_merged1107_write.extract<128, 143>();
	in_in_1_merged1107_2472_write(in_in_1_merged1107_2472_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2473_res = in_1_merged1107_write.extract<144, 159>();
	in_in_1_merged1107_2473_write(in_in_1_merged1107_2473_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2474_res = in_1_merged1107_write.extract<160, 175>();
	in_in_1_merged1107_2474_write(in_in_1_merged1107_2474_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2475_res = in_1_merged1107_write.extract<176, 191>();
	in_in_1_merged1107_2475_write(in_in_1_merged1107_2475_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2476_res = in_1_merged1107_write.extract<192, 207>();
	in_in_1_merged1107_2476_write(in_in_1_merged1107_2476_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2477_res = in_1_merged1107_write.extract<208, 223>();
	in_in_1_merged1107_2477_write(in_in_1_merged1107_2477_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2478_res = in_1_merged1107_write.extract<224, 239>();
	in_in_1_merged1107_2478_write(in_in_1_merged1107_2478_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2479_res = in_1_merged1107_write.extract<240, 255>();
	in_in_1_merged1107_2479_write(in_in_1_merged1107_2479_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2480_res = in_1_merged1107_write.extract<256, 271>();
	in_in_1_merged1107_2480_write(in_in_1_merged1107_2480_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2481_res = in_1_merged1107_write.extract<272, 287>();
	in_in_1_merged1107_2481_write(in_in_1_merged1107_2481_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2482_res = in_1_merged1107_write.extract<288, 303>();
	in_in_1_merged1107_2482_write(in_in_1_merged1107_2482_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2483_res = in_1_merged1107_write.extract<304, 319>();
	in_in_1_merged1107_2483_write(in_in_1_merged1107_2483_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2484_res = in_1_merged1107_write.extract<320, 335>();
	in_in_1_merged1107_2484_write(in_in_1_merged1107_2484_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2485_res = in_1_merged1107_write.extract<336, 351>();
	in_in_1_merged1107_2485_write(in_in_1_merged1107_2485_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2486_res = in_1_merged1107_write.extract<352, 367>();
	in_in_1_merged1107_2486_write(in_in_1_merged1107_2486_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2487_res = in_1_merged1107_write.extract<368, 383>();
	in_in_1_merged1107_2487_write(in_in_1_merged1107_2487_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2488_res = in_1_merged1107_write.extract<384, 399>();
	in_in_1_merged1107_2488_write(in_in_1_merged1107_2488_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2489_res = in_1_merged1107_write.extract<400, 415>();
	in_in_1_merged1107_2489_write(in_in_1_merged1107_2489_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2490_res = in_1_merged1107_write.extract<416, 431>();
	in_in_1_merged1107_2490_write(in_in_1_merged1107_2490_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2491_res = in_1_merged1107_write.extract<432, 447>();
	in_in_1_merged1107_2491_write(in_in_1_merged1107_2491_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2492_res = in_1_merged1107_write.extract<448, 463>();
	in_in_1_merged1107_2492_write(in_in_1_merged1107_2492_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2493_res = in_1_merged1107_write.extract<464, 479>();
	in_in_1_merged1107_2493_write(in_in_1_merged1107_2493_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2494_res = in_1_merged1107_write.extract<480, 495>();
	in_in_1_merged1107_2494_write(in_in_1_merged1107_2494_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1107_2495_res = in_1_merged1107_write.extract<496, 511>();
	in_in_1_merged1107_2495_write(in_in_1_merged1107_2495_res, in, root, in_0, in_1, dynamic_address);
}

// stg0_1_merged1110_read
//	in_stg0_1_merged1110_2272
//	in_stg0_1_merged1110_2273
//	in_stg0_1_merged1110_2274
//	in_stg0_1_merged1110_2275
//	in_stg0_1_merged1110_2276
//	in_stg0_1_merged1110_2277
//	in_stg0_1_merged1110_2278
//	in_stg0_1_merged1110_2279
//	in_stg0_1_merged1110_2280
//	in_stg0_1_merged1110_2281
//	in_stg0_1_merged1110_2282
//	in_stg0_1_merged1110_2283
//	in_stg0_1_merged1110_2284
//	in_stg0_1_merged1110_2285
//	in_stg0_1_merged1110_2286
//	in_stg0_1_merged1110_2287
//	in_stg0_1_merged1110_2288
//	in_stg0_1_merged1110_2289
//	in_stg0_1_merged1110_2290
//	in_stg0_1_merged1110_2291
//	in_stg0_1_merged1110_2292
//	in_stg0_1_merged1110_2293
//	in_stg0_1_merged1110_2294
//	in_stg0_1_merged1110_2295
//	in_stg0_1_merged1110_2296
//	in_stg0_1_merged1110_2297
//	in_stg0_1_merged1110_2298
//	in_stg0_1_merged1110_2299
//	in_stg0_1_merged1110_2300
//	in_stg0_1_merged1110_2301
//	in_stg0_1_merged1110_2302
//	in_stg0_1_merged1110_2303
//	in_stg0_1_merged1110_2304
//	in_stg0_1_merged1110_2305
//	in_stg0_1_merged1110_2306
//	in_stg0_1_merged1110_2307
//	in_stg0_1_merged1110_2308
//	in_stg0_1_merged1110_2309
//	in_stg0_1_merged1110_2310
//	in_stg0_1_merged1110_2311
//	in_stg0_1_merged1110_2312
//	in_stg0_1_merged1110_2313
//	in_stg0_1_merged1110_2314
//	in_stg0_1_merged1110_2315
//	in_stg0_1_merged1110_2316
//	in_stg0_1_merged1110_2317
//	in_stg0_1_merged1110_2318
//	in_stg0_1_merged1110_2319
//	in_stg0_1_merged1110_2320
//	in_stg0_1_merged1110_2321
//	in_stg0_1_merged1110_2322
//	in_stg0_1_merged1110_2323
//	in_stg0_1_merged1110_2324
//	in_stg0_1_merged1110_2325
//	in_stg0_1_merged1110_2326
//	in_stg0_1_merged1110_2327
//	in_stg0_1_merged1110_2328
//	in_stg0_1_merged1110_2329
//	in_stg0_1_merged1110_2330
//	in_stg0_1_merged1110_2331
//	in_stg0_1_merged1110_2332
//	in_stg0_1_merged1110_2333
//	in_stg0_1_merged1110_2334
//	in_stg0_1_merged1110_2335
//	in_stg0_1_merged1110_2336
//	in_stg0_1_merged1110_2337
//	in_stg0_1_merged1110_2338
//	in_stg0_1_merged1110_2339
//	in_stg0_1_merged1110_2340
//	in_stg0_1_merged1110_2341
//	in_stg0_1_merged1110_2342
//	in_stg0_1_merged1110_2343
//	in_stg0_1_merged1110_2344
//	in_stg0_1_merged1110_2345
//	in_stg0_1_merged1110_2346
//	in_stg0_1_merged1110_2347
//	in_stg0_1_merged1110_2348
//	in_stg0_1_merged1110_2349
//	in_stg0_1_merged1110_2350
//	in_stg0_1_merged1110_2351
//	in_stg0_1_merged1110_2352
//	in_stg0_1_merged1110_2353
//	in_stg0_1_merged1110_2354
//	in_stg0_1_merged1110_2355
//	in_stg0_1_merged1110_2356
//	in_stg0_1_merged1110_2357
//	in_stg0_1_merged1110_2358
//	in_stg0_1_merged1110_2359
//	in_stg0_1_merged1110_2360
//	in_stg0_1_merged1110_2361
//	in_stg0_1_merged1110_2362
//	in_stg0_1_merged1110_2363
//	in_stg0_1_merged1110_2364
//	in_stg0_1_merged1110_2365
//	in_stg0_1_merged1110_2366
//	in_stg0_1_merged1110_2367
//	in_stg0_1_merged1110_2368
//	in_stg0_1_merged1110_2369
//	in_stg0_1_merged1110_2370
//	in_stg0_1_merged1110_2371
//	in_stg0_1_merged1110_2372
//	in_stg0_1_merged1110_2373
//	in_stg0_1_merged1110_2374
//	in_stg0_1_merged1110_2375
//	in_stg0_1_merged1110_2376
//	in_stg0_1_merged1110_2377
//	in_stg0_1_merged1110_2378
//	in_stg0_1_merged1110_2379
//	in_stg0_1_merged1110_2380
//	in_stg0_1_merged1110_2381
//	in_stg0_1_merged1110_2382
//	in_stg0_1_merged1110_2383
//	in_stg0_1_merged1110_2384
//	in_stg0_1_merged1110_2385
//	in_stg0_1_merged1110_2386
//	in_stg0_1_merged1110_2387
//	in_stg0_1_merged1110_2388
//	in_stg0_1_merged1110_2389
//	in_stg0_1_merged1110_2390
//	in_stg0_1_merged1110_2391
//	in_stg0_1_merged1110_2392
//	in_stg0_1_merged1110_2393
//	in_stg0_1_merged1110_2394
//	in_stg0_1_merged1110_2395
//	in_stg0_1_merged1110_2396
//	in_stg0_1_merged1110_2397
//	in_stg0_1_merged1110_2398
//	in_stg0_1_merged1110_2399
inline hw_uint<2048> in_stg0_1_merged1110_read_bundle_read(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
  // # of ports in bundle: 128
    // in_stg0_1_merged1110_2272
    // in_stg0_1_merged1110_2273
    // in_stg0_1_merged1110_2274
    // in_stg0_1_merged1110_2275
    // in_stg0_1_merged1110_2276
    // in_stg0_1_merged1110_2277
    // in_stg0_1_merged1110_2278
    // in_stg0_1_merged1110_2279
    // in_stg0_1_merged1110_2280
    // in_stg0_1_merged1110_2281
    // in_stg0_1_merged1110_2282
    // in_stg0_1_merged1110_2283
    // in_stg0_1_merged1110_2284
    // in_stg0_1_merged1110_2285
    // in_stg0_1_merged1110_2286
    // in_stg0_1_merged1110_2287
    // in_stg0_1_merged1110_2288
    // in_stg0_1_merged1110_2289
    // in_stg0_1_merged1110_2290
    // in_stg0_1_merged1110_2291
    // in_stg0_1_merged1110_2292
    // in_stg0_1_merged1110_2293
    // in_stg0_1_merged1110_2294
    // in_stg0_1_merged1110_2295
    // in_stg0_1_merged1110_2296
    // in_stg0_1_merged1110_2297
    // in_stg0_1_merged1110_2298
    // in_stg0_1_merged1110_2299
    // in_stg0_1_merged1110_2300
    // in_stg0_1_merged1110_2301
    // in_stg0_1_merged1110_2302
    // in_stg0_1_merged1110_2303
    // in_stg0_1_merged1110_2304
    // in_stg0_1_merged1110_2305
    // in_stg0_1_merged1110_2306
    // in_stg0_1_merged1110_2307
    // in_stg0_1_merged1110_2308
    // in_stg0_1_merged1110_2309
    // in_stg0_1_merged1110_2310
    // in_stg0_1_merged1110_2311
    // in_stg0_1_merged1110_2312
    // in_stg0_1_merged1110_2313
    // in_stg0_1_merged1110_2314
    // in_stg0_1_merged1110_2315
    // in_stg0_1_merged1110_2316
    // in_stg0_1_merged1110_2317
    // in_stg0_1_merged1110_2318
    // in_stg0_1_merged1110_2319
    // in_stg0_1_merged1110_2320
    // in_stg0_1_merged1110_2321
    // in_stg0_1_merged1110_2322
    // in_stg0_1_merged1110_2323
    // in_stg0_1_merged1110_2324
    // in_stg0_1_merged1110_2325
    // in_stg0_1_merged1110_2326
    // in_stg0_1_merged1110_2327
    // in_stg0_1_merged1110_2328
    // in_stg0_1_merged1110_2329
    // in_stg0_1_merged1110_2330
    // in_stg0_1_merged1110_2331
    // in_stg0_1_merged1110_2332
    // in_stg0_1_merged1110_2333
    // in_stg0_1_merged1110_2334
    // in_stg0_1_merged1110_2335
    // in_stg0_1_merged1110_2336
    // in_stg0_1_merged1110_2337
    // in_stg0_1_merged1110_2338
    // in_stg0_1_merged1110_2339
    // in_stg0_1_merged1110_2340
    // in_stg0_1_merged1110_2341
    // in_stg0_1_merged1110_2342
    // in_stg0_1_merged1110_2343
    // in_stg0_1_merged1110_2344
    // in_stg0_1_merged1110_2345
    // in_stg0_1_merged1110_2346
    // in_stg0_1_merged1110_2347
    // in_stg0_1_merged1110_2348
    // in_stg0_1_merged1110_2349
    // in_stg0_1_merged1110_2350
    // in_stg0_1_merged1110_2351
    // in_stg0_1_merged1110_2352
    // in_stg0_1_merged1110_2353
    // in_stg0_1_merged1110_2354
    // in_stg0_1_merged1110_2355
    // in_stg0_1_merged1110_2356
    // in_stg0_1_merged1110_2357
    // in_stg0_1_merged1110_2358
    // in_stg0_1_merged1110_2359
    // in_stg0_1_merged1110_2360
    // in_stg0_1_merged1110_2361
    // in_stg0_1_merged1110_2362
    // in_stg0_1_merged1110_2363
    // in_stg0_1_merged1110_2364
    // in_stg0_1_merged1110_2365
    // in_stg0_1_merged1110_2366
    // in_stg0_1_merged1110_2367
    // in_stg0_1_merged1110_2368
    // in_stg0_1_merged1110_2369
    // in_stg0_1_merged1110_2370
    // in_stg0_1_merged1110_2371
    // in_stg0_1_merged1110_2372
    // in_stg0_1_merged1110_2373
    // in_stg0_1_merged1110_2374
    // in_stg0_1_merged1110_2375
    // in_stg0_1_merged1110_2376
    // in_stg0_1_merged1110_2377
    // in_stg0_1_merged1110_2378
    // in_stg0_1_merged1110_2379
    // in_stg0_1_merged1110_2380
    // in_stg0_1_merged1110_2381
    // in_stg0_1_merged1110_2382
    // in_stg0_1_merged1110_2383
    // in_stg0_1_merged1110_2384
    // in_stg0_1_merged1110_2385
    // in_stg0_1_merged1110_2386
    // in_stg0_1_merged1110_2387
    // in_stg0_1_merged1110_2388
    // in_stg0_1_merged1110_2389
    // in_stg0_1_merged1110_2390
    // in_stg0_1_merged1110_2391
    // in_stg0_1_merged1110_2392
    // in_stg0_1_merged1110_2393
    // in_stg0_1_merged1110_2394
    // in_stg0_1_merged1110_2395
    // in_stg0_1_merged1110_2396
    // in_stg0_1_merged1110_2397
    // in_stg0_1_merged1110_2398
    // in_stg0_1_merged1110_2399

	hw_uint<2048> result;
	hw_uint<16> in_stg0_1_merged1110_2272_res = in_stg0_1_merged1110_2272_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<0, 2048>(result, in_stg0_1_merged1110_2272_res);
	hw_uint<16> in_stg0_1_merged1110_2273_res = in_stg0_1_merged1110_2273_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<16, 2048>(result, in_stg0_1_merged1110_2273_res);
	hw_uint<16> in_stg0_1_merged1110_2274_res = in_stg0_1_merged1110_2274_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<32, 2048>(result, in_stg0_1_merged1110_2274_res);
	hw_uint<16> in_stg0_1_merged1110_2275_res = in_stg0_1_merged1110_2275_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<48, 2048>(result, in_stg0_1_merged1110_2275_res);
	hw_uint<16> in_stg0_1_merged1110_2276_res = in_stg0_1_merged1110_2276_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<64, 2048>(result, in_stg0_1_merged1110_2276_res);
	hw_uint<16> in_stg0_1_merged1110_2277_res = in_stg0_1_merged1110_2277_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<80, 2048>(result, in_stg0_1_merged1110_2277_res);
	hw_uint<16> in_stg0_1_merged1110_2278_res = in_stg0_1_merged1110_2278_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<96, 2048>(result, in_stg0_1_merged1110_2278_res);
	hw_uint<16> in_stg0_1_merged1110_2279_res = in_stg0_1_merged1110_2279_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<112, 2048>(result, in_stg0_1_merged1110_2279_res);
	hw_uint<16> in_stg0_1_merged1110_2280_res = in_stg0_1_merged1110_2280_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<128, 2048>(result, in_stg0_1_merged1110_2280_res);
	hw_uint<16> in_stg0_1_merged1110_2281_res = in_stg0_1_merged1110_2281_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<144, 2048>(result, in_stg0_1_merged1110_2281_res);
	hw_uint<16> in_stg0_1_merged1110_2282_res = in_stg0_1_merged1110_2282_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<160, 2048>(result, in_stg0_1_merged1110_2282_res);
	hw_uint<16> in_stg0_1_merged1110_2283_res = in_stg0_1_merged1110_2283_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<176, 2048>(result, in_stg0_1_merged1110_2283_res);
	hw_uint<16> in_stg0_1_merged1110_2284_res = in_stg0_1_merged1110_2284_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<192, 2048>(result, in_stg0_1_merged1110_2284_res);
	hw_uint<16> in_stg0_1_merged1110_2285_res = in_stg0_1_merged1110_2285_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<208, 2048>(result, in_stg0_1_merged1110_2285_res);
	hw_uint<16> in_stg0_1_merged1110_2286_res = in_stg0_1_merged1110_2286_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<224, 2048>(result, in_stg0_1_merged1110_2286_res);
	hw_uint<16> in_stg0_1_merged1110_2287_res = in_stg0_1_merged1110_2287_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<240, 2048>(result, in_stg0_1_merged1110_2287_res);
	hw_uint<16> in_stg0_1_merged1110_2288_res = in_stg0_1_merged1110_2288_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<256, 2048>(result, in_stg0_1_merged1110_2288_res);
	hw_uint<16> in_stg0_1_merged1110_2289_res = in_stg0_1_merged1110_2289_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<272, 2048>(result, in_stg0_1_merged1110_2289_res);
	hw_uint<16> in_stg0_1_merged1110_2290_res = in_stg0_1_merged1110_2290_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<288, 2048>(result, in_stg0_1_merged1110_2290_res);
	hw_uint<16> in_stg0_1_merged1110_2291_res = in_stg0_1_merged1110_2291_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<304, 2048>(result, in_stg0_1_merged1110_2291_res);
	hw_uint<16> in_stg0_1_merged1110_2292_res = in_stg0_1_merged1110_2292_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<320, 2048>(result, in_stg0_1_merged1110_2292_res);
	hw_uint<16> in_stg0_1_merged1110_2293_res = in_stg0_1_merged1110_2293_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<336, 2048>(result, in_stg0_1_merged1110_2293_res);
	hw_uint<16> in_stg0_1_merged1110_2294_res = in_stg0_1_merged1110_2294_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<352, 2048>(result, in_stg0_1_merged1110_2294_res);
	hw_uint<16> in_stg0_1_merged1110_2295_res = in_stg0_1_merged1110_2295_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<368, 2048>(result, in_stg0_1_merged1110_2295_res);
	hw_uint<16> in_stg0_1_merged1110_2296_res = in_stg0_1_merged1110_2296_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<384, 2048>(result, in_stg0_1_merged1110_2296_res);
	hw_uint<16> in_stg0_1_merged1110_2297_res = in_stg0_1_merged1110_2297_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<400, 2048>(result, in_stg0_1_merged1110_2297_res);
	hw_uint<16> in_stg0_1_merged1110_2298_res = in_stg0_1_merged1110_2298_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<416, 2048>(result, in_stg0_1_merged1110_2298_res);
	hw_uint<16> in_stg0_1_merged1110_2299_res = in_stg0_1_merged1110_2299_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<432, 2048>(result, in_stg0_1_merged1110_2299_res);
	hw_uint<16> in_stg0_1_merged1110_2300_res = in_stg0_1_merged1110_2300_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<448, 2048>(result, in_stg0_1_merged1110_2300_res);
	hw_uint<16> in_stg0_1_merged1110_2301_res = in_stg0_1_merged1110_2301_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<464, 2048>(result, in_stg0_1_merged1110_2301_res);
	hw_uint<16> in_stg0_1_merged1110_2302_res = in_stg0_1_merged1110_2302_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<480, 2048>(result, in_stg0_1_merged1110_2302_res);
	hw_uint<16> in_stg0_1_merged1110_2303_res = in_stg0_1_merged1110_2303_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<496, 2048>(result, in_stg0_1_merged1110_2303_res);
	hw_uint<16> in_stg0_1_merged1110_2304_res = in_stg0_1_merged1110_2304_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<512, 2048>(result, in_stg0_1_merged1110_2304_res);
	hw_uint<16> in_stg0_1_merged1110_2305_res = in_stg0_1_merged1110_2305_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<528, 2048>(result, in_stg0_1_merged1110_2305_res);
	hw_uint<16> in_stg0_1_merged1110_2306_res = in_stg0_1_merged1110_2306_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<544, 2048>(result, in_stg0_1_merged1110_2306_res);
	hw_uint<16> in_stg0_1_merged1110_2307_res = in_stg0_1_merged1110_2307_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<560, 2048>(result, in_stg0_1_merged1110_2307_res);
	hw_uint<16> in_stg0_1_merged1110_2308_res = in_stg0_1_merged1110_2308_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<576, 2048>(result, in_stg0_1_merged1110_2308_res);
	hw_uint<16> in_stg0_1_merged1110_2309_res = in_stg0_1_merged1110_2309_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<592, 2048>(result, in_stg0_1_merged1110_2309_res);
	hw_uint<16> in_stg0_1_merged1110_2310_res = in_stg0_1_merged1110_2310_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<608, 2048>(result, in_stg0_1_merged1110_2310_res);
	hw_uint<16> in_stg0_1_merged1110_2311_res = in_stg0_1_merged1110_2311_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<624, 2048>(result, in_stg0_1_merged1110_2311_res);
	hw_uint<16> in_stg0_1_merged1110_2312_res = in_stg0_1_merged1110_2312_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<640, 2048>(result, in_stg0_1_merged1110_2312_res);
	hw_uint<16> in_stg0_1_merged1110_2313_res = in_stg0_1_merged1110_2313_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<656, 2048>(result, in_stg0_1_merged1110_2313_res);
	hw_uint<16> in_stg0_1_merged1110_2314_res = in_stg0_1_merged1110_2314_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<672, 2048>(result, in_stg0_1_merged1110_2314_res);
	hw_uint<16> in_stg0_1_merged1110_2315_res = in_stg0_1_merged1110_2315_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<688, 2048>(result, in_stg0_1_merged1110_2315_res);
	hw_uint<16> in_stg0_1_merged1110_2316_res = in_stg0_1_merged1110_2316_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<704, 2048>(result, in_stg0_1_merged1110_2316_res);
	hw_uint<16> in_stg0_1_merged1110_2317_res = in_stg0_1_merged1110_2317_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<720, 2048>(result, in_stg0_1_merged1110_2317_res);
	hw_uint<16> in_stg0_1_merged1110_2318_res = in_stg0_1_merged1110_2318_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<736, 2048>(result, in_stg0_1_merged1110_2318_res);
	hw_uint<16> in_stg0_1_merged1110_2319_res = in_stg0_1_merged1110_2319_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<752, 2048>(result, in_stg0_1_merged1110_2319_res);
	hw_uint<16> in_stg0_1_merged1110_2320_res = in_stg0_1_merged1110_2320_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<768, 2048>(result, in_stg0_1_merged1110_2320_res);
	hw_uint<16> in_stg0_1_merged1110_2321_res = in_stg0_1_merged1110_2321_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<784, 2048>(result, in_stg0_1_merged1110_2321_res);
	hw_uint<16> in_stg0_1_merged1110_2322_res = in_stg0_1_merged1110_2322_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<800, 2048>(result, in_stg0_1_merged1110_2322_res);
	hw_uint<16> in_stg0_1_merged1110_2323_res = in_stg0_1_merged1110_2323_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<816, 2048>(result, in_stg0_1_merged1110_2323_res);
	hw_uint<16> in_stg0_1_merged1110_2324_res = in_stg0_1_merged1110_2324_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<832, 2048>(result, in_stg0_1_merged1110_2324_res);
	hw_uint<16> in_stg0_1_merged1110_2325_res = in_stg0_1_merged1110_2325_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<848, 2048>(result, in_stg0_1_merged1110_2325_res);
	hw_uint<16> in_stg0_1_merged1110_2326_res = in_stg0_1_merged1110_2326_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<864, 2048>(result, in_stg0_1_merged1110_2326_res);
	hw_uint<16> in_stg0_1_merged1110_2327_res = in_stg0_1_merged1110_2327_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<880, 2048>(result, in_stg0_1_merged1110_2327_res);
	hw_uint<16> in_stg0_1_merged1110_2328_res = in_stg0_1_merged1110_2328_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<896, 2048>(result, in_stg0_1_merged1110_2328_res);
	hw_uint<16> in_stg0_1_merged1110_2329_res = in_stg0_1_merged1110_2329_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<912, 2048>(result, in_stg0_1_merged1110_2329_res);
	hw_uint<16> in_stg0_1_merged1110_2330_res = in_stg0_1_merged1110_2330_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<928, 2048>(result, in_stg0_1_merged1110_2330_res);
	hw_uint<16> in_stg0_1_merged1110_2331_res = in_stg0_1_merged1110_2331_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<944, 2048>(result, in_stg0_1_merged1110_2331_res);
	hw_uint<16> in_stg0_1_merged1110_2332_res = in_stg0_1_merged1110_2332_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<960, 2048>(result, in_stg0_1_merged1110_2332_res);
	hw_uint<16> in_stg0_1_merged1110_2333_res = in_stg0_1_merged1110_2333_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<976, 2048>(result, in_stg0_1_merged1110_2333_res);
	hw_uint<16> in_stg0_1_merged1110_2334_res = in_stg0_1_merged1110_2334_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<992, 2048>(result, in_stg0_1_merged1110_2334_res);
	hw_uint<16> in_stg0_1_merged1110_2335_res = in_stg0_1_merged1110_2335_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1008, 2048>(result, in_stg0_1_merged1110_2335_res);
	hw_uint<16> in_stg0_1_merged1110_2336_res = in_stg0_1_merged1110_2336_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1024, 2048>(result, in_stg0_1_merged1110_2336_res);
	hw_uint<16> in_stg0_1_merged1110_2337_res = in_stg0_1_merged1110_2337_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1040, 2048>(result, in_stg0_1_merged1110_2337_res);
	hw_uint<16> in_stg0_1_merged1110_2338_res = in_stg0_1_merged1110_2338_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1056, 2048>(result, in_stg0_1_merged1110_2338_res);
	hw_uint<16> in_stg0_1_merged1110_2339_res = in_stg0_1_merged1110_2339_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1072, 2048>(result, in_stg0_1_merged1110_2339_res);
	hw_uint<16> in_stg0_1_merged1110_2340_res = in_stg0_1_merged1110_2340_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1088, 2048>(result, in_stg0_1_merged1110_2340_res);
	hw_uint<16> in_stg0_1_merged1110_2341_res = in_stg0_1_merged1110_2341_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1104, 2048>(result, in_stg0_1_merged1110_2341_res);
	hw_uint<16> in_stg0_1_merged1110_2342_res = in_stg0_1_merged1110_2342_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1120, 2048>(result, in_stg0_1_merged1110_2342_res);
	hw_uint<16> in_stg0_1_merged1110_2343_res = in_stg0_1_merged1110_2343_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1136, 2048>(result, in_stg0_1_merged1110_2343_res);
	hw_uint<16> in_stg0_1_merged1110_2344_res = in_stg0_1_merged1110_2344_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1152, 2048>(result, in_stg0_1_merged1110_2344_res);
	hw_uint<16> in_stg0_1_merged1110_2345_res = in_stg0_1_merged1110_2345_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1168, 2048>(result, in_stg0_1_merged1110_2345_res);
	hw_uint<16> in_stg0_1_merged1110_2346_res = in_stg0_1_merged1110_2346_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1184, 2048>(result, in_stg0_1_merged1110_2346_res);
	hw_uint<16> in_stg0_1_merged1110_2347_res = in_stg0_1_merged1110_2347_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1200, 2048>(result, in_stg0_1_merged1110_2347_res);
	hw_uint<16> in_stg0_1_merged1110_2348_res = in_stg0_1_merged1110_2348_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1216, 2048>(result, in_stg0_1_merged1110_2348_res);
	hw_uint<16> in_stg0_1_merged1110_2349_res = in_stg0_1_merged1110_2349_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1232, 2048>(result, in_stg0_1_merged1110_2349_res);
	hw_uint<16> in_stg0_1_merged1110_2350_res = in_stg0_1_merged1110_2350_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1248, 2048>(result, in_stg0_1_merged1110_2350_res);
	hw_uint<16> in_stg0_1_merged1110_2351_res = in_stg0_1_merged1110_2351_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1264, 2048>(result, in_stg0_1_merged1110_2351_res);
	hw_uint<16> in_stg0_1_merged1110_2352_res = in_stg0_1_merged1110_2352_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1280, 2048>(result, in_stg0_1_merged1110_2352_res);
	hw_uint<16> in_stg0_1_merged1110_2353_res = in_stg0_1_merged1110_2353_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1296, 2048>(result, in_stg0_1_merged1110_2353_res);
	hw_uint<16> in_stg0_1_merged1110_2354_res = in_stg0_1_merged1110_2354_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1312, 2048>(result, in_stg0_1_merged1110_2354_res);
	hw_uint<16> in_stg0_1_merged1110_2355_res = in_stg0_1_merged1110_2355_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1328, 2048>(result, in_stg0_1_merged1110_2355_res);
	hw_uint<16> in_stg0_1_merged1110_2356_res = in_stg0_1_merged1110_2356_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1344, 2048>(result, in_stg0_1_merged1110_2356_res);
	hw_uint<16> in_stg0_1_merged1110_2357_res = in_stg0_1_merged1110_2357_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1360, 2048>(result, in_stg0_1_merged1110_2357_res);
	hw_uint<16> in_stg0_1_merged1110_2358_res = in_stg0_1_merged1110_2358_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1376, 2048>(result, in_stg0_1_merged1110_2358_res);
	hw_uint<16> in_stg0_1_merged1110_2359_res = in_stg0_1_merged1110_2359_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1392, 2048>(result, in_stg0_1_merged1110_2359_res);
	hw_uint<16> in_stg0_1_merged1110_2360_res = in_stg0_1_merged1110_2360_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1408, 2048>(result, in_stg0_1_merged1110_2360_res);
	hw_uint<16> in_stg0_1_merged1110_2361_res = in_stg0_1_merged1110_2361_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1424, 2048>(result, in_stg0_1_merged1110_2361_res);
	hw_uint<16> in_stg0_1_merged1110_2362_res = in_stg0_1_merged1110_2362_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1440, 2048>(result, in_stg0_1_merged1110_2362_res);
	hw_uint<16> in_stg0_1_merged1110_2363_res = in_stg0_1_merged1110_2363_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1456, 2048>(result, in_stg0_1_merged1110_2363_res);
	hw_uint<16> in_stg0_1_merged1110_2364_res = in_stg0_1_merged1110_2364_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1472, 2048>(result, in_stg0_1_merged1110_2364_res);
	hw_uint<16> in_stg0_1_merged1110_2365_res = in_stg0_1_merged1110_2365_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1488, 2048>(result, in_stg0_1_merged1110_2365_res);
	hw_uint<16> in_stg0_1_merged1110_2366_res = in_stg0_1_merged1110_2366_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1504, 2048>(result, in_stg0_1_merged1110_2366_res);
	hw_uint<16> in_stg0_1_merged1110_2367_res = in_stg0_1_merged1110_2367_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1520, 2048>(result, in_stg0_1_merged1110_2367_res);
	hw_uint<16> in_stg0_1_merged1110_2368_res = in_stg0_1_merged1110_2368_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1536, 2048>(result, in_stg0_1_merged1110_2368_res);
	hw_uint<16> in_stg0_1_merged1110_2369_res = in_stg0_1_merged1110_2369_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1552, 2048>(result, in_stg0_1_merged1110_2369_res);
	hw_uint<16> in_stg0_1_merged1110_2370_res = in_stg0_1_merged1110_2370_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1568, 2048>(result, in_stg0_1_merged1110_2370_res);
	hw_uint<16> in_stg0_1_merged1110_2371_res = in_stg0_1_merged1110_2371_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1584, 2048>(result, in_stg0_1_merged1110_2371_res);
	hw_uint<16> in_stg0_1_merged1110_2372_res = in_stg0_1_merged1110_2372_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1600, 2048>(result, in_stg0_1_merged1110_2372_res);
	hw_uint<16> in_stg0_1_merged1110_2373_res = in_stg0_1_merged1110_2373_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1616, 2048>(result, in_stg0_1_merged1110_2373_res);
	hw_uint<16> in_stg0_1_merged1110_2374_res = in_stg0_1_merged1110_2374_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1632, 2048>(result, in_stg0_1_merged1110_2374_res);
	hw_uint<16> in_stg0_1_merged1110_2375_res = in_stg0_1_merged1110_2375_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1648, 2048>(result, in_stg0_1_merged1110_2375_res);
	hw_uint<16> in_stg0_1_merged1110_2376_res = in_stg0_1_merged1110_2376_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1664, 2048>(result, in_stg0_1_merged1110_2376_res);
	hw_uint<16> in_stg0_1_merged1110_2377_res = in_stg0_1_merged1110_2377_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1680, 2048>(result, in_stg0_1_merged1110_2377_res);
	hw_uint<16> in_stg0_1_merged1110_2378_res = in_stg0_1_merged1110_2378_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1696, 2048>(result, in_stg0_1_merged1110_2378_res);
	hw_uint<16> in_stg0_1_merged1110_2379_res = in_stg0_1_merged1110_2379_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1712, 2048>(result, in_stg0_1_merged1110_2379_res);
	hw_uint<16> in_stg0_1_merged1110_2380_res = in_stg0_1_merged1110_2380_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1728, 2048>(result, in_stg0_1_merged1110_2380_res);
	hw_uint<16> in_stg0_1_merged1110_2381_res = in_stg0_1_merged1110_2381_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1744, 2048>(result, in_stg0_1_merged1110_2381_res);
	hw_uint<16> in_stg0_1_merged1110_2382_res = in_stg0_1_merged1110_2382_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1760, 2048>(result, in_stg0_1_merged1110_2382_res);
	hw_uint<16> in_stg0_1_merged1110_2383_res = in_stg0_1_merged1110_2383_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1776, 2048>(result, in_stg0_1_merged1110_2383_res);
	hw_uint<16> in_stg0_1_merged1110_2384_res = in_stg0_1_merged1110_2384_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1792, 2048>(result, in_stg0_1_merged1110_2384_res);
	hw_uint<16> in_stg0_1_merged1110_2385_res = in_stg0_1_merged1110_2385_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1808, 2048>(result, in_stg0_1_merged1110_2385_res);
	hw_uint<16> in_stg0_1_merged1110_2386_res = in_stg0_1_merged1110_2386_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1824, 2048>(result, in_stg0_1_merged1110_2386_res);
	hw_uint<16> in_stg0_1_merged1110_2387_res = in_stg0_1_merged1110_2387_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1840, 2048>(result, in_stg0_1_merged1110_2387_res);
	hw_uint<16> in_stg0_1_merged1110_2388_res = in_stg0_1_merged1110_2388_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1856, 2048>(result, in_stg0_1_merged1110_2388_res);
	hw_uint<16> in_stg0_1_merged1110_2389_res = in_stg0_1_merged1110_2389_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1872, 2048>(result, in_stg0_1_merged1110_2389_res);
	hw_uint<16> in_stg0_1_merged1110_2390_res = in_stg0_1_merged1110_2390_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1888, 2048>(result, in_stg0_1_merged1110_2390_res);
	hw_uint<16> in_stg0_1_merged1110_2391_res = in_stg0_1_merged1110_2391_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1904, 2048>(result, in_stg0_1_merged1110_2391_res);
	hw_uint<16> in_stg0_1_merged1110_2392_res = in_stg0_1_merged1110_2392_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1920, 2048>(result, in_stg0_1_merged1110_2392_res);
	hw_uint<16> in_stg0_1_merged1110_2393_res = in_stg0_1_merged1110_2393_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1936, 2048>(result, in_stg0_1_merged1110_2393_res);
	hw_uint<16> in_stg0_1_merged1110_2394_res = in_stg0_1_merged1110_2394_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1952, 2048>(result, in_stg0_1_merged1110_2394_res);
	hw_uint<16> in_stg0_1_merged1110_2395_res = in_stg0_1_merged1110_2395_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1968, 2048>(result, in_stg0_1_merged1110_2395_res);
	hw_uint<16> in_stg0_1_merged1110_2396_res = in_stg0_1_merged1110_2396_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1984, 2048>(result, in_stg0_1_merged1110_2396_res);
	hw_uint<16> in_stg0_1_merged1110_2397_res = in_stg0_1_merged1110_2397_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<2000, 2048>(result, in_stg0_1_merged1110_2397_res);
	hw_uint<16> in_stg0_1_merged1110_2398_res = in_stg0_1_merged1110_2398_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<2016, 2048>(result, in_stg0_1_merged1110_2398_res);
	hw_uint<16> in_stg0_1_merged1110_2399_res = in_stg0_1_merged1110_2399_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<2032, 2048>(result, in_stg0_1_merged1110_2399_res);
	return result;
}

struct stg0_stg0_1_merged1110_2240_merged_banks_4_cache {
	// RAM Box: {[0, 2336], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 74, 75
	hw_uint<16> f0;
	fifo<hw_uint<16>, 73> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_74() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2241_merged_banks_4_cache {
	// RAM Box: {[1, 2337], [0, 1092]}
	// Capacity: 76
	// # of read delays: 4
  // 0, 1, 74, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_75() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2242_merged_banks_4_cache {
	// RAM Box: {[2, 2306], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2243_merged_banks_4_cache {
	// RAM Box: {[3, 2307], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2244_merged_banks_4_cache {
	// RAM Box: {[4, 2308], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2245_merged_banks_4_cache {
	// RAM Box: {[5, 2309], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2246_merged_banks_4_cache {
	// RAM Box: {[6, 2310], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2247_merged_banks_4_cache {
	// RAM Box: {[7, 2311], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2248_merged_banks_4_cache {
	// RAM Box: {[8, 2312], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2249_merged_banks_4_cache {
	// RAM Box: {[9, 2313], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2250_merged_banks_4_cache {
	// RAM Box: {[10, 2314], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2251_merged_banks_4_cache {
	// RAM Box: {[11, 2315], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2252_merged_banks_4_cache {
	// RAM Box: {[12, 2316], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2253_merged_banks_4_cache {
	// RAM Box: {[13, 2317], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2254_merged_banks_4_cache {
	// RAM Box: {[14, 2318], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2255_merged_banks_4_cache {
	// RAM Box: {[15, 2319], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2256_merged_banks_4_cache {
	// RAM Box: {[16, 2320], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2257_merged_banks_4_cache {
	// RAM Box: {[17, 2321], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2258_merged_banks_4_cache {
	// RAM Box: {[18, 2322], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2259_merged_banks_4_cache {
	// RAM Box: {[19, 2323], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2260_merged_banks_4_cache {
	// RAM Box: {[20, 2324], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2261_merged_banks_4_cache {
	// RAM Box: {[21, 2325], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2262_merged_banks_4_cache {
	// RAM Box: {[22, 2326], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2263_merged_banks_4_cache {
	// RAM Box: {[23, 2327], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2264_merged_banks_4_cache {
	// RAM Box: {[24, 2328], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2265_merged_banks_4_cache {
	// RAM Box: {[25, 2329], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2266_merged_banks_4_cache {
	// RAM Box: {[26, 2330], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2267_merged_banks_4_cache {
	// RAM Box: {[27, 2331], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2268_merged_banks_4_cache {
	// RAM Box: {[28, 2332], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2269_merged_banks_4_cache {
	// RAM Box: {[29, 2333], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2270_merged_banks_4_cache {
	// RAM Box: {[30, 2334], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged1110_2271_merged_banks_4_cache {
	// RAM Box: {[31, 2335], [0, 1093]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_cache {
  // Reader addrs...
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[1 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[1 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[1 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
    // { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[33 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // # of banks: 32
  stg0_stg0_1_merged1110_2240_merged_banks_4_cache stg0_stg0_1_merged1110_2240_merged_banks_4;
  stg0_stg0_1_merged1110_2241_merged_banks_4_cache stg0_stg0_1_merged1110_2241_merged_banks_4;
  stg0_stg0_1_merged1110_2242_merged_banks_4_cache stg0_stg0_1_merged1110_2242_merged_banks_4;
  stg0_stg0_1_merged1110_2243_merged_banks_4_cache stg0_stg0_1_merged1110_2243_merged_banks_4;
  stg0_stg0_1_merged1110_2244_merged_banks_4_cache stg0_stg0_1_merged1110_2244_merged_banks_4;
  stg0_stg0_1_merged1110_2245_merged_banks_4_cache stg0_stg0_1_merged1110_2245_merged_banks_4;
  stg0_stg0_1_merged1110_2246_merged_banks_4_cache stg0_stg0_1_merged1110_2246_merged_banks_4;
  stg0_stg0_1_merged1110_2247_merged_banks_4_cache stg0_stg0_1_merged1110_2247_merged_banks_4;
  stg0_stg0_1_merged1110_2248_merged_banks_4_cache stg0_stg0_1_merged1110_2248_merged_banks_4;
  stg0_stg0_1_merged1110_2249_merged_banks_4_cache stg0_stg0_1_merged1110_2249_merged_banks_4;
  stg0_stg0_1_merged1110_2250_merged_banks_4_cache stg0_stg0_1_merged1110_2250_merged_banks_4;
  stg0_stg0_1_merged1110_2251_merged_banks_4_cache stg0_stg0_1_merged1110_2251_merged_banks_4;
  stg0_stg0_1_merged1110_2252_merged_banks_4_cache stg0_stg0_1_merged1110_2252_merged_banks_4;
  stg0_stg0_1_merged1110_2253_merged_banks_4_cache stg0_stg0_1_merged1110_2253_merged_banks_4;
  stg0_stg0_1_merged1110_2254_merged_banks_4_cache stg0_stg0_1_merged1110_2254_merged_banks_4;
  stg0_stg0_1_merged1110_2255_merged_banks_4_cache stg0_stg0_1_merged1110_2255_merged_banks_4;
  stg0_stg0_1_merged1110_2256_merged_banks_4_cache stg0_stg0_1_merged1110_2256_merged_banks_4;
  stg0_stg0_1_merged1110_2257_merged_banks_4_cache stg0_stg0_1_merged1110_2257_merged_banks_4;
  stg0_stg0_1_merged1110_2258_merged_banks_4_cache stg0_stg0_1_merged1110_2258_merged_banks_4;
  stg0_stg0_1_merged1110_2259_merged_banks_4_cache stg0_stg0_1_merged1110_2259_merged_banks_4;
  stg0_stg0_1_merged1110_2260_merged_banks_4_cache stg0_stg0_1_merged1110_2260_merged_banks_4;
  stg0_stg0_1_merged1110_2261_merged_banks_4_cache stg0_stg0_1_merged1110_2261_merged_banks_4;
  stg0_stg0_1_merged1110_2262_merged_banks_4_cache stg0_stg0_1_merged1110_2262_merged_banks_4;
  stg0_stg0_1_merged1110_2263_merged_banks_4_cache stg0_stg0_1_merged1110_2263_merged_banks_4;
  stg0_stg0_1_merged1110_2264_merged_banks_4_cache stg0_stg0_1_merged1110_2264_merged_banks_4;
  stg0_stg0_1_merged1110_2265_merged_banks_4_cache stg0_stg0_1_merged1110_2265_merged_banks_4;
  stg0_stg0_1_merged1110_2266_merged_banks_4_cache stg0_stg0_1_merged1110_2266_merged_banks_4;
  stg0_stg0_1_merged1110_2267_merged_banks_4_cache stg0_stg0_1_merged1110_2267_merged_banks_4;
  stg0_stg0_1_merged1110_2268_merged_banks_4_cache stg0_stg0_1_merged1110_2268_merged_banks_4;
  stg0_stg0_1_merged1110_2269_merged_banks_4_cache stg0_stg0_1_merged1110_2269_merged_banks_4;
  stg0_stg0_1_merged1110_2270_merged_banks_4_cache stg0_stg0_1_merged1110_2270_merged_banks_4;
  stg0_stg0_1_merged1110_2271_merged_banks_4_cache stg0_stg0_1_merged1110_2271_merged_banks_4;
};



inline void stg0_stg0_1_merged1110_2240_write(hw_uint<16>& stg0_stg0_1_merged1110_2240, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2240_merged_banks_4.push(stg0_stg0_1_merged1110_2240);
}

inline void stg0_stg0_1_merged1110_2241_write(hw_uint<16>& stg0_stg0_1_merged1110_2241, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2241_merged_banks_4.push(stg0_stg0_1_merged1110_2241);
}

inline void stg0_stg0_1_merged1110_2242_write(hw_uint<16>& stg0_stg0_1_merged1110_2242, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2242_merged_banks_4.push(stg0_stg0_1_merged1110_2242);
}

inline void stg0_stg0_1_merged1110_2243_write(hw_uint<16>& stg0_stg0_1_merged1110_2243, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2243_merged_banks_4.push(stg0_stg0_1_merged1110_2243);
}

inline void stg0_stg0_1_merged1110_2244_write(hw_uint<16>& stg0_stg0_1_merged1110_2244, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2244_merged_banks_4.push(stg0_stg0_1_merged1110_2244);
}

inline void stg0_stg0_1_merged1110_2245_write(hw_uint<16>& stg0_stg0_1_merged1110_2245, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2245_merged_banks_4.push(stg0_stg0_1_merged1110_2245);
}

inline void stg0_stg0_1_merged1110_2246_write(hw_uint<16>& stg0_stg0_1_merged1110_2246, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2246_merged_banks_4.push(stg0_stg0_1_merged1110_2246);
}

inline void stg0_stg0_1_merged1110_2247_write(hw_uint<16>& stg0_stg0_1_merged1110_2247, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2247_merged_banks_4.push(stg0_stg0_1_merged1110_2247);
}

inline void stg0_stg0_1_merged1110_2248_write(hw_uint<16>& stg0_stg0_1_merged1110_2248, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2248_merged_banks_4.push(stg0_stg0_1_merged1110_2248);
}

inline void stg0_stg0_1_merged1110_2249_write(hw_uint<16>& stg0_stg0_1_merged1110_2249, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2249_merged_banks_4.push(stg0_stg0_1_merged1110_2249);
}

inline void stg0_stg0_1_merged1110_2250_write(hw_uint<16>& stg0_stg0_1_merged1110_2250, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2250_merged_banks_4.push(stg0_stg0_1_merged1110_2250);
}

inline void stg0_stg0_1_merged1110_2251_write(hw_uint<16>& stg0_stg0_1_merged1110_2251, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2251_merged_banks_4.push(stg0_stg0_1_merged1110_2251);
}

inline void stg0_stg0_1_merged1110_2252_write(hw_uint<16>& stg0_stg0_1_merged1110_2252, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2252_merged_banks_4.push(stg0_stg0_1_merged1110_2252);
}

inline void stg0_stg0_1_merged1110_2253_write(hw_uint<16>& stg0_stg0_1_merged1110_2253, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2253_merged_banks_4.push(stg0_stg0_1_merged1110_2253);
}

inline void stg0_stg0_1_merged1110_2254_write(hw_uint<16>& stg0_stg0_1_merged1110_2254, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2254_merged_banks_4.push(stg0_stg0_1_merged1110_2254);
}

inline void stg0_stg0_1_merged1110_2255_write(hw_uint<16>& stg0_stg0_1_merged1110_2255, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2255_merged_banks_4.push(stg0_stg0_1_merged1110_2255);
}

inline void stg0_stg0_1_merged1110_2256_write(hw_uint<16>& stg0_stg0_1_merged1110_2256, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2256_merged_banks_4.push(stg0_stg0_1_merged1110_2256);
}

inline void stg0_stg0_1_merged1110_2257_write(hw_uint<16>& stg0_stg0_1_merged1110_2257, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2257_merged_banks_4.push(stg0_stg0_1_merged1110_2257);
}

inline void stg0_stg0_1_merged1110_2258_write(hw_uint<16>& stg0_stg0_1_merged1110_2258, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2258_merged_banks_4.push(stg0_stg0_1_merged1110_2258);
}

inline void stg0_stg0_1_merged1110_2259_write(hw_uint<16>& stg0_stg0_1_merged1110_2259, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2259_merged_banks_4.push(stg0_stg0_1_merged1110_2259);
}

inline void stg0_stg0_1_merged1110_2260_write(hw_uint<16>& stg0_stg0_1_merged1110_2260, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2260_merged_banks_4.push(stg0_stg0_1_merged1110_2260);
}

inline void stg0_stg0_1_merged1110_2261_write(hw_uint<16>& stg0_stg0_1_merged1110_2261, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2261_merged_banks_4.push(stg0_stg0_1_merged1110_2261);
}

inline void stg0_stg0_1_merged1110_2262_write(hw_uint<16>& stg0_stg0_1_merged1110_2262, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2262_merged_banks_4.push(stg0_stg0_1_merged1110_2262);
}

inline void stg0_stg0_1_merged1110_2263_write(hw_uint<16>& stg0_stg0_1_merged1110_2263, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2263_merged_banks_4.push(stg0_stg0_1_merged1110_2263);
}

inline void stg0_stg0_1_merged1110_2264_write(hw_uint<16>& stg0_stg0_1_merged1110_2264, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2264_merged_banks_4.push(stg0_stg0_1_merged1110_2264);
}

inline void stg0_stg0_1_merged1110_2265_write(hw_uint<16>& stg0_stg0_1_merged1110_2265, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2265_merged_banks_4.push(stg0_stg0_1_merged1110_2265);
}

inline void stg0_stg0_1_merged1110_2266_write(hw_uint<16>& stg0_stg0_1_merged1110_2266, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2266_merged_banks_4.push(stg0_stg0_1_merged1110_2266);
}

inline void stg0_stg0_1_merged1110_2267_write(hw_uint<16>& stg0_stg0_1_merged1110_2267, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2267_merged_banks_4.push(stg0_stg0_1_merged1110_2267);
}

inline void stg0_stg0_1_merged1110_2268_write(hw_uint<16>& stg0_stg0_1_merged1110_2268, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2268_merged_banks_4.push(stg0_stg0_1_merged1110_2268);
}

inline void stg0_stg0_1_merged1110_2269_write(hw_uint<16>& stg0_stg0_1_merged1110_2269, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2269_merged_banks_4.push(stg0_stg0_1_merged1110_2269);
}

inline void stg0_stg0_1_merged1110_2270_write(hw_uint<16>& stg0_stg0_1_merged1110_2270, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2270_merged_banks_4.push(stg0_stg0_1_merged1110_2270);
}

inline void stg0_stg0_1_merged1110_2271_write(hw_uint<16>& stg0_stg0_1_merged1110_2271, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1110_2271_merged_banks_4.push(stg0_stg0_1_merged1110_2271);
}

inline hw_uint<16> stg0_stg1_1_merged1113_1312_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1312 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2240 = stg0.stg0_stg0_1_merged1110_2240_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2240;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1313_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1313 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[1 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2241 = stg0.stg0_stg0_1_merged1110_2241_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2241;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1314_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1314 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[1 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2241 = stg0.stg0_stg0_1_merged1110_2241_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2241;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1315_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1315 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2242 = stg0.stg0_stg0_1_merged1110_2242_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2242;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1316_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1316 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[1 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2241 = stg0.stg0_stg0_1_merged1110_2241_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2241;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1317_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1317 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2242 = stg0.stg0_stg0_1_merged1110_2242_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2242;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1318_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1318 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2242 = stg0.stg0_stg0_1_merged1110_2242_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2242;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1319_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1319 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2243 = stg0.stg0_stg0_1_merged1110_2243_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2243;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1320_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1320 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[2 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2242 = stg0.stg0_stg0_1_merged1110_2242_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2242;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1321_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1321 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2243 = stg0.stg0_stg0_1_merged1110_2243_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2243;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1322_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1322 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2243 = stg0.stg0_stg0_1_merged1110_2243_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2243;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1323_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1323 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2244 = stg0.stg0_stg0_1_merged1110_2244_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2244;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1324_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1324 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[3 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2243 = stg0.stg0_stg0_1_merged1110_2243_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2243;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1325_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1325 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2244 = stg0.stg0_stg0_1_merged1110_2244_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2244;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1326_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1326 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2244 = stg0.stg0_stg0_1_merged1110_2244_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2244;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1327_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1327 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2245 = stg0.stg0_stg0_1_merged1110_2245_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2245;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1328_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1328 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[4 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2244 = stg0.stg0_stg0_1_merged1110_2244_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2244;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1329_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1329 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2245 = stg0.stg0_stg0_1_merged1110_2245_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2245;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1330_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1330 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2245 = stg0.stg0_stg0_1_merged1110_2245_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2245;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1331_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1331 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2246 = stg0.stg0_stg0_1_merged1110_2246_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2246;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1332_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1332 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[5 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2245 = stg0.stg0_stg0_1_merged1110_2245_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2245;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1333_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1333 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2246 = stg0.stg0_stg0_1_merged1110_2246_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2246;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1334_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1334 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2246 = stg0.stg0_stg0_1_merged1110_2246_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2246;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1335_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1335 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2247 = stg0.stg0_stg0_1_merged1110_2247_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2247;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1336_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1336 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[6 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2246 = stg0.stg0_stg0_1_merged1110_2246_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2246;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1337_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1337 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2247 = stg0.stg0_stg0_1_merged1110_2247_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2247;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1338_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1338 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2247 = stg0.stg0_stg0_1_merged1110_2247_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2247;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1339_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1339 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2248 = stg0.stg0_stg0_1_merged1110_2248_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2248;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1340_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1340 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[7 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2247 = stg0.stg0_stg0_1_merged1110_2247_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2247;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1341_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1341 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2248 = stg0.stg0_stg0_1_merged1110_2248_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2248;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1342_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1342 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2248 = stg0.stg0_stg0_1_merged1110_2248_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2248;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1343_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1343 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2249 = stg0.stg0_stg0_1_merged1110_2249_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2249;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1344_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1344 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[8 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2248 = stg0.stg0_stg0_1_merged1110_2248_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2248;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1345_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1345 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2249 = stg0.stg0_stg0_1_merged1110_2249_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2249;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1346_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1346 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2249 = stg0.stg0_stg0_1_merged1110_2249_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2249;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1347_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1347 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2250 = stg0.stg0_stg0_1_merged1110_2250_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2250;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1348_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1348 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[9 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2249 = stg0.stg0_stg0_1_merged1110_2249_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2249;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1349_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1349 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2250 = stg0.stg0_stg0_1_merged1110_2250_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2250;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1350_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1350 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2250 = stg0.stg0_stg0_1_merged1110_2250_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2250;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1351_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1351 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2251 = stg0.stg0_stg0_1_merged1110_2251_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2251;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1352_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1352 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[10 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2250 = stg0.stg0_stg0_1_merged1110_2250_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2250;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1353_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1353 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2251 = stg0.stg0_stg0_1_merged1110_2251_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2251;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1354_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1354 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2251 = stg0.stg0_stg0_1_merged1110_2251_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2251;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1355_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1355 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2252 = stg0.stg0_stg0_1_merged1110_2252_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2252;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1356_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1356 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[11 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2251 = stg0.stg0_stg0_1_merged1110_2251_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2251;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1357_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1357 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2252 = stg0.stg0_stg0_1_merged1110_2252_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2252;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1358_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1358 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2252 = stg0.stg0_stg0_1_merged1110_2252_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2252;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1359_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1359 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2253 = stg0.stg0_stg0_1_merged1110_2253_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2253;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1360_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1360 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[12 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2252 = stg0.stg0_stg0_1_merged1110_2252_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2252;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1361_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1361 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2253 = stg0.stg0_stg0_1_merged1110_2253_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2253;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1362_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1362 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2253 = stg0.stg0_stg0_1_merged1110_2253_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2253;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1363_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1363 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2254 = stg0.stg0_stg0_1_merged1110_2254_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2254;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1364_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1364 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[13 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2253 = stg0.stg0_stg0_1_merged1110_2253_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2253;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1365_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1365 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2254 = stg0.stg0_stg0_1_merged1110_2254_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2254;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1366_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1366 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2254 = stg0.stg0_stg0_1_merged1110_2254_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2254;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1367_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1367 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2255 = stg0.stg0_stg0_1_merged1110_2255_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2255;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1368_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1368 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[14 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2254 = stg0.stg0_stg0_1_merged1110_2254_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2254;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1369_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1369 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2255 = stg0.stg0_stg0_1_merged1110_2255_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2255;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1370_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1370 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2255 = stg0.stg0_stg0_1_merged1110_2255_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2255;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1371_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1371 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2256 = stg0.stg0_stg0_1_merged1110_2256_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2256;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1372_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1372 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[15 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2255 = stg0.stg0_stg0_1_merged1110_2255_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2255;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1373_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1373 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2256 = stg0.stg0_stg0_1_merged1110_2256_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2256;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1374_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1374 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2256 = stg0.stg0_stg0_1_merged1110_2256_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2256;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1375_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1375 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2257 = stg0.stg0_stg0_1_merged1110_2257_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2257;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1376_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1376 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[16 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2256 = stg0.stg0_stg0_1_merged1110_2256_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2256;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1377_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1377 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2257 = stg0.stg0_stg0_1_merged1110_2257_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2257;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1378_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1378 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2257 = stg0.stg0_stg0_1_merged1110_2257_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2257;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1379_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1379 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2258 = stg0.stg0_stg0_1_merged1110_2258_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2258;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1380_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1380 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[17 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2257 = stg0.stg0_stg0_1_merged1110_2257_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2257;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1381_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1381 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2258 = stg0.stg0_stg0_1_merged1110_2258_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2258;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1382_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1382 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2258 = stg0.stg0_stg0_1_merged1110_2258_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2258;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1383_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1383 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2259 = stg0.stg0_stg0_1_merged1110_2259_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2259;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1384_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1384 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[18 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2258 = stg0.stg0_stg0_1_merged1110_2258_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2258;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1385_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1385 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2259 = stg0.stg0_stg0_1_merged1110_2259_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2259;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1386_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1386 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2259 = stg0.stg0_stg0_1_merged1110_2259_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2259;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1387_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1387 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2260 = stg0.stg0_stg0_1_merged1110_2260_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2260;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1388_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1388 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[19 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2259 = stg0.stg0_stg0_1_merged1110_2259_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2259;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1389_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1389 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2260 = stg0.stg0_stg0_1_merged1110_2260_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2260;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1390_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1390 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2260 = stg0.stg0_stg0_1_merged1110_2260_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2260;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1391_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1391 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2261 = stg0.stg0_stg0_1_merged1110_2261_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2261;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1392_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1392 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[20 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2260 = stg0.stg0_stg0_1_merged1110_2260_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2260;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1393_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1393 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2261 = stg0.stg0_stg0_1_merged1110_2261_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2261;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1394_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1394 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2261 = stg0.stg0_stg0_1_merged1110_2261_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2261;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1395_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1395 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2262 = stg0.stg0_stg0_1_merged1110_2262_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2262;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1396_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1396 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[21 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2261 = stg0.stg0_stg0_1_merged1110_2261_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2261;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1397_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1397 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2262 = stg0.stg0_stg0_1_merged1110_2262_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2262;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1398_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1398 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2262 = stg0.stg0_stg0_1_merged1110_2262_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2262;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1399_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1399 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2263 = stg0.stg0_stg0_1_merged1110_2263_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2263;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1400_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1400 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[22 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2262 = stg0.stg0_stg0_1_merged1110_2262_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2262;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1401_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1401 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2263 = stg0.stg0_stg0_1_merged1110_2263_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2263;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1402_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1402 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2263 = stg0.stg0_stg0_1_merged1110_2263_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2263;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1403_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1403 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2264 = stg0.stg0_stg0_1_merged1110_2264_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2264;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1404_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1404 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[23 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2263 = stg0.stg0_stg0_1_merged1110_2263_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2263;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1405_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1405 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2264 = stg0.stg0_stg0_1_merged1110_2264_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2264;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1406_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1406 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2264 = stg0.stg0_stg0_1_merged1110_2264_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2264;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1407_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1407 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2265 = stg0.stg0_stg0_1_merged1110_2265_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2265;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1408_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1408 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[24 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2264 = stg0.stg0_stg0_1_merged1110_2264_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2264;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1409_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1409 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2265 = stg0.stg0_stg0_1_merged1110_2265_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2265;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1410_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1410 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2265 = stg0.stg0_stg0_1_merged1110_2265_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2265;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1411_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1411 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2266 = stg0.stg0_stg0_1_merged1110_2266_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2266;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1412_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1412 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[25 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2265 = stg0.stg0_stg0_1_merged1110_2265_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2265;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1413_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1413 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2266 = stg0.stg0_stg0_1_merged1110_2266_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2266;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1414_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1414 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2266 = stg0.stg0_stg0_1_merged1110_2266_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2266;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1415_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1415 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2267 = stg0.stg0_stg0_1_merged1110_2267_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2267;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1416_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1416 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[26 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2266 = stg0.stg0_stg0_1_merged1110_2266_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2266;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1417_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1417 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2267 = stg0.stg0_stg0_1_merged1110_2267_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2267;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1418_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1418 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2267 = stg0.stg0_stg0_1_merged1110_2267_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2267;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1419_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1419 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2268 = stg0.stg0_stg0_1_merged1110_2268_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2268;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1420_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1420 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[27 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2267 = stg0.stg0_stg0_1_merged1110_2267_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2267;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1421_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1421 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2268 = stg0.stg0_stg0_1_merged1110_2268_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2268;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1422_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1422 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2268 = stg0.stg0_stg0_1_merged1110_2268_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2268;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1423_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1423 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2269 = stg0.stg0_stg0_1_merged1110_2269_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2269;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1424_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1424 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[28 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2268 = stg0.stg0_stg0_1_merged1110_2268_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2268;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1425_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1425 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2269 = stg0.stg0_stg0_1_merged1110_2269_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2269;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1426_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1426 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2269 = stg0.stg0_stg0_1_merged1110_2269_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2269;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1427_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1427 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2270 = stg0.stg0_stg0_1_merged1110_2270_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2270;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1428_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1428 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[29 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2269 = stg0.stg0_stg0_1_merged1110_2269_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2269;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1429_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1429 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2270 = stg0.stg0_stg0_1_merged1110_2270_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2270;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1430_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1430 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2270 = stg0.stg0_stg0_1_merged1110_2270_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2270;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1431_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1431 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2271 = stg0.stg0_stg0_1_merged1110_2271_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2271;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1432_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1432 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[30 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2270 = stg0.stg0_stg0_1_merged1110_2270_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2270;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1433_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1433 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2271 = stg0.stg0_stg0_1_merged1110_2271_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2271;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1434_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1434 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2271 = stg0.stg0_stg0_1_merged1110_2271_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged1110_2271;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1435_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1435 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2240 = stg0.stg0_stg0_1_merged1110_2240_merged_banks_4.peek_74();
  return value_stg0_stg0_1_merged1110_2240;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1436_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1436 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[31 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2271 = stg0.stg0_stg0_1_merged1110_2271_merged_banks_4.peek_75();
  return value_stg0_stg0_1_merged1110_2271;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1437_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1437 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2240 = stg0.stg0_stg0_1_merged1110_2240_merged_banks_4.peek_74();
  return value_stg0_stg0_1_merged1110_2240;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1438_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1438 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[32 + 32stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2240 = stg0.stg0_stg0_1_merged1110_2240_merged_banks_4.peek_0();
  return value_stg0_stg0_1_merged1110_2240;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged1113_1439_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged1113_1439 read pattern: { stg1_1_merged1113[root = 0, stg1_0, stg1_1] -> stg0[33 + 32stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 72 }
  // Read schedule : { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  // Write schedule: { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
  auto value_stg0_stg0_1_merged1110_2241 = stg0.stg0_stg0_1_merged1110_2241_merged_banks_4.peek_74();
  return value_stg0_stg0_1_merged1110_2241;
  return 0;
}

// # of bundles = 2
// stg0_1_merged1110_write
//	stg0_stg0_1_merged1110_2240
//	stg0_stg0_1_merged1110_2241
//	stg0_stg0_1_merged1110_2242
//	stg0_stg0_1_merged1110_2243
//	stg0_stg0_1_merged1110_2244
//	stg0_stg0_1_merged1110_2245
//	stg0_stg0_1_merged1110_2246
//	stg0_stg0_1_merged1110_2247
//	stg0_stg0_1_merged1110_2248
//	stg0_stg0_1_merged1110_2249
//	stg0_stg0_1_merged1110_2250
//	stg0_stg0_1_merged1110_2251
//	stg0_stg0_1_merged1110_2252
//	stg0_stg0_1_merged1110_2253
//	stg0_stg0_1_merged1110_2254
//	stg0_stg0_1_merged1110_2255
//	stg0_stg0_1_merged1110_2256
//	stg0_stg0_1_merged1110_2257
//	stg0_stg0_1_merged1110_2258
//	stg0_stg0_1_merged1110_2259
//	stg0_stg0_1_merged1110_2260
//	stg0_stg0_1_merged1110_2261
//	stg0_stg0_1_merged1110_2262
//	stg0_stg0_1_merged1110_2263
//	stg0_stg0_1_merged1110_2264
//	stg0_stg0_1_merged1110_2265
//	stg0_stg0_1_merged1110_2266
//	stg0_stg0_1_merged1110_2267
//	stg0_stg0_1_merged1110_2268
//	stg0_stg0_1_merged1110_2269
//	stg0_stg0_1_merged1110_2270
//	stg0_stg0_1_merged1110_2271
inline void stg0_stg0_1_merged1110_write_bundle_write(hw_uint<512>& stg0_1_merged1110_write, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
	hw_uint<16> stg0_stg0_1_merged1110_2240_res = stg0_1_merged1110_write.extract<0, 15>();
	stg0_stg0_1_merged1110_2240_write(stg0_stg0_1_merged1110_2240_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2241_res = stg0_1_merged1110_write.extract<16, 31>();
	stg0_stg0_1_merged1110_2241_write(stg0_stg0_1_merged1110_2241_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2242_res = stg0_1_merged1110_write.extract<32, 47>();
	stg0_stg0_1_merged1110_2242_write(stg0_stg0_1_merged1110_2242_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2243_res = stg0_1_merged1110_write.extract<48, 63>();
	stg0_stg0_1_merged1110_2243_write(stg0_stg0_1_merged1110_2243_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2244_res = stg0_1_merged1110_write.extract<64, 79>();
	stg0_stg0_1_merged1110_2244_write(stg0_stg0_1_merged1110_2244_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2245_res = stg0_1_merged1110_write.extract<80, 95>();
	stg0_stg0_1_merged1110_2245_write(stg0_stg0_1_merged1110_2245_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2246_res = stg0_1_merged1110_write.extract<96, 111>();
	stg0_stg0_1_merged1110_2246_write(stg0_stg0_1_merged1110_2246_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2247_res = stg0_1_merged1110_write.extract<112, 127>();
	stg0_stg0_1_merged1110_2247_write(stg0_stg0_1_merged1110_2247_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2248_res = stg0_1_merged1110_write.extract<128, 143>();
	stg0_stg0_1_merged1110_2248_write(stg0_stg0_1_merged1110_2248_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2249_res = stg0_1_merged1110_write.extract<144, 159>();
	stg0_stg0_1_merged1110_2249_write(stg0_stg0_1_merged1110_2249_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2250_res = stg0_1_merged1110_write.extract<160, 175>();
	stg0_stg0_1_merged1110_2250_write(stg0_stg0_1_merged1110_2250_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2251_res = stg0_1_merged1110_write.extract<176, 191>();
	stg0_stg0_1_merged1110_2251_write(stg0_stg0_1_merged1110_2251_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2252_res = stg0_1_merged1110_write.extract<192, 207>();
	stg0_stg0_1_merged1110_2252_write(stg0_stg0_1_merged1110_2252_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2253_res = stg0_1_merged1110_write.extract<208, 223>();
	stg0_stg0_1_merged1110_2253_write(stg0_stg0_1_merged1110_2253_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2254_res = stg0_1_merged1110_write.extract<224, 239>();
	stg0_stg0_1_merged1110_2254_write(stg0_stg0_1_merged1110_2254_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2255_res = stg0_1_merged1110_write.extract<240, 255>();
	stg0_stg0_1_merged1110_2255_write(stg0_stg0_1_merged1110_2255_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2256_res = stg0_1_merged1110_write.extract<256, 271>();
	stg0_stg0_1_merged1110_2256_write(stg0_stg0_1_merged1110_2256_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2257_res = stg0_1_merged1110_write.extract<272, 287>();
	stg0_stg0_1_merged1110_2257_write(stg0_stg0_1_merged1110_2257_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2258_res = stg0_1_merged1110_write.extract<288, 303>();
	stg0_stg0_1_merged1110_2258_write(stg0_stg0_1_merged1110_2258_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2259_res = stg0_1_merged1110_write.extract<304, 319>();
	stg0_stg0_1_merged1110_2259_write(stg0_stg0_1_merged1110_2259_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2260_res = stg0_1_merged1110_write.extract<320, 335>();
	stg0_stg0_1_merged1110_2260_write(stg0_stg0_1_merged1110_2260_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2261_res = stg0_1_merged1110_write.extract<336, 351>();
	stg0_stg0_1_merged1110_2261_write(stg0_stg0_1_merged1110_2261_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2262_res = stg0_1_merged1110_write.extract<352, 367>();
	stg0_stg0_1_merged1110_2262_write(stg0_stg0_1_merged1110_2262_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2263_res = stg0_1_merged1110_write.extract<368, 383>();
	stg0_stg0_1_merged1110_2263_write(stg0_stg0_1_merged1110_2263_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2264_res = stg0_1_merged1110_write.extract<384, 399>();
	stg0_stg0_1_merged1110_2264_write(stg0_stg0_1_merged1110_2264_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2265_res = stg0_1_merged1110_write.extract<400, 415>();
	stg0_stg0_1_merged1110_2265_write(stg0_stg0_1_merged1110_2265_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2266_res = stg0_1_merged1110_write.extract<416, 431>();
	stg0_stg0_1_merged1110_2266_write(stg0_stg0_1_merged1110_2266_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2267_res = stg0_1_merged1110_write.extract<432, 447>();
	stg0_stg0_1_merged1110_2267_write(stg0_stg0_1_merged1110_2267_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2268_res = stg0_1_merged1110_write.extract<448, 463>();
	stg0_stg0_1_merged1110_2268_write(stg0_stg0_1_merged1110_2268_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2269_res = stg0_1_merged1110_write.extract<464, 479>();
	stg0_stg0_1_merged1110_2269_write(stg0_stg0_1_merged1110_2269_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2270_res = stg0_1_merged1110_write.extract<480, 495>();
	stg0_stg0_1_merged1110_2270_write(stg0_stg0_1_merged1110_2270_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1110_2271_res = stg0_1_merged1110_write.extract<496, 511>();
	stg0_stg0_1_merged1110_2271_write(stg0_stg0_1_merged1110_2271_res, stg0, root, stg0_0, stg0_1, dynamic_address);
}

// stg1_1_merged1113_read
//	stg0_stg1_1_merged1113_1312
//	stg0_stg1_1_merged1113_1313
//	stg0_stg1_1_merged1113_1314
//	stg0_stg1_1_merged1113_1315
//	stg0_stg1_1_merged1113_1316
//	stg0_stg1_1_merged1113_1317
//	stg0_stg1_1_merged1113_1318
//	stg0_stg1_1_merged1113_1319
//	stg0_stg1_1_merged1113_1320
//	stg0_stg1_1_merged1113_1321
//	stg0_stg1_1_merged1113_1322
//	stg0_stg1_1_merged1113_1323
//	stg0_stg1_1_merged1113_1324
//	stg0_stg1_1_merged1113_1325
//	stg0_stg1_1_merged1113_1326
//	stg0_stg1_1_merged1113_1327
//	stg0_stg1_1_merged1113_1328
//	stg0_stg1_1_merged1113_1329
//	stg0_stg1_1_merged1113_1330
//	stg0_stg1_1_merged1113_1331
//	stg0_stg1_1_merged1113_1332
//	stg0_stg1_1_merged1113_1333
//	stg0_stg1_1_merged1113_1334
//	stg0_stg1_1_merged1113_1335
//	stg0_stg1_1_merged1113_1336
//	stg0_stg1_1_merged1113_1337
//	stg0_stg1_1_merged1113_1338
//	stg0_stg1_1_merged1113_1339
//	stg0_stg1_1_merged1113_1340
//	stg0_stg1_1_merged1113_1341
//	stg0_stg1_1_merged1113_1342
//	stg0_stg1_1_merged1113_1343
//	stg0_stg1_1_merged1113_1344
//	stg0_stg1_1_merged1113_1345
//	stg0_stg1_1_merged1113_1346
//	stg0_stg1_1_merged1113_1347
//	stg0_stg1_1_merged1113_1348
//	stg0_stg1_1_merged1113_1349
//	stg0_stg1_1_merged1113_1350
//	stg0_stg1_1_merged1113_1351
//	stg0_stg1_1_merged1113_1352
//	stg0_stg1_1_merged1113_1353
//	stg0_stg1_1_merged1113_1354
//	stg0_stg1_1_merged1113_1355
//	stg0_stg1_1_merged1113_1356
//	stg0_stg1_1_merged1113_1357
//	stg0_stg1_1_merged1113_1358
//	stg0_stg1_1_merged1113_1359
//	stg0_stg1_1_merged1113_1360
//	stg0_stg1_1_merged1113_1361
//	stg0_stg1_1_merged1113_1362
//	stg0_stg1_1_merged1113_1363
//	stg0_stg1_1_merged1113_1364
//	stg0_stg1_1_merged1113_1365
//	stg0_stg1_1_merged1113_1366
//	stg0_stg1_1_merged1113_1367
//	stg0_stg1_1_merged1113_1368
//	stg0_stg1_1_merged1113_1369
//	stg0_stg1_1_merged1113_1370
//	stg0_stg1_1_merged1113_1371
//	stg0_stg1_1_merged1113_1372
//	stg0_stg1_1_merged1113_1373
//	stg0_stg1_1_merged1113_1374
//	stg0_stg1_1_merged1113_1375
//	stg0_stg1_1_merged1113_1376
//	stg0_stg1_1_merged1113_1377
//	stg0_stg1_1_merged1113_1378
//	stg0_stg1_1_merged1113_1379
//	stg0_stg1_1_merged1113_1380
//	stg0_stg1_1_merged1113_1381
//	stg0_stg1_1_merged1113_1382
//	stg0_stg1_1_merged1113_1383
//	stg0_stg1_1_merged1113_1384
//	stg0_stg1_1_merged1113_1385
//	stg0_stg1_1_merged1113_1386
//	stg0_stg1_1_merged1113_1387
//	stg0_stg1_1_merged1113_1388
//	stg0_stg1_1_merged1113_1389
//	stg0_stg1_1_merged1113_1390
//	stg0_stg1_1_merged1113_1391
//	stg0_stg1_1_merged1113_1392
//	stg0_stg1_1_merged1113_1393
//	stg0_stg1_1_merged1113_1394
//	stg0_stg1_1_merged1113_1395
//	stg0_stg1_1_merged1113_1396
//	stg0_stg1_1_merged1113_1397
//	stg0_stg1_1_merged1113_1398
//	stg0_stg1_1_merged1113_1399
//	stg0_stg1_1_merged1113_1400
//	stg0_stg1_1_merged1113_1401
//	stg0_stg1_1_merged1113_1402
//	stg0_stg1_1_merged1113_1403
//	stg0_stg1_1_merged1113_1404
//	stg0_stg1_1_merged1113_1405
//	stg0_stg1_1_merged1113_1406
//	stg0_stg1_1_merged1113_1407
//	stg0_stg1_1_merged1113_1408
//	stg0_stg1_1_merged1113_1409
//	stg0_stg1_1_merged1113_1410
//	stg0_stg1_1_merged1113_1411
//	stg0_stg1_1_merged1113_1412
//	stg0_stg1_1_merged1113_1413
//	stg0_stg1_1_merged1113_1414
//	stg0_stg1_1_merged1113_1415
//	stg0_stg1_1_merged1113_1416
//	stg0_stg1_1_merged1113_1417
//	stg0_stg1_1_merged1113_1418
//	stg0_stg1_1_merged1113_1419
//	stg0_stg1_1_merged1113_1420
//	stg0_stg1_1_merged1113_1421
//	stg0_stg1_1_merged1113_1422
//	stg0_stg1_1_merged1113_1423
//	stg0_stg1_1_merged1113_1424
//	stg0_stg1_1_merged1113_1425
//	stg0_stg1_1_merged1113_1426
//	stg0_stg1_1_merged1113_1427
//	stg0_stg1_1_merged1113_1428
//	stg0_stg1_1_merged1113_1429
//	stg0_stg1_1_merged1113_1430
//	stg0_stg1_1_merged1113_1431
//	stg0_stg1_1_merged1113_1432
//	stg0_stg1_1_merged1113_1433
//	stg0_stg1_1_merged1113_1434
//	stg0_stg1_1_merged1113_1435
//	stg0_stg1_1_merged1113_1436
//	stg0_stg1_1_merged1113_1437
//	stg0_stg1_1_merged1113_1438
//	stg0_stg1_1_merged1113_1439
inline hw_uint<2048> stg0_stg1_1_merged1113_read_bundle_read(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg0_stg1_1_merged1113_1312
    // stg0_stg1_1_merged1113_1313
    // stg0_stg1_1_merged1113_1314
    // stg0_stg1_1_merged1113_1315
    // stg0_stg1_1_merged1113_1316
    // stg0_stg1_1_merged1113_1317
    // stg0_stg1_1_merged1113_1318
    // stg0_stg1_1_merged1113_1319
    // stg0_stg1_1_merged1113_1320
    // stg0_stg1_1_merged1113_1321
    // stg0_stg1_1_merged1113_1322
    // stg0_stg1_1_merged1113_1323
    // stg0_stg1_1_merged1113_1324
    // stg0_stg1_1_merged1113_1325
    // stg0_stg1_1_merged1113_1326
    // stg0_stg1_1_merged1113_1327
    // stg0_stg1_1_merged1113_1328
    // stg0_stg1_1_merged1113_1329
    // stg0_stg1_1_merged1113_1330
    // stg0_stg1_1_merged1113_1331
    // stg0_stg1_1_merged1113_1332
    // stg0_stg1_1_merged1113_1333
    // stg0_stg1_1_merged1113_1334
    // stg0_stg1_1_merged1113_1335
    // stg0_stg1_1_merged1113_1336
    // stg0_stg1_1_merged1113_1337
    // stg0_stg1_1_merged1113_1338
    // stg0_stg1_1_merged1113_1339
    // stg0_stg1_1_merged1113_1340
    // stg0_stg1_1_merged1113_1341
    // stg0_stg1_1_merged1113_1342
    // stg0_stg1_1_merged1113_1343
    // stg0_stg1_1_merged1113_1344
    // stg0_stg1_1_merged1113_1345
    // stg0_stg1_1_merged1113_1346
    // stg0_stg1_1_merged1113_1347
    // stg0_stg1_1_merged1113_1348
    // stg0_stg1_1_merged1113_1349
    // stg0_stg1_1_merged1113_1350
    // stg0_stg1_1_merged1113_1351
    // stg0_stg1_1_merged1113_1352
    // stg0_stg1_1_merged1113_1353
    // stg0_stg1_1_merged1113_1354
    // stg0_stg1_1_merged1113_1355
    // stg0_stg1_1_merged1113_1356
    // stg0_stg1_1_merged1113_1357
    // stg0_stg1_1_merged1113_1358
    // stg0_stg1_1_merged1113_1359
    // stg0_stg1_1_merged1113_1360
    // stg0_stg1_1_merged1113_1361
    // stg0_stg1_1_merged1113_1362
    // stg0_stg1_1_merged1113_1363
    // stg0_stg1_1_merged1113_1364
    // stg0_stg1_1_merged1113_1365
    // stg0_stg1_1_merged1113_1366
    // stg0_stg1_1_merged1113_1367
    // stg0_stg1_1_merged1113_1368
    // stg0_stg1_1_merged1113_1369
    // stg0_stg1_1_merged1113_1370
    // stg0_stg1_1_merged1113_1371
    // stg0_stg1_1_merged1113_1372
    // stg0_stg1_1_merged1113_1373
    // stg0_stg1_1_merged1113_1374
    // stg0_stg1_1_merged1113_1375
    // stg0_stg1_1_merged1113_1376
    // stg0_stg1_1_merged1113_1377
    // stg0_stg1_1_merged1113_1378
    // stg0_stg1_1_merged1113_1379
    // stg0_stg1_1_merged1113_1380
    // stg0_stg1_1_merged1113_1381
    // stg0_stg1_1_merged1113_1382
    // stg0_stg1_1_merged1113_1383
    // stg0_stg1_1_merged1113_1384
    // stg0_stg1_1_merged1113_1385
    // stg0_stg1_1_merged1113_1386
    // stg0_stg1_1_merged1113_1387
    // stg0_stg1_1_merged1113_1388
    // stg0_stg1_1_merged1113_1389
    // stg0_stg1_1_merged1113_1390
    // stg0_stg1_1_merged1113_1391
    // stg0_stg1_1_merged1113_1392
    // stg0_stg1_1_merged1113_1393
    // stg0_stg1_1_merged1113_1394
    // stg0_stg1_1_merged1113_1395
    // stg0_stg1_1_merged1113_1396
    // stg0_stg1_1_merged1113_1397
    // stg0_stg1_1_merged1113_1398
    // stg0_stg1_1_merged1113_1399
    // stg0_stg1_1_merged1113_1400
    // stg0_stg1_1_merged1113_1401
    // stg0_stg1_1_merged1113_1402
    // stg0_stg1_1_merged1113_1403
    // stg0_stg1_1_merged1113_1404
    // stg0_stg1_1_merged1113_1405
    // stg0_stg1_1_merged1113_1406
    // stg0_stg1_1_merged1113_1407
    // stg0_stg1_1_merged1113_1408
    // stg0_stg1_1_merged1113_1409
    // stg0_stg1_1_merged1113_1410
    // stg0_stg1_1_merged1113_1411
    // stg0_stg1_1_merged1113_1412
    // stg0_stg1_1_merged1113_1413
    // stg0_stg1_1_merged1113_1414
    // stg0_stg1_1_merged1113_1415
    // stg0_stg1_1_merged1113_1416
    // stg0_stg1_1_merged1113_1417
    // stg0_stg1_1_merged1113_1418
    // stg0_stg1_1_merged1113_1419
    // stg0_stg1_1_merged1113_1420
    // stg0_stg1_1_merged1113_1421
    // stg0_stg1_1_merged1113_1422
    // stg0_stg1_1_merged1113_1423
    // stg0_stg1_1_merged1113_1424
    // stg0_stg1_1_merged1113_1425
    // stg0_stg1_1_merged1113_1426
    // stg0_stg1_1_merged1113_1427
    // stg0_stg1_1_merged1113_1428
    // stg0_stg1_1_merged1113_1429
    // stg0_stg1_1_merged1113_1430
    // stg0_stg1_1_merged1113_1431
    // stg0_stg1_1_merged1113_1432
    // stg0_stg1_1_merged1113_1433
    // stg0_stg1_1_merged1113_1434
    // stg0_stg1_1_merged1113_1435
    // stg0_stg1_1_merged1113_1436
    // stg0_stg1_1_merged1113_1437
    // stg0_stg1_1_merged1113_1438
    // stg0_stg1_1_merged1113_1439

	hw_uint<2048> result;
	hw_uint<16> stg0_stg1_1_merged1113_1312_res = stg0_stg1_1_merged1113_1312_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<0, 2048>(result, stg0_stg1_1_merged1113_1312_res);
	hw_uint<16> stg0_stg1_1_merged1113_1313_res = stg0_stg1_1_merged1113_1313_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<16, 2048>(result, stg0_stg1_1_merged1113_1313_res);
	hw_uint<16> stg0_stg1_1_merged1113_1314_res = stg0_stg1_1_merged1113_1314_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<32, 2048>(result, stg0_stg1_1_merged1113_1314_res);
	hw_uint<16> stg0_stg1_1_merged1113_1315_res = stg0_stg1_1_merged1113_1315_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<48, 2048>(result, stg0_stg1_1_merged1113_1315_res);
	hw_uint<16> stg0_stg1_1_merged1113_1316_res = stg0_stg1_1_merged1113_1316_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<64, 2048>(result, stg0_stg1_1_merged1113_1316_res);
	hw_uint<16> stg0_stg1_1_merged1113_1317_res = stg0_stg1_1_merged1113_1317_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<80, 2048>(result, stg0_stg1_1_merged1113_1317_res);
	hw_uint<16> stg0_stg1_1_merged1113_1318_res = stg0_stg1_1_merged1113_1318_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<96, 2048>(result, stg0_stg1_1_merged1113_1318_res);
	hw_uint<16> stg0_stg1_1_merged1113_1319_res = stg0_stg1_1_merged1113_1319_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<112, 2048>(result, stg0_stg1_1_merged1113_1319_res);
	hw_uint<16> stg0_stg1_1_merged1113_1320_res = stg0_stg1_1_merged1113_1320_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<128, 2048>(result, stg0_stg1_1_merged1113_1320_res);
	hw_uint<16> stg0_stg1_1_merged1113_1321_res = stg0_stg1_1_merged1113_1321_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<144, 2048>(result, stg0_stg1_1_merged1113_1321_res);
	hw_uint<16> stg0_stg1_1_merged1113_1322_res = stg0_stg1_1_merged1113_1322_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<160, 2048>(result, stg0_stg1_1_merged1113_1322_res);
	hw_uint<16> stg0_stg1_1_merged1113_1323_res = stg0_stg1_1_merged1113_1323_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<176, 2048>(result, stg0_stg1_1_merged1113_1323_res);
	hw_uint<16> stg0_stg1_1_merged1113_1324_res = stg0_stg1_1_merged1113_1324_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<192, 2048>(result, stg0_stg1_1_merged1113_1324_res);
	hw_uint<16> stg0_stg1_1_merged1113_1325_res = stg0_stg1_1_merged1113_1325_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<208, 2048>(result, stg0_stg1_1_merged1113_1325_res);
	hw_uint<16> stg0_stg1_1_merged1113_1326_res = stg0_stg1_1_merged1113_1326_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<224, 2048>(result, stg0_stg1_1_merged1113_1326_res);
	hw_uint<16> stg0_stg1_1_merged1113_1327_res = stg0_stg1_1_merged1113_1327_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<240, 2048>(result, stg0_stg1_1_merged1113_1327_res);
	hw_uint<16> stg0_stg1_1_merged1113_1328_res = stg0_stg1_1_merged1113_1328_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<256, 2048>(result, stg0_stg1_1_merged1113_1328_res);
	hw_uint<16> stg0_stg1_1_merged1113_1329_res = stg0_stg1_1_merged1113_1329_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<272, 2048>(result, stg0_stg1_1_merged1113_1329_res);
	hw_uint<16> stg0_stg1_1_merged1113_1330_res = stg0_stg1_1_merged1113_1330_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<288, 2048>(result, stg0_stg1_1_merged1113_1330_res);
	hw_uint<16> stg0_stg1_1_merged1113_1331_res = stg0_stg1_1_merged1113_1331_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<304, 2048>(result, stg0_stg1_1_merged1113_1331_res);
	hw_uint<16> stg0_stg1_1_merged1113_1332_res = stg0_stg1_1_merged1113_1332_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<320, 2048>(result, stg0_stg1_1_merged1113_1332_res);
	hw_uint<16> stg0_stg1_1_merged1113_1333_res = stg0_stg1_1_merged1113_1333_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<336, 2048>(result, stg0_stg1_1_merged1113_1333_res);
	hw_uint<16> stg0_stg1_1_merged1113_1334_res = stg0_stg1_1_merged1113_1334_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<352, 2048>(result, stg0_stg1_1_merged1113_1334_res);
	hw_uint<16> stg0_stg1_1_merged1113_1335_res = stg0_stg1_1_merged1113_1335_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<368, 2048>(result, stg0_stg1_1_merged1113_1335_res);
	hw_uint<16> stg0_stg1_1_merged1113_1336_res = stg0_stg1_1_merged1113_1336_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<384, 2048>(result, stg0_stg1_1_merged1113_1336_res);
	hw_uint<16> stg0_stg1_1_merged1113_1337_res = stg0_stg1_1_merged1113_1337_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<400, 2048>(result, stg0_stg1_1_merged1113_1337_res);
	hw_uint<16> stg0_stg1_1_merged1113_1338_res = stg0_stg1_1_merged1113_1338_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<416, 2048>(result, stg0_stg1_1_merged1113_1338_res);
	hw_uint<16> stg0_stg1_1_merged1113_1339_res = stg0_stg1_1_merged1113_1339_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<432, 2048>(result, stg0_stg1_1_merged1113_1339_res);
	hw_uint<16> stg0_stg1_1_merged1113_1340_res = stg0_stg1_1_merged1113_1340_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<448, 2048>(result, stg0_stg1_1_merged1113_1340_res);
	hw_uint<16> stg0_stg1_1_merged1113_1341_res = stg0_stg1_1_merged1113_1341_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<464, 2048>(result, stg0_stg1_1_merged1113_1341_res);
	hw_uint<16> stg0_stg1_1_merged1113_1342_res = stg0_stg1_1_merged1113_1342_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<480, 2048>(result, stg0_stg1_1_merged1113_1342_res);
	hw_uint<16> stg0_stg1_1_merged1113_1343_res = stg0_stg1_1_merged1113_1343_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<496, 2048>(result, stg0_stg1_1_merged1113_1343_res);
	hw_uint<16> stg0_stg1_1_merged1113_1344_res = stg0_stg1_1_merged1113_1344_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<512, 2048>(result, stg0_stg1_1_merged1113_1344_res);
	hw_uint<16> stg0_stg1_1_merged1113_1345_res = stg0_stg1_1_merged1113_1345_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<528, 2048>(result, stg0_stg1_1_merged1113_1345_res);
	hw_uint<16> stg0_stg1_1_merged1113_1346_res = stg0_stg1_1_merged1113_1346_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<544, 2048>(result, stg0_stg1_1_merged1113_1346_res);
	hw_uint<16> stg0_stg1_1_merged1113_1347_res = stg0_stg1_1_merged1113_1347_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<560, 2048>(result, stg0_stg1_1_merged1113_1347_res);
	hw_uint<16> stg0_stg1_1_merged1113_1348_res = stg0_stg1_1_merged1113_1348_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<576, 2048>(result, stg0_stg1_1_merged1113_1348_res);
	hw_uint<16> stg0_stg1_1_merged1113_1349_res = stg0_stg1_1_merged1113_1349_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<592, 2048>(result, stg0_stg1_1_merged1113_1349_res);
	hw_uint<16> stg0_stg1_1_merged1113_1350_res = stg0_stg1_1_merged1113_1350_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<608, 2048>(result, stg0_stg1_1_merged1113_1350_res);
	hw_uint<16> stg0_stg1_1_merged1113_1351_res = stg0_stg1_1_merged1113_1351_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<624, 2048>(result, stg0_stg1_1_merged1113_1351_res);
	hw_uint<16> stg0_stg1_1_merged1113_1352_res = stg0_stg1_1_merged1113_1352_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<640, 2048>(result, stg0_stg1_1_merged1113_1352_res);
	hw_uint<16> stg0_stg1_1_merged1113_1353_res = stg0_stg1_1_merged1113_1353_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<656, 2048>(result, stg0_stg1_1_merged1113_1353_res);
	hw_uint<16> stg0_stg1_1_merged1113_1354_res = stg0_stg1_1_merged1113_1354_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<672, 2048>(result, stg0_stg1_1_merged1113_1354_res);
	hw_uint<16> stg0_stg1_1_merged1113_1355_res = stg0_stg1_1_merged1113_1355_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<688, 2048>(result, stg0_stg1_1_merged1113_1355_res);
	hw_uint<16> stg0_stg1_1_merged1113_1356_res = stg0_stg1_1_merged1113_1356_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<704, 2048>(result, stg0_stg1_1_merged1113_1356_res);
	hw_uint<16> stg0_stg1_1_merged1113_1357_res = stg0_stg1_1_merged1113_1357_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<720, 2048>(result, stg0_stg1_1_merged1113_1357_res);
	hw_uint<16> stg0_stg1_1_merged1113_1358_res = stg0_stg1_1_merged1113_1358_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<736, 2048>(result, stg0_stg1_1_merged1113_1358_res);
	hw_uint<16> stg0_stg1_1_merged1113_1359_res = stg0_stg1_1_merged1113_1359_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<752, 2048>(result, stg0_stg1_1_merged1113_1359_res);
	hw_uint<16> stg0_stg1_1_merged1113_1360_res = stg0_stg1_1_merged1113_1360_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<768, 2048>(result, stg0_stg1_1_merged1113_1360_res);
	hw_uint<16> stg0_stg1_1_merged1113_1361_res = stg0_stg1_1_merged1113_1361_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<784, 2048>(result, stg0_stg1_1_merged1113_1361_res);
	hw_uint<16> stg0_stg1_1_merged1113_1362_res = stg0_stg1_1_merged1113_1362_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<800, 2048>(result, stg0_stg1_1_merged1113_1362_res);
	hw_uint<16> stg0_stg1_1_merged1113_1363_res = stg0_stg1_1_merged1113_1363_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<816, 2048>(result, stg0_stg1_1_merged1113_1363_res);
	hw_uint<16> stg0_stg1_1_merged1113_1364_res = stg0_stg1_1_merged1113_1364_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<832, 2048>(result, stg0_stg1_1_merged1113_1364_res);
	hw_uint<16> stg0_stg1_1_merged1113_1365_res = stg0_stg1_1_merged1113_1365_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<848, 2048>(result, stg0_stg1_1_merged1113_1365_res);
	hw_uint<16> stg0_stg1_1_merged1113_1366_res = stg0_stg1_1_merged1113_1366_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<864, 2048>(result, stg0_stg1_1_merged1113_1366_res);
	hw_uint<16> stg0_stg1_1_merged1113_1367_res = stg0_stg1_1_merged1113_1367_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<880, 2048>(result, stg0_stg1_1_merged1113_1367_res);
	hw_uint<16> stg0_stg1_1_merged1113_1368_res = stg0_stg1_1_merged1113_1368_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<896, 2048>(result, stg0_stg1_1_merged1113_1368_res);
	hw_uint<16> stg0_stg1_1_merged1113_1369_res = stg0_stg1_1_merged1113_1369_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<912, 2048>(result, stg0_stg1_1_merged1113_1369_res);
	hw_uint<16> stg0_stg1_1_merged1113_1370_res = stg0_stg1_1_merged1113_1370_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<928, 2048>(result, stg0_stg1_1_merged1113_1370_res);
	hw_uint<16> stg0_stg1_1_merged1113_1371_res = stg0_stg1_1_merged1113_1371_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<944, 2048>(result, stg0_stg1_1_merged1113_1371_res);
	hw_uint<16> stg0_stg1_1_merged1113_1372_res = stg0_stg1_1_merged1113_1372_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<960, 2048>(result, stg0_stg1_1_merged1113_1372_res);
	hw_uint<16> stg0_stg1_1_merged1113_1373_res = stg0_stg1_1_merged1113_1373_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<976, 2048>(result, stg0_stg1_1_merged1113_1373_res);
	hw_uint<16> stg0_stg1_1_merged1113_1374_res = stg0_stg1_1_merged1113_1374_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<992, 2048>(result, stg0_stg1_1_merged1113_1374_res);
	hw_uint<16> stg0_stg1_1_merged1113_1375_res = stg0_stg1_1_merged1113_1375_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1008, 2048>(result, stg0_stg1_1_merged1113_1375_res);
	hw_uint<16> stg0_stg1_1_merged1113_1376_res = stg0_stg1_1_merged1113_1376_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1024, 2048>(result, stg0_stg1_1_merged1113_1376_res);
	hw_uint<16> stg0_stg1_1_merged1113_1377_res = stg0_stg1_1_merged1113_1377_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1040, 2048>(result, stg0_stg1_1_merged1113_1377_res);
	hw_uint<16> stg0_stg1_1_merged1113_1378_res = stg0_stg1_1_merged1113_1378_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1056, 2048>(result, stg0_stg1_1_merged1113_1378_res);
	hw_uint<16> stg0_stg1_1_merged1113_1379_res = stg0_stg1_1_merged1113_1379_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1072, 2048>(result, stg0_stg1_1_merged1113_1379_res);
	hw_uint<16> stg0_stg1_1_merged1113_1380_res = stg0_stg1_1_merged1113_1380_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1088, 2048>(result, stg0_stg1_1_merged1113_1380_res);
	hw_uint<16> stg0_stg1_1_merged1113_1381_res = stg0_stg1_1_merged1113_1381_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1104, 2048>(result, stg0_stg1_1_merged1113_1381_res);
	hw_uint<16> stg0_stg1_1_merged1113_1382_res = stg0_stg1_1_merged1113_1382_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1120, 2048>(result, stg0_stg1_1_merged1113_1382_res);
	hw_uint<16> stg0_stg1_1_merged1113_1383_res = stg0_stg1_1_merged1113_1383_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1136, 2048>(result, stg0_stg1_1_merged1113_1383_res);
	hw_uint<16> stg0_stg1_1_merged1113_1384_res = stg0_stg1_1_merged1113_1384_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1152, 2048>(result, stg0_stg1_1_merged1113_1384_res);
	hw_uint<16> stg0_stg1_1_merged1113_1385_res = stg0_stg1_1_merged1113_1385_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1168, 2048>(result, stg0_stg1_1_merged1113_1385_res);
	hw_uint<16> stg0_stg1_1_merged1113_1386_res = stg0_stg1_1_merged1113_1386_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1184, 2048>(result, stg0_stg1_1_merged1113_1386_res);
	hw_uint<16> stg0_stg1_1_merged1113_1387_res = stg0_stg1_1_merged1113_1387_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1200, 2048>(result, stg0_stg1_1_merged1113_1387_res);
	hw_uint<16> stg0_stg1_1_merged1113_1388_res = stg0_stg1_1_merged1113_1388_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1216, 2048>(result, stg0_stg1_1_merged1113_1388_res);
	hw_uint<16> stg0_stg1_1_merged1113_1389_res = stg0_stg1_1_merged1113_1389_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1232, 2048>(result, stg0_stg1_1_merged1113_1389_res);
	hw_uint<16> stg0_stg1_1_merged1113_1390_res = stg0_stg1_1_merged1113_1390_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1248, 2048>(result, stg0_stg1_1_merged1113_1390_res);
	hw_uint<16> stg0_stg1_1_merged1113_1391_res = stg0_stg1_1_merged1113_1391_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1264, 2048>(result, stg0_stg1_1_merged1113_1391_res);
	hw_uint<16> stg0_stg1_1_merged1113_1392_res = stg0_stg1_1_merged1113_1392_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1280, 2048>(result, stg0_stg1_1_merged1113_1392_res);
	hw_uint<16> stg0_stg1_1_merged1113_1393_res = stg0_stg1_1_merged1113_1393_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1296, 2048>(result, stg0_stg1_1_merged1113_1393_res);
	hw_uint<16> stg0_stg1_1_merged1113_1394_res = stg0_stg1_1_merged1113_1394_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1312, 2048>(result, stg0_stg1_1_merged1113_1394_res);
	hw_uint<16> stg0_stg1_1_merged1113_1395_res = stg0_stg1_1_merged1113_1395_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1328, 2048>(result, stg0_stg1_1_merged1113_1395_res);
	hw_uint<16> stg0_stg1_1_merged1113_1396_res = stg0_stg1_1_merged1113_1396_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1344, 2048>(result, stg0_stg1_1_merged1113_1396_res);
	hw_uint<16> stg0_stg1_1_merged1113_1397_res = stg0_stg1_1_merged1113_1397_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1360, 2048>(result, stg0_stg1_1_merged1113_1397_res);
	hw_uint<16> stg0_stg1_1_merged1113_1398_res = stg0_stg1_1_merged1113_1398_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1376, 2048>(result, stg0_stg1_1_merged1113_1398_res);
	hw_uint<16> stg0_stg1_1_merged1113_1399_res = stg0_stg1_1_merged1113_1399_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1392, 2048>(result, stg0_stg1_1_merged1113_1399_res);
	hw_uint<16> stg0_stg1_1_merged1113_1400_res = stg0_stg1_1_merged1113_1400_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1408, 2048>(result, stg0_stg1_1_merged1113_1400_res);
	hw_uint<16> stg0_stg1_1_merged1113_1401_res = stg0_stg1_1_merged1113_1401_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1424, 2048>(result, stg0_stg1_1_merged1113_1401_res);
	hw_uint<16> stg0_stg1_1_merged1113_1402_res = stg0_stg1_1_merged1113_1402_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1440, 2048>(result, stg0_stg1_1_merged1113_1402_res);
	hw_uint<16> stg0_stg1_1_merged1113_1403_res = stg0_stg1_1_merged1113_1403_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1456, 2048>(result, stg0_stg1_1_merged1113_1403_res);
	hw_uint<16> stg0_stg1_1_merged1113_1404_res = stg0_stg1_1_merged1113_1404_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1472, 2048>(result, stg0_stg1_1_merged1113_1404_res);
	hw_uint<16> stg0_stg1_1_merged1113_1405_res = stg0_stg1_1_merged1113_1405_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1488, 2048>(result, stg0_stg1_1_merged1113_1405_res);
	hw_uint<16> stg0_stg1_1_merged1113_1406_res = stg0_stg1_1_merged1113_1406_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1504, 2048>(result, stg0_stg1_1_merged1113_1406_res);
	hw_uint<16> stg0_stg1_1_merged1113_1407_res = stg0_stg1_1_merged1113_1407_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1520, 2048>(result, stg0_stg1_1_merged1113_1407_res);
	hw_uint<16> stg0_stg1_1_merged1113_1408_res = stg0_stg1_1_merged1113_1408_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1536, 2048>(result, stg0_stg1_1_merged1113_1408_res);
	hw_uint<16> stg0_stg1_1_merged1113_1409_res = stg0_stg1_1_merged1113_1409_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1552, 2048>(result, stg0_stg1_1_merged1113_1409_res);
	hw_uint<16> stg0_stg1_1_merged1113_1410_res = stg0_stg1_1_merged1113_1410_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1568, 2048>(result, stg0_stg1_1_merged1113_1410_res);
	hw_uint<16> stg0_stg1_1_merged1113_1411_res = stg0_stg1_1_merged1113_1411_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1584, 2048>(result, stg0_stg1_1_merged1113_1411_res);
	hw_uint<16> stg0_stg1_1_merged1113_1412_res = stg0_stg1_1_merged1113_1412_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1600, 2048>(result, stg0_stg1_1_merged1113_1412_res);
	hw_uint<16> stg0_stg1_1_merged1113_1413_res = stg0_stg1_1_merged1113_1413_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1616, 2048>(result, stg0_stg1_1_merged1113_1413_res);
	hw_uint<16> stg0_stg1_1_merged1113_1414_res = stg0_stg1_1_merged1113_1414_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1632, 2048>(result, stg0_stg1_1_merged1113_1414_res);
	hw_uint<16> stg0_stg1_1_merged1113_1415_res = stg0_stg1_1_merged1113_1415_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1648, 2048>(result, stg0_stg1_1_merged1113_1415_res);
	hw_uint<16> stg0_stg1_1_merged1113_1416_res = stg0_stg1_1_merged1113_1416_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1664, 2048>(result, stg0_stg1_1_merged1113_1416_res);
	hw_uint<16> stg0_stg1_1_merged1113_1417_res = stg0_stg1_1_merged1113_1417_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1680, 2048>(result, stg0_stg1_1_merged1113_1417_res);
	hw_uint<16> stg0_stg1_1_merged1113_1418_res = stg0_stg1_1_merged1113_1418_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1696, 2048>(result, stg0_stg1_1_merged1113_1418_res);
	hw_uint<16> stg0_stg1_1_merged1113_1419_res = stg0_stg1_1_merged1113_1419_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1712, 2048>(result, stg0_stg1_1_merged1113_1419_res);
	hw_uint<16> stg0_stg1_1_merged1113_1420_res = stg0_stg1_1_merged1113_1420_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1728, 2048>(result, stg0_stg1_1_merged1113_1420_res);
	hw_uint<16> stg0_stg1_1_merged1113_1421_res = stg0_stg1_1_merged1113_1421_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1744, 2048>(result, stg0_stg1_1_merged1113_1421_res);
	hw_uint<16> stg0_stg1_1_merged1113_1422_res = stg0_stg1_1_merged1113_1422_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1760, 2048>(result, stg0_stg1_1_merged1113_1422_res);
	hw_uint<16> stg0_stg1_1_merged1113_1423_res = stg0_stg1_1_merged1113_1423_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1776, 2048>(result, stg0_stg1_1_merged1113_1423_res);
	hw_uint<16> stg0_stg1_1_merged1113_1424_res = stg0_stg1_1_merged1113_1424_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1792, 2048>(result, stg0_stg1_1_merged1113_1424_res);
	hw_uint<16> stg0_stg1_1_merged1113_1425_res = stg0_stg1_1_merged1113_1425_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1808, 2048>(result, stg0_stg1_1_merged1113_1425_res);
	hw_uint<16> stg0_stg1_1_merged1113_1426_res = stg0_stg1_1_merged1113_1426_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1824, 2048>(result, stg0_stg1_1_merged1113_1426_res);
	hw_uint<16> stg0_stg1_1_merged1113_1427_res = stg0_stg1_1_merged1113_1427_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1840, 2048>(result, stg0_stg1_1_merged1113_1427_res);
	hw_uint<16> stg0_stg1_1_merged1113_1428_res = stg0_stg1_1_merged1113_1428_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1856, 2048>(result, stg0_stg1_1_merged1113_1428_res);
	hw_uint<16> stg0_stg1_1_merged1113_1429_res = stg0_stg1_1_merged1113_1429_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1872, 2048>(result, stg0_stg1_1_merged1113_1429_res);
	hw_uint<16> stg0_stg1_1_merged1113_1430_res = stg0_stg1_1_merged1113_1430_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1888, 2048>(result, stg0_stg1_1_merged1113_1430_res);
	hw_uint<16> stg0_stg1_1_merged1113_1431_res = stg0_stg1_1_merged1113_1431_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1904, 2048>(result, stg0_stg1_1_merged1113_1431_res);
	hw_uint<16> stg0_stg1_1_merged1113_1432_res = stg0_stg1_1_merged1113_1432_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1920, 2048>(result, stg0_stg1_1_merged1113_1432_res);
	hw_uint<16> stg0_stg1_1_merged1113_1433_res = stg0_stg1_1_merged1113_1433_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1936, 2048>(result, stg0_stg1_1_merged1113_1433_res);
	hw_uint<16> stg0_stg1_1_merged1113_1434_res = stg0_stg1_1_merged1113_1434_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1952, 2048>(result, stg0_stg1_1_merged1113_1434_res);
	hw_uint<16> stg0_stg1_1_merged1113_1435_res = stg0_stg1_1_merged1113_1435_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1968, 2048>(result, stg0_stg1_1_merged1113_1435_res);
	hw_uint<16> stg0_stg1_1_merged1113_1436_res = stg0_stg1_1_merged1113_1436_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1984, 2048>(result, stg0_stg1_1_merged1113_1436_res);
	hw_uint<16> stg0_stg1_1_merged1113_1437_res = stg0_stg1_1_merged1113_1437_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<2000, 2048>(result, stg0_stg1_1_merged1113_1437_res);
	hw_uint<16> stg0_stg1_1_merged1113_1438_res = stg0_stg1_1_merged1113_1438_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<2016, 2048>(result, stg0_stg1_1_merged1113_1438_res);
	hw_uint<16> stg0_stg1_1_merged1113_1439_res = stg0_stg1_1_merged1113_1439_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<2032, 2048>(result, stg0_stg1_1_merged1113_1439_res);
	return result;
}

struct stg1_stg1_1_merged1113_1280_merged_banks_4_cache {
	// RAM Box: {[0, 2304], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 73, 74
	hw_uint<16> f0;
	fifo<hw_uint<16>, 72> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_73() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1281_merged_banks_4_cache {
	// RAM Box: {[1, 2305], [0, 1091]}
	// Capacity: 75
	// # of read delays: 4
  // 0, 1, 73, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_74() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1282_merged_banks_4_cache {
	// RAM Box: {[2, 2274], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1283_merged_banks_4_cache {
	// RAM Box: {[3, 2275], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1284_merged_banks_4_cache {
	// RAM Box: {[4, 2276], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1285_merged_banks_4_cache {
	// RAM Box: {[5, 2277], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1286_merged_banks_4_cache {
	// RAM Box: {[6, 2278], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1287_merged_banks_4_cache {
	// RAM Box: {[7, 2279], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1288_merged_banks_4_cache {
	// RAM Box: {[8, 2280], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1289_merged_banks_4_cache {
	// RAM Box: {[9, 2281], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1290_merged_banks_4_cache {
	// RAM Box: {[10, 2282], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1291_merged_banks_4_cache {
	// RAM Box: {[11, 2283], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1292_merged_banks_4_cache {
	// RAM Box: {[12, 2284], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1293_merged_banks_4_cache {
	// RAM Box: {[13, 2285], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1294_merged_banks_4_cache {
	// RAM Box: {[14, 2286], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1295_merged_banks_4_cache {
	// RAM Box: {[15, 2287], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1296_merged_banks_4_cache {
	// RAM Box: {[16, 2288], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1297_merged_banks_4_cache {
	// RAM Box: {[17, 2289], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1298_merged_banks_4_cache {
	// RAM Box: {[18, 2290], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1299_merged_banks_4_cache {
	// RAM Box: {[19, 2291], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1300_merged_banks_4_cache {
	// RAM Box: {[20, 2292], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1301_merged_banks_4_cache {
	// RAM Box: {[21, 2293], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1302_merged_banks_4_cache {
	// RAM Box: {[22, 2294], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1303_merged_banks_4_cache {
	// RAM Box: {[23, 2295], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1304_merged_banks_4_cache {
	// RAM Box: {[24, 2296], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1305_merged_banks_4_cache {
	// RAM Box: {[25, 2297], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1306_merged_banks_4_cache {
	// RAM Box: {[26, 2298], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1307_merged_banks_4_cache {
	// RAM Box: {[27, 2299], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1308_merged_banks_4_cache {
	// RAM Box: {[28, 2300], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1309_merged_banks_4_cache {
	// RAM Box: {[29, 2301], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1310_merged_banks_4_cache {
	// RAM Box: {[30, 2302], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged1113_1311_merged_banks_4_cache {
	// RAM Box: {[31, 2303], [0, 1092]}
	// Capacity: 75
	// # of read delays: 3
  // 0, 1, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_cache {
  // Reader addrs...
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[1 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[1 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[1 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
    // { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[33 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // # of banks: 32
  stg1_stg1_1_merged1113_1280_merged_banks_4_cache stg1_stg1_1_merged1113_1280_merged_banks_4;
  stg1_stg1_1_merged1113_1281_merged_banks_4_cache stg1_stg1_1_merged1113_1281_merged_banks_4;
  stg1_stg1_1_merged1113_1282_merged_banks_4_cache stg1_stg1_1_merged1113_1282_merged_banks_4;
  stg1_stg1_1_merged1113_1283_merged_banks_4_cache stg1_stg1_1_merged1113_1283_merged_banks_4;
  stg1_stg1_1_merged1113_1284_merged_banks_4_cache stg1_stg1_1_merged1113_1284_merged_banks_4;
  stg1_stg1_1_merged1113_1285_merged_banks_4_cache stg1_stg1_1_merged1113_1285_merged_banks_4;
  stg1_stg1_1_merged1113_1286_merged_banks_4_cache stg1_stg1_1_merged1113_1286_merged_banks_4;
  stg1_stg1_1_merged1113_1287_merged_banks_4_cache stg1_stg1_1_merged1113_1287_merged_banks_4;
  stg1_stg1_1_merged1113_1288_merged_banks_4_cache stg1_stg1_1_merged1113_1288_merged_banks_4;
  stg1_stg1_1_merged1113_1289_merged_banks_4_cache stg1_stg1_1_merged1113_1289_merged_banks_4;
  stg1_stg1_1_merged1113_1290_merged_banks_4_cache stg1_stg1_1_merged1113_1290_merged_banks_4;
  stg1_stg1_1_merged1113_1291_merged_banks_4_cache stg1_stg1_1_merged1113_1291_merged_banks_4;
  stg1_stg1_1_merged1113_1292_merged_banks_4_cache stg1_stg1_1_merged1113_1292_merged_banks_4;
  stg1_stg1_1_merged1113_1293_merged_banks_4_cache stg1_stg1_1_merged1113_1293_merged_banks_4;
  stg1_stg1_1_merged1113_1294_merged_banks_4_cache stg1_stg1_1_merged1113_1294_merged_banks_4;
  stg1_stg1_1_merged1113_1295_merged_banks_4_cache stg1_stg1_1_merged1113_1295_merged_banks_4;
  stg1_stg1_1_merged1113_1296_merged_banks_4_cache stg1_stg1_1_merged1113_1296_merged_banks_4;
  stg1_stg1_1_merged1113_1297_merged_banks_4_cache stg1_stg1_1_merged1113_1297_merged_banks_4;
  stg1_stg1_1_merged1113_1298_merged_banks_4_cache stg1_stg1_1_merged1113_1298_merged_banks_4;
  stg1_stg1_1_merged1113_1299_merged_banks_4_cache stg1_stg1_1_merged1113_1299_merged_banks_4;
  stg1_stg1_1_merged1113_1300_merged_banks_4_cache stg1_stg1_1_merged1113_1300_merged_banks_4;
  stg1_stg1_1_merged1113_1301_merged_banks_4_cache stg1_stg1_1_merged1113_1301_merged_banks_4;
  stg1_stg1_1_merged1113_1302_merged_banks_4_cache stg1_stg1_1_merged1113_1302_merged_banks_4;
  stg1_stg1_1_merged1113_1303_merged_banks_4_cache stg1_stg1_1_merged1113_1303_merged_banks_4;
  stg1_stg1_1_merged1113_1304_merged_banks_4_cache stg1_stg1_1_merged1113_1304_merged_banks_4;
  stg1_stg1_1_merged1113_1305_merged_banks_4_cache stg1_stg1_1_merged1113_1305_merged_banks_4;
  stg1_stg1_1_merged1113_1306_merged_banks_4_cache stg1_stg1_1_merged1113_1306_merged_banks_4;
  stg1_stg1_1_merged1113_1307_merged_banks_4_cache stg1_stg1_1_merged1113_1307_merged_banks_4;
  stg1_stg1_1_merged1113_1308_merged_banks_4_cache stg1_stg1_1_merged1113_1308_merged_banks_4;
  stg1_stg1_1_merged1113_1309_merged_banks_4_cache stg1_stg1_1_merged1113_1309_merged_banks_4;
  stg1_stg1_1_merged1113_1310_merged_banks_4_cache stg1_stg1_1_merged1113_1310_merged_banks_4;
  stg1_stg1_1_merged1113_1311_merged_banks_4_cache stg1_stg1_1_merged1113_1311_merged_banks_4;
};



inline void stg1_stg1_1_merged1113_1280_write(hw_uint<16>& stg1_stg1_1_merged1113_1280, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1280_merged_banks_4.push(stg1_stg1_1_merged1113_1280);
}

inline void stg1_stg1_1_merged1113_1281_write(hw_uint<16>& stg1_stg1_1_merged1113_1281, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1281_merged_banks_4.push(stg1_stg1_1_merged1113_1281);
}

inline void stg1_stg1_1_merged1113_1282_write(hw_uint<16>& stg1_stg1_1_merged1113_1282, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1282_merged_banks_4.push(stg1_stg1_1_merged1113_1282);
}

inline void stg1_stg1_1_merged1113_1283_write(hw_uint<16>& stg1_stg1_1_merged1113_1283, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1283_merged_banks_4.push(stg1_stg1_1_merged1113_1283);
}

inline void stg1_stg1_1_merged1113_1284_write(hw_uint<16>& stg1_stg1_1_merged1113_1284, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1284_merged_banks_4.push(stg1_stg1_1_merged1113_1284);
}

inline void stg1_stg1_1_merged1113_1285_write(hw_uint<16>& stg1_stg1_1_merged1113_1285, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1285_merged_banks_4.push(stg1_stg1_1_merged1113_1285);
}

inline void stg1_stg1_1_merged1113_1286_write(hw_uint<16>& stg1_stg1_1_merged1113_1286, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1286_merged_banks_4.push(stg1_stg1_1_merged1113_1286);
}

inline void stg1_stg1_1_merged1113_1287_write(hw_uint<16>& stg1_stg1_1_merged1113_1287, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1287_merged_banks_4.push(stg1_stg1_1_merged1113_1287);
}

inline void stg1_stg1_1_merged1113_1288_write(hw_uint<16>& stg1_stg1_1_merged1113_1288, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1288_merged_banks_4.push(stg1_stg1_1_merged1113_1288);
}

inline void stg1_stg1_1_merged1113_1289_write(hw_uint<16>& stg1_stg1_1_merged1113_1289, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1289_merged_banks_4.push(stg1_stg1_1_merged1113_1289);
}

inline void stg1_stg1_1_merged1113_1290_write(hw_uint<16>& stg1_stg1_1_merged1113_1290, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1290_merged_banks_4.push(stg1_stg1_1_merged1113_1290);
}

inline void stg1_stg1_1_merged1113_1291_write(hw_uint<16>& stg1_stg1_1_merged1113_1291, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1291_merged_banks_4.push(stg1_stg1_1_merged1113_1291);
}

inline void stg1_stg1_1_merged1113_1292_write(hw_uint<16>& stg1_stg1_1_merged1113_1292, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1292_merged_banks_4.push(stg1_stg1_1_merged1113_1292);
}

inline void stg1_stg1_1_merged1113_1293_write(hw_uint<16>& stg1_stg1_1_merged1113_1293, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1293_merged_banks_4.push(stg1_stg1_1_merged1113_1293);
}

inline void stg1_stg1_1_merged1113_1294_write(hw_uint<16>& stg1_stg1_1_merged1113_1294, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1294_merged_banks_4.push(stg1_stg1_1_merged1113_1294);
}

inline void stg1_stg1_1_merged1113_1295_write(hw_uint<16>& stg1_stg1_1_merged1113_1295, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1295_merged_banks_4.push(stg1_stg1_1_merged1113_1295);
}

inline void stg1_stg1_1_merged1113_1296_write(hw_uint<16>& stg1_stg1_1_merged1113_1296, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1296_merged_banks_4.push(stg1_stg1_1_merged1113_1296);
}

inline void stg1_stg1_1_merged1113_1297_write(hw_uint<16>& stg1_stg1_1_merged1113_1297, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1297_merged_banks_4.push(stg1_stg1_1_merged1113_1297);
}

inline void stg1_stg1_1_merged1113_1298_write(hw_uint<16>& stg1_stg1_1_merged1113_1298, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1298_merged_banks_4.push(stg1_stg1_1_merged1113_1298);
}

inline void stg1_stg1_1_merged1113_1299_write(hw_uint<16>& stg1_stg1_1_merged1113_1299, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1299_merged_banks_4.push(stg1_stg1_1_merged1113_1299);
}

inline void stg1_stg1_1_merged1113_1300_write(hw_uint<16>& stg1_stg1_1_merged1113_1300, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1300_merged_banks_4.push(stg1_stg1_1_merged1113_1300);
}

inline void stg1_stg1_1_merged1113_1301_write(hw_uint<16>& stg1_stg1_1_merged1113_1301, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1301_merged_banks_4.push(stg1_stg1_1_merged1113_1301);
}

inline void stg1_stg1_1_merged1113_1302_write(hw_uint<16>& stg1_stg1_1_merged1113_1302, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1302_merged_banks_4.push(stg1_stg1_1_merged1113_1302);
}

inline void stg1_stg1_1_merged1113_1303_write(hw_uint<16>& stg1_stg1_1_merged1113_1303, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1303_merged_banks_4.push(stg1_stg1_1_merged1113_1303);
}

inline void stg1_stg1_1_merged1113_1304_write(hw_uint<16>& stg1_stg1_1_merged1113_1304, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1304_merged_banks_4.push(stg1_stg1_1_merged1113_1304);
}

inline void stg1_stg1_1_merged1113_1305_write(hw_uint<16>& stg1_stg1_1_merged1113_1305, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1305_merged_banks_4.push(stg1_stg1_1_merged1113_1305);
}

inline void stg1_stg1_1_merged1113_1306_write(hw_uint<16>& stg1_stg1_1_merged1113_1306, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1306_merged_banks_4.push(stg1_stg1_1_merged1113_1306);
}

inline void stg1_stg1_1_merged1113_1307_write(hw_uint<16>& stg1_stg1_1_merged1113_1307, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1307_merged_banks_4.push(stg1_stg1_1_merged1113_1307);
}

inline void stg1_stg1_1_merged1113_1308_write(hw_uint<16>& stg1_stg1_1_merged1113_1308, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1308_merged_banks_4.push(stg1_stg1_1_merged1113_1308);
}

inline void stg1_stg1_1_merged1113_1309_write(hw_uint<16>& stg1_stg1_1_merged1113_1309, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1309_merged_banks_4.push(stg1_stg1_1_merged1113_1309);
}

inline void stg1_stg1_1_merged1113_1310_write(hw_uint<16>& stg1_stg1_1_merged1113_1310, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1310_merged_banks_4.push(stg1_stg1_1_merged1113_1310);
}

inline void stg1_stg1_1_merged1113_1311_write(hw_uint<16>& stg1_stg1_1_merged1113_1311, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1113_1311_merged_banks_4.push(stg1_stg1_1_merged1113_1311);
}

inline hw_uint<16> stg1_stg2_1_merged1116_1152_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1152 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1280 = stg1.stg1_stg1_1_merged1113_1280_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1280;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1153_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1153 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[1 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1281 = stg1.stg1_stg1_1_merged1113_1281_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1281;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1154_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1154 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[1 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1281 = stg1.stg1_stg1_1_merged1113_1281_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1281;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1155_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1155 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1282 = stg1.stg1_stg1_1_merged1113_1282_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1282;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1156_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1156 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[1 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1281 = stg1.stg1_stg1_1_merged1113_1281_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1281;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1157_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1157 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1282 = stg1.stg1_stg1_1_merged1113_1282_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1282;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1158_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1158 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1282 = stg1.stg1_stg1_1_merged1113_1282_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1282;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1159_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1159 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1283 = stg1.stg1_stg1_1_merged1113_1283_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1283;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1160_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1160 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[2 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1282 = stg1.stg1_stg1_1_merged1113_1282_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1282;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1161_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1161 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1283 = stg1.stg1_stg1_1_merged1113_1283_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1283;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1162_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1162 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1283 = stg1.stg1_stg1_1_merged1113_1283_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1283;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1163_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1163 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1284 = stg1.stg1_stg1_1_merged1113_1284_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1284;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1164_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1164 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[3 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1283 = stg1.stg1_stg1_1_merged1113_1283_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1283;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1165_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1165 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1284 = stg1.stg1_stg1_1_merged1113_1284_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1284;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1166_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1166 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1284 = stg1.stg1_stg1_1_merged1113_1284_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1284;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1167_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1167 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1285 = stg1.stg1_stg1_1_merged1113_1285_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1285;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1168_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1168 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[4 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1284 = stg1.stg1_stg1_1_merged1113_1284_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1284;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1169_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1169 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1285 = stg1.stg1_stg1_1_merged1113_1285_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1285;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1170_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1170 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1285 = stg1.stg1_stg1_1_merged1113_1285_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1285;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1171_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1171 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1286 = stg1.stg1_stg1_1_merged1113_1286_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1286;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1172_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1172 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[5 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1285 = stg1.stg1_stg1_1_merged1113_1285_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1285;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1173_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1173 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1286 = stg1.stg1_stg1_1_merged1113_1286_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1286;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1174_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1174 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1286 = stg1.stg1_stg1_1_merged1113_1286_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1286;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1175_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1175 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1287 = stg1.stg1_stg1_1_merged1113_1287_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1287;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1176_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1176 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[6 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1286 = stg1.stg1_stg1_1_merged1113_1286_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1286;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1177_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1177 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1287 = stg1.stg1_stg1_1_merged1113_1287_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1287;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1178_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1178 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1287 = stg1.stg1_stg1_1_merged1113_1287_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1287;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1179_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1179 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1288 = stg1.stg1_stg1_1_merged1113_1288_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1288;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1180_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1180 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[7 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1287 = stg1.stg1_stg1_1_merged1113_1287_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1287;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1181_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1181 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1288 = stg1.stg1_stg1_1_merged1113_1288_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1288;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1182_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1182 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1288 = stg1.stg1_stg1_1_merged1113_1288_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1288;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1183_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1183 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1289 = stg1.stg1_stg1_1_merged1113_1289_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1289;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1184_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1184 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[8 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1288 = stg1.stg1_stg1_1_merged1113_1288_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1288;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1185_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1185 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1289 = stg1.stg1_stg1_1_merged1113_1289_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1289;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1186_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1186 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1289 = stg1.stg1_stg1_1_merged1113_1289_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1289;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1187_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1187 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1290 = stg1.stg1_stg1_1_merged1113_1290_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1290;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1188_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1188 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[9 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1289 = stg1.stg1_stg1_1_merged1113_1289_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1289;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1189_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1189 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1290 = stg1.stg1_stg1_1_merged1113_1290_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1290;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1190_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1190 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1290 = stg1.stg1_stg1_1_merged1113_1290_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1290;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1191_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1191 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1291 = stg1.stg1_stg1_1_merged1113_1291_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1291;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1192_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1192 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[10 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1290 = stg1.stg1_stg1_1_merged1113_1290_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1290;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1193_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1193 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1291 = stg1.stg1_stg1_1_merged1113_1291_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1291;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1194_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1194 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1291 = stg1.stg1_stg1_1_merged1113_1291_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1291;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1195_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1195 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1292 = stg1.stg1_stg1_1_merged1113_1292_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1292;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1196_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1196 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[11 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1291 = stg1.stg1_stg1_1_merged1113_1291_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1291;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1197_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1197 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1292 = stg1.stg1_stg1_1_merged1113_1292_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1292;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1198_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1198 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1292 = stg1.stg1_stg1_1_merged1113_1292_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1292;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1199_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1199 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1293 = stg1.stg1_stg1_1_merged1113_1293_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1293;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1200_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1200 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[12 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1292 = stg1.stg1_stg1_1_merged1113_1292_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1292;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1201_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1201 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1293 = stg1.stg1_stg1_1_merged1113_1293_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1293;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1202_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1202 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1293 = stg1.stg1_stg1_1_merged1113_1293_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1293;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1203_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1203 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1294 = stg1.stg1_stg1_1_merged1113_1294_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1294;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1204_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1204 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[13 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1293 = stg1.stg1_stg1_1_merged1113_1293_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1293;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1205_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1205 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1294 = stg1.stg1_stg1_1_merged1113_1294_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1294;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1206_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1206 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1294 = stg1.stg1_stg1_1_merged1113_1294_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1294;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1207_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1207 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1295 = stg1.stg1_stg1_1_merged1113_1295_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1295;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1208_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1208 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[14 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1294 = stg1.stg1_stg1_1_merged1113_1294_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1294;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1209_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1209 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1295 = stg1.stg1_stg1_1_merged1113_1295_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1295;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1210_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1210 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1295 = stg1.stg1_stg1_1_merged1113_1295_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1295;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1211_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1211 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1296 = stg1.stg1_stg1_1_merged1113_1296_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1296;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1212_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1212 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[15 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1295 = stg1.stg1_stg1_1_merged1113_1295_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1295;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1213_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1213 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1296 = stg1.stg1_stg1_1_merged1113_1296_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1296;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1214_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1214 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1296 = stg1.stg1_stg1_1_merged1113_1296_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1296;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1215_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1215 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1297 = stg1.stg1_stg1_1_merged1113_1297_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1297;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1216_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1216 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[16 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1296 = stg1.stg1_stg1_1_merged1113_1296_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1296;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1217_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1217 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1297 = stg1.stg1_stg1_1_merged1113_1297_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1297;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1218_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1218 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1297 = stg1.stg1_stg1_1_merged1113_1297_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1297;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1219_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1219 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1298 = stg1.stg1_stg1_1_merged1113_1298_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1298;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1220_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1220 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[17 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1297 = stg1.stg1_stg1_1_merged1113_1297_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1297;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1221_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1221 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1298 = stg1.stg1_stg1_1_merged1113_1298_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1298;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1222_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1222 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1298 = stg1.stg1_stg1_1_merged1113_1298_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1298;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1223_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1223 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1299 = stg1.stg1_stg1_1_merged1113_1299_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1299;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1224_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1224 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[18 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1298 = stg1.stg1_stg1_1_merged1113_1298_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1298;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1225_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1225 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1299 = stg1.stg1_stg1_1_merged1113_1299_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1299;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1226_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1226 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1299 = stg1.stg1_stg1_1_merged1113_1299_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1299;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1227_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1227 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1300 = stg1.stg1_stg1_1_merged1113_1300_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1300;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1228_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1228 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[19 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1299 = stg1.stg1_stg1_1_merged1113_1299_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1299;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1229_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1229 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1300 = stg1.stg1_stg1_1_merged1113_1300_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1300;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1230_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1230 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1300 = stg1.stg1_stg1_1_merged1113_1300_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1300;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1231_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1231 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1301 = stg1.stg1_stg1_1_merged1113_1301_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1301;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1232_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1232 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[20 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1300 = stg1.stg1_stg1_1_merged1113_1300_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1300;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1233_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1233 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1301 = stg1.stg1_stg1_1_merged1113_1301_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1301;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1234_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1234 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1301 = stg1.stg1_stg1_1_merged1113_1301_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1301;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1235_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1235 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1302 = stg1.stg1_stg1_1_merged1113_1302_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1302;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1236_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1236 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[21 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1301 = stg1.stg1_stg1_1_merged1113_1301_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1301;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1237_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1237 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1302 = stg1.stg1_stg1_1_merged1113_1302_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1302;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1238_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1238 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1302 = stg1.stg1_stg1_1_merged1113_1302_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1302;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1239_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1239 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1303 = stg1.stg1_stg1_1_merged1113_1303_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1303;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1240_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1240 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[22 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1302 = stg1.stg1_stg1_1_merged1113_1302_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1302;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1241_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1241 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1303 = stg1.stg1_stg1_1_merged1113_1303_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1303;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1242_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1242 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1303 = stg1.stg1_stg1_1_merged1113_1303_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1303;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1243_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1243 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1304 = stg1.stg1_stg1_1_merged1113_1304_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1304;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1244_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1244 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[23 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1303 = stg1.stg1_stg1_1_merged1113_1303_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1303;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1245_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1245 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1304 = stg1.stg1_stg1_1_merged1113_1304_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1304;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1246_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1246 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1304 = stg1.stg1_stg1_1_merged1113_1304_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1304;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1247_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1247 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1305 = stg1.stg1_stg1_1_merged1113_1305_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1305;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1248_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1248 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[24 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1304 = stg1.stg1_stg1_1_merged1113_1304_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1304;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1249_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1249 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1305 = stg1.stg1_stg1_1_merged1113_1305_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1305;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1250_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1250 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1305 = stg1.stg1_stg1_1_merged1113_1305_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1305;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1251_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1251 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1306 = stg1.stg1_stg1_1_merged1113_1306_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1306;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1252_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1252 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[25 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1305 = stg1.stg1_stg1_1_merged1113_1305_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1305;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1253_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1253 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1306 = stg1.stg1_stg1_1_merged1113_1306_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1306;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1254_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1254 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1306 = stg1.stg1_stg1_1_merged1113_1306_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1306;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1255_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1255 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1307 = stg1.stg1_stg1_1_merged1113_1307_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1307;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1256_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1256 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[26 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1306 = stg1.stg1_stg1_1_merged1113_1306_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1306;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1257_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1257 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1307 = stg1.stg1_stg1_1_merged1113_1307_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1307;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1258_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1258 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1307 = stg1.stg1_stg1_1_merged1113_1307_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1307;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1259_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1259 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1308 = stg1.stg1_stg1_1_merged1113_1308_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1308;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1260_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1260 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[27 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1307 = stg1.stg1_stg1_1_merged1113_1307_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1307;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1261_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1261 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1308 = stg1.stg1_stg1_1_merged1113_1308_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1308;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1262_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1262 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1308 = stg1.stg1_stg1_1_merged1113_1308_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1308;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1263_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1263 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1309 = stg1.stg1_stg1_1_merged1113_1309_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1309;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1264_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1264 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[28 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1308 = stg1.stg1_stg1_1_merged1113_1308_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1308;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1265_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1265 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1309 = stg1.stg1_stg1_1_merged1113_1309_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1309;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1266_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1266 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1309 = stg1.stg1_stg1_1_merged1113_1309_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1309;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1267_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1267 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1310 = stg1.stg1_stg1_1_merged1113_1310_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1310;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1268_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1268 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[29 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1309 = stg1.stg1_stg1_1_merged1113_1309_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1309;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1269_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1269 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1310 = stg1.stg1_stg1_1_merged1113_1310_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1310;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1270_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1270 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1310 = stg1.stg1_stg1_1_merged1113_1310_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1310;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1271_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1271 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1311 = stg1.stg1_stg1_1_merged1113_1311_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1311;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1272_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1272 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[30 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1310 = stg1.stg1_stg1_1_merged1113_1310_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1310;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1273_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1273 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1311 = stg1.stg1_stg1_1_merged1113_1311_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1311;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1274_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1274 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1311 = stg1.stg1_stg1_1_merged1113_1311_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged1113_1311;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1275_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1275 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1280 = stg1.stg1_stg1_1_merged1113_1280_merged_banks_4.peek_73();
  return value_stg1_stg1_1_merged1113_1280;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1276_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1276 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[31 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1311 = stg1.stg1_stg1_1_merged1113_1311_merged_banks_4.peek_74();
  return value_stg1_stg1_1_merged1113_1311;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1277_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1277 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1280 = stg1.stg1_stg1_1_merged1113_1280_merged_banks_4.peek_73();
  return value_stg1_stg1_1_merged1113_1280;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1278_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1278 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[32 + 32stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1280 = stg1.stg1_stg1_1_merged1113_1280_merged_banks_4.peek_0();
  return value_stg1_stg1_1_merged1113_1280;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged1116_1279_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged1116_1279 read pattern: { stg2_1_merged1116[root = 0, stg2_0, stg2_1] -> stg1[33 + 32stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 71 }
  // Read schedule : { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  // Write schedule: { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
  auto value_stg1_stg1_1_merged1113_1281 = stg1.stg1_stg1_1_merged1113_1281_merged_banks_4.peek_73();
  return value_stg1_stg1_1_merged1113_1281;
  return 0;
}

// # of bundles = 2
// stg1_1_merged1113_write
//	stg1_stg1_1_merged1113_1280
//	stg1_stg1_1_merged1113_1281
//	stg1_stg1_1_merged1113_1282
//	stg1_stg1_1_merged1113_1283
//	stg1_stg1_1_merged1113_1284
//	stg1_stg1_1_merged1113_1285
//	stg1_stg1_1_merged1113_1286
//	stg1_stg1_1_merged1113_1287
//	stg1_stg1_1_merged1113_1288
//	stg1_stg1_1_merged1113_1289
//	stg1_stg1_1_merged1113_1290
//	stg1_stg1_1_merged1113_1291
//	stg1_stg1_1_merged1113_1292
//	stg1_stg1_1_merged1113_1293
//	stg1_stg1_1_merged1113_1294
//	stg1_stg1_1_merged1113_1295
//	stg1_stg1_1_merged1113_1296
//	stg1_stg1_1_merged1113_1297
//	stg1_stg1_1_merged1113_1298
//	stg1_stg1_1_merged1113_1299
//	stg1_stg1_1_merged1113_1300
//	stg1_stg1_1_merged1113_1301
//	stg1_stg1_1_merged1113_1302
//	stg1_stg1_1_merged1113_1303
//	stg1_stg1_1_merged1113_1304
//	stg1_stg1_1_merged1113_1305
//	stg1_stg1_1_merged1113_1306
//	stg1_stg1_1_merged1113_1307
//	stg1_stg1_1_merged1113_1308
//	stg1_stg1_1_merged1113_1309
//	stg1_stg1_1_merged1113_1310
//	stg1_stg1_1_merged1113_1311
inline void stg1_stg1_1_merged1113_write_bundle_write(hw_uint<512>& stg1_1_merged1113_write, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
	hw_uint<16> stg1_stg1_1_merged1113_1280_res = stg1_1_merged1113_write.extract<0, 15>();
	stg1_stg1_1_merged1113_1280_write(stg1_stg1_1_merged1113_1280_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1281_res = stg1_1_merged1113_write.extract<16, 31>();
	stg1_stg1_1_merged1113_1281_write(stg1_stg1_1_merged1113_1281_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1282_res = stg1_1_merged1113_write.extract<32, 47>();
	stg1_stg1_1_merged1113_1282_write(stg1_stg1_1_merged1113_1282_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1283_res = stg1_1_merged1113_write.extract<48, 63>();
	stg1_stg1_1_merged1113_1283_write(stg1_stg1_1_merged1113_1283_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1284_res = stg1_1_merged1113_write.extract<64, 79>();
	stg1_stg1_1_merged1113_1284_write(stg1_stg1_1_merged1113_1284_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1285_res = stg1_1_merged1113_write.extract<80, 95>();
	stg1_stg1_1_merged1113_1285_write(stg1_stg1_1_merged1113_1285_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1286_res = stg1_1_merged1113_write.extract<96, 111>();
	stg1_stg1_1_merged1113_1286_write(stg1_stg1_1_merged1113_1286_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1287_res = stg1_1_merged1113_write.extract<112, 127>();
	stg1_stg1_1_merged1113_1287_write(stg1_stg1_1_merged1113_1287_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1288_res = stg1_1_merged1113_write.extract<128, 143>();
	stg1_stg1_1_merged1113_1288_write(stg1_stg1_1_merged1113_1288_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1289_res = stg1_1_merged1113_write.extract<144, 159>();
	stg1_stg1_1_merged1113_1289_write(stg1_stg1_1_merged1113_1289_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1290_res = stg1_1_merged1113_write.extract<160, 175>();
	stg1_stg1_1_merged1113_1290_write(stg1_stg1_1_merged1113_1290_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1291_res = stg1_1_merged1113_write.extract<176, 191>();
	stg1_stg1_1_merged1113_1291_write(stg1_stg1_1_merged1113_1291_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1292_res = stg1_1_merged1113_write.extract<192, 207>();
	stg1_stg1_1_merged1113_1292_write(stg1_stg1_1_merged1113_1292_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1293_res = stg1_1_merged1113_write.extract<208, 223>();
	stg1_stg1_1_merged1113_1293_write(stg1_stg1_1_merged1113_1293_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1294_res = stg1_1_merged1113_write.extract<224, 239>();
	stg1_stg1_1_merged1113_1294_write(stg1_stg1_1_merged1113_1294_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1295_res = stg1_1_merged1113_write.extract<240, 255>();
	stg1_stg1_1_merged1113_1295_write(stg1_stg1_1_merged1113_1295_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1296_res = stg1_1_merged1113_write.extract<256, 271>();
	stg1_stg1_1_merged1113_1296_write(stg1_stg1_1_merged1113_1296_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1297_res = stg1_1_merged1113_write.extract<272, 287>();
	stg1_stg1_1_merged1113_1297_write(stg1_stg1_1_merged1113_1297_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1298_res = stg1_1_merged1113_write.extract<288, 303>();
	stg1_stg1_1_merged1113_1298_write(stg1_stg1_1_merged1113_1298_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1299_res = stg1_1_merged1113_write.extract<304, 319>();
	stg1_stg1_1_merged1113_1299_write(stg1_stg1_1_merged1113_1299_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1300_res = stg1_1_merged1113_write.extract<320, 335>();
	stg1_stg1_1_merged1113_1300_write(stg1_stg1_1_merged1113_1300_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1301_res = stg1_1_merged1113_write.extract<336, 351>();
	stg1_stg1_1_merged1113_1301_write(stg1_stg1_1_merged1113_1301_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1302_res = stg1_1_merged1113_write.extract<352, 367>();
	stg1_stg1_1_merged1113_1302_write(stg1_stg1_1_merged1113_1302_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1303_res = stg1_1_merged1113_write.extract<368, 383>();
	stg1_stg1_1_merged1113_1303_write(stg1_stg1_1_merged1113_1303_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1304_res = stg1_1_merged1113_write.extract<384, 399>();
	stg1_stg1_1_merged1113_1304_write(stg1_stg1_1_merged1113_1304_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1305_res = stg1_1_merged1113_write.extract<400, 415>();
	stg1_stg1_1_merged1113_1305_write(stg1_stg1_1_merged1113_1305_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1306_res = stg1_1_merged1113_write.extract<416, 431>();
	stg1_stg1_1_merged1113_1306_write(stg1_stg1_1_merged1113_1306_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1307_res = stg1_1_merged1113_write.extract<432, 447>();
	stg1_stg1_1_merged1113_1307_write(stg1_stg1_1_merged1113_1307_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1308_res = stg1_1_merged1113_write.extract<448, 463>();
	stg1_stg1_1_merged1113_1308_write(stg1_stg1_1_merged1113_1308_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1309_res = stg1_1_merged1113_write.extract<464, 479>();
	stg1_stg1_1_merged1113_1309_write(stg1_stg1_1_merged1113_1309_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1310_res = stg1_1_merged1113_write.extract<480, 495>();
	stg1_stg1_1_merged1113_1310_write(stg1_stg1_1_merged1113_1310_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1113_1311_res = stg1_1_merged1113_write.extract<496, 511>();
	stg1_stg1_1_merged1113_1311_write(stg1_stg1_1_merged1113_1311_res, stg1, root, stg1_0, stg1_1, dynamic_address);
}

// stg2_1_merged1116_read
//	stg1_stg2_1_merged1116_1152
//	stg1_stg2_1_merged1116_1153
//	stg1_stg2_1_merged1116_1154
//	stg1_stg2_1_merged1116_1155
//	stg1_stg2_1_merged1116_1156
//	stg1_stg2_1_merged1116_1157
//	stg1_stg2_1_merged1116_1158
//	stg1_stg2_1_merged1116_1159
//	stg1_stg2_1_merged1116_1160
//	stg1_stg2_1_merged1116_1161
//	stg1_stg2_1_merged1116_1162
//	stg1_stg2_1_merged1116_1163
//	stg1_stg2_1_merged1116_1164
//	stg1_stg2_1_merged1116_1165
//	stg1_stg2_1_merged1116_1166
//	stg1_stg2_1_merged1116_1167
//	stg1_stg2_1_merged1116_1168
//	stg1_stg2_1_merged1116_1169
//	stg1_stg2_1_merged1116_1170
//	stg1_stg2_1_merged1116_1171
//	stg1_stg2_1_merged1116_1172
//	stg1_stg2_1_merged1116_1173
//	stg1_stg2_1_merged1116_1174
//	stg1_stg2_1_merged1116_1175
//	stg1_stg2_1_merged1116_1176
//	stg1_stg2_1_merged1116_1177
//	stg1_stg2_1_merged1116_1178
//	stg1_stg2_1_merged1116_1179
//	stg1_stg2_1_merged1116_1180
//	stg1_stg2_1_merged1116_1181
//	stg1_stg2_1_merged1116_1182
//	stg1_stg2_1_merged1116_1183
//	stg1_stg2_1_merged1116_1184
//	stg1_stg2_1_merged1116_1185
//	stg1_stg2_1_merged1116_1186
//	stg1_stg2_1_merged1116_1187
//	stg1_stg2_1_merged1116_1188
//	stg1_stg2_1_merged1116_1189
//	stg1_stg2_1_merged1116_1190
//	stg1_stg2_1_merged1116_1191
//	stg1_stg2_1_merged1116_1192
//	stg1_stg2_1_merged1116_1193
//	stg1_stg2_1_merged1116_1194
//	stg1_stg2_1_merged1116_1195
//	stg1_stg2_1_merged1116_1196
//	stg1_stg2_1_merged1116_1197
//	stg1_stg2_1_merged1116_1198
//	stg1_stg2_1_merged1116_1199
//	stg1_stg2_1_merged1116_1200
//	stg1_stg2_1_merged1116_1201
//	stg1_stg2_1_merged1116_1202
//	stg1_stg2_1_merged1116_1203
//	stg1_stg2_1_merged1116_1204
//	stg1_stg2_1_merged1116_1205
//	stg1_stg2_1_merged1116_1206
//	stg1_stg2_1_merged1116_1207
//	stg1_stg2_1_merged1116_1208
//	stg1_stg2_1_merged1116_1209
//	stg1_stg2_1_merged1116_1210
//	stg1_stg2_1_merged1116_1211
//	stg1_stg2_1_merged1116_1212
//	stg1_stg2_1_merged1116_1213
//	stg1_stg2_1_merged1116_1214
//	stg1_stg2_1_merged1116_1215
//	stg1_stg2_1_merged1116_1216
//	stg1_stg2_1_merged1116_1217
//	stg1_stg2_1_merged1116_1218
//	stg1_stg2_1_merged1116_1219
//	stg1_stg2_1_merged1116_1220
//	stg1_stg2_1_merged1116_1221
//	stg1_stg2_1_merged1116_1222
//	stg1_stg2_1_merged1116_1223
//	stg1_stg2_1_merged1116_1224
//	stg1_stg2_1_merged1116_1225
//	stg1_stg2_1_merged1116_1226
//	stg1_stg2_1_merged1116_1227
//	stg1_stg2_1_merged1116_1228
//	stg1_stg2_1_merged1116_1229
//	stg1_stg2_1_merged1116_1230
//	stg1_stg2_1_merged1116_1231
//	stg1_stg2_1_merged1116_1232
//	stg1_stg2_1_merged1116_1233
//	stg1_stg2_1_merged1116_1234
//	stg1_stg2_1_merged1116_1235
//	stg1_stg2_1_merged1116_1236
//	stg1_stg2_1_merged1116_1237
//	stg1_stg2_1_merged1116_1238
//	stg1_stg2_1_merged1116_1239
//	stg1_stg2_1_merged1116_1240
//	stg1_stg2_1_merged1116_1241
//	stg1_stg2_1_merged1116_1242
//	stg1_stg2_1_merged1116_1243
//	stg1_stg2_1_merged1116_1244
//	stg1_stg2_1_merged1116_1245
//	stg1_stg2_1_merged1116_1246
//	stg1_stg2_1_merged1116_1247
//	stg1_stg2_1_merged1116_1248
//	stg1_stg2_1_merged1116_1249
//	stg1_stg2_1_merged1116_1250
//	stg1_stg2_1_merged1116_1251
//	stg1_stg2_1_merged1116_1252
//	stg1_stg2_1_merged1116_1253
//	stg1_stg2_1_merged1116_1254
//	stg1_stg2_1_merged1116_1255
//	stg1_stg2_1_merged1116_1256
//	stg1_stg2_1_merged1116_1257
//	stg1_stg2_1_merged1116_1258
//	stg1_stg2_1_merged1116_1259
//	stg1_stg2_1_merged1116_1260
//	stg1_stg2_1_merged1116_1261
//	stg1_stg2_1_merged1116_1262
//	stg1_stg2_1_merged1116_1263
//	stg1_stg2_1_merged1116_1264
//	stg1_stg2_1_merged1116_1265
//	stg1_stg2_1_merged1116_1266
//	stg1_stg2_1_merged1116_1267
//	stg1_stg2_1_merged1116_1268
//	stg1_stg2_1_merged1116_1269
//	stg1_stg2_1_merged1116_1270
//	stg1_stg2_1_merged1116_1271
//	stg1_stg2_1_merged1116_1272
//	stg1_stg2_1_merged1116_1273
//	stg1_stg2_1_merged1116_1274
//	stg1_stg2_1_merged1116_1275
//	stg1_stg2_1_merged1116_1276
//	stg1_stg2_1_merged1116_1277
//	stg1_stg2_1_merged1116_1278
//	stg1_stg2_1_merged1116_1279
inline hw_uint<2048> stg1_stg2_1_merged1116_read_bundle_read(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg1_stg2_1_merged1116_1152
    // stg1_stg2_1_merged1116_1153
    // stg1_stg2_1_merged1116_1154
    // stg1_stg2_1_merged1116_1155
    // stg1_stg2_1_merged1116_1156
    // stg1_stg2_1_merged1116_1157
    // stg1_stg2_1_merged1116_1158
    // stg1_stg2_1_merged1116_1159
    // stg1_stg2_1_merged1116_1160
    // stg1_stg2_1_merged1116_1161
    // stg1_stg2_1_merged1116_1162
    // stg1_stg2_1_merged1116_1163
    // stg1_stg2_1_merged1116_1164
    // stg1_stg2_1_merged1116_1165
    // stg1_stg2_1_merged1116_1166
    // stg1_stg2_1_merged1116_1167
    // stg1_stg2_1_merged1116_1168
    // stg1_stg2_1_merged1116_1169
    // stg1_stg2_1_merged1116_1170
    // stg1_stg2_1_merged1116_1171
    // stg1_stg2_1_merged1116_1172
    // stg1_stg2_1_merged1116_1173
    // stg1_stg2_1_merged1116_1174
    // stg1_stg2_1_merged1116_1175
    // stg1_stg2_1_merged1116_1176
    // stg1_stg2_1_merged1116_1177
    // stg1_stg2_1_merged1116_1178
    // stg1_stg2_1_merged1116_1179
    // stg1_stg2_1_merged1116_1180
    // stg1_stg2_1_merged1116_1181
    // stg1_stg2_1_merged1116_1182
    // stg1_stg2_1_merged1116_1183
    // stg1_stg2_1_merged1116_1184
    // stg1_stg2_1_merged1116_1185
    // stg1_stg2_1_merged1116_1186
    // stg1_stg2_1_merged1116_1187
    // stg1_stg2_1_merged1116_1188
    // stg1_stg2_1_merged1116_1189
    // stg1_stg2_1_merged1116_1190
    // stg1_stg2_1_merged1116_1191
    // stg1_stg2_1_merged1116_1192
    // stg1_stg2_1_merged1116_1193
    // stg1_stg2_1_merged1116_1194
    // stg1_stg2_1_merged1116_1195
    // stg1_stg2_1_merged1116_1196
    // stg1_stg2_1_merged1116_1197
    // stg1_stg2_1_merged1116_1198
    // stg1_stg2_1_merged1116_1199
    // stg1_stg2_1_merged1116_1200
    // stg1_stg2_1_merged1116_1201
    // stg1_stg2_1_merged1116_1202
    // stg1_stg2_1_merged1116_1203
    // stg1_stg2_1_merged1116_1204
    // stg1_stg2_1_merged1116_1205
    // stg1_stg2_1_merged1116_1206
    // stg1_stg2_1_merged1116_1207
    // stg1_stg2_1_merged1116_1208
    // stg1_stg2_1_merged1116_1209
    // stg1_stg2_1_merged1116_1210
    // stg1_stg2_1_merged1116_1211
    // stg1_stg2_1_merged1116_1212
    // stg1_stg2_1_merged1116_1213
    // stg1_stg2_1_merged1116_1214
    // stg1_stg2_1_merged1116_1215
    // stg1_stg2_1_merged1116_1216
    // stg1_stg2_1_merged1116_1217
    // stg1_stg2_1_merged1116_1218
    // stg1_stg2_1_merged1116_1219
    // stg1_stg2_1_merged1116_1220
    // stg1_stg2_1_merged1116_1221
    // stg1_stg2_1_merged1116_1222
    // stg1_stg2_1_merged1116_1223
    // stg1_stg2_1_merged1116_1224
    // stg1_stg2_1_merged1116_1225
    // stg1_stg2_1_merged1116_1226
    // stg1_stg2_1_merged1116_1227
    // stg1_stg2_1_merged1116_1228
    // stg1_stg2_1_merged1116_1229
    // stg1_stg2_1_merged1116_1230
    // stg1_stg2_1_merged1116_1231
    // stg1_stg2_1_merged1116_1232
    // stg1_stg2_1_merged1116_1233
    // stg1_stg2_1_merged1116_1234
    // stg1_stg2_1_merged1116_1235
    // stg1_stg2_1_merged1116_1236
    // stg1_stg2_1_merged1116_1237
    // stg1_stg2_1_merged1116_1238
    // stg1_stg2_1_merged1116_1239
    // stg1_stg2_1_merged1116_1240
    // stg1_stg2_1_merged1116_1241
    // stg1_stg2_1_merged1116_1242
    // stg1_stg2_1_merged1116_1243
    // stg1_stg2_1_merged1116_1244
    // stg1_stg2_1_merged1116_1245
    // stg1_stg2_1_merged1116_1246
    // stg1_stg2_1_merged1116_1247
    // stg1_stg2_1_merged1116_1248
    // stg1_stg2_1_merged1116_1249
    // stg1_stg2_1_merged1116_1250
    // stg1_stg2_1_merged1116_1251
    // stg1_stg2_1_merged1116_1252
    // stg1_stg2_1_merged1116_1253
    // stg1_stg2_1_merged1116_1254
    // stg1_stg2_1_merged1116_1255
    // stg1_stg2_1_merged1116_1256
    // stg1_stg2_1_merged1116_1257
    // stg1_stg2_1_merged1116_1258
    // stg1_stg2_1_merged1116_1259
    // stg1_stg2_1_merged1116_1260
    // stg1_stg2_1_merged1116_1261
    // stg1_stg2_1_merged1116_1262
    // stg1_stg2_1_merged1116_1263
    // stg1_stg2_1_merged1116_1264
    // stg1_stg2_1_merged1116_1265
    // stg1_stg2_1_merged1116_1266
    // stg1_stg2_1_merged1116_1267
    // stg1_stg2_1_merged1116_1268
    // stg1_stg2_1_merged1116_1269
    // stg1_stg2_1_merged1116_1270
    // stg1_stg2_1_merged1116_1271
    // stg1_stg2_1_merged1116_1272
    // stg1_stg2_1_merged1116_1273
    // stg1_stg2_1_merged1116_1274
    // stg1_stg2_1_merged1116_1275
    // stg1_stg2_1_merged1116_1276
    // stg1_stg2_1_merged1116_1277
    // stg1_stg2_1_merged1116_1278
    // stg1_stg2_1_merged1116_1279

	hw_uint<2048> result;
	hw_uint<16> stg1_stg2_1_merged1116_1152_res = stg1_stg2_1_merged1116_1152_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<0, 2048>(result, stg1_stg2_1_merged1116_1152_res);
	hw_uint<16> stg1_stg2_1_merged1116_1153_res = stg1_stg2_1_merged1116_1153_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<16, 2048>(result, stg1_stg2_1_merged1116_1153_res);
	hw_uint<16> stg1_stg2_1_merged1116_1154_res = stg1_stg2_1_merged1116_1154_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<32, 2048>(result, stg1_stg2_1_merged1116_1154_res);
	hw_uint<16> stg1_stg2_1_merged1116_1155_res = stg1_stg2_1_merged1116_1155_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<48, 2048>(result, stg1_stg2_1_merged1116_1155_res);
	hw_uint<16> stg1_stg2_1_merged1116_1156_res = stg1_stg2_1_merged1116_1156_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<64, 2048>(result, stg1_stg2_1_merged1116_1156_res);
	hw_uint<16> stg1_stg2_1_merged1116_1157_res = stg1_stg2_1_merged1116_1157_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<80, 2048>(result, stg1_stg2_1_merged1116_1157_res);
	hw_uint<16> stg1_stg2_1_merged1116_1158_res = stg1_stg2_1_merged1116_1158_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<96, 2048>(result, stg1_stg2_1_merged1116_1158_res);
	hw_uint<16> stg1_stg2_1_merged1116_1159_res = stg1_stg2_1_merged1116_1159_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<112, 2048>(result, stg1_stg2_1_merged1116_1159_res);
	hw_uint<16> stg1_stg2_1_merged1116_1160_res = stg1_stg2_1_merged1116_1160_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<128, 2048>(result, stg1_stg2_1_merged1116_1160_res);
	hw_uint<16> stg1_stg2_1_merged1116_1161_res = stg1_stg2_1_merged1116_1161_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<144, 2048>(result, stg1_stg2_1_merged1116_1161_res);
	hw_uint<16> stg1_stg2_1_merged1116_1162_res = stg1_stg2_1_merged1116_1162_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<160, 2048>(result, stg1_stg2_1_merged1116_1162_res);
	hw_uint<16> stg1_stg2_1_merged1116_1163_res = stg1_stg2_1_merged1116_1163_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<176, 2048>(result, stg1_stg2_1_merged1116_1163_res);
	hw_uint<16> stg1_stg2_1_merged1116_1164_res = stg1_stg2_1_merged1116_1164_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<192, 2048>(result, stg1_stg2_1_merged1116_1164_res);
	hw_uint<16> stg1_stg2_1_merged1116_1165_res = stg1_stg2_1_merged1116_1165_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<208, 2048>(result, stg1_stg2_1_merged1116_1165_res);
	hw_uint<16> stg1_stg2_1_merged1116_1166_res = stg1_stg2_1_merged1116_1166_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<224, 2048>(result, stg1_stg2_1_merged1116_1166_res);
	hw_uint<16> stg1_stg2_1_merged1116_1167_res = stg1_stg2_1_merged1116_1167_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<240, 2048>(result, stg1_stg2_1_merged1116_1167_res);
	hw_uint<16> stg1_stg2_1_merged1116_1168_res = stg1_stg2_1_merged1116_1168_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<256, 2048>(result, stg1_stg2_1_merged1116_1168_res);
	hw_uint<16> stg1_stg2_1_merged1116_1169_res = stg1_stg2_1_merged1116_1169_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<272, 2048>(result, stg1_stg2_1_merged1116_1169_res);
	hw_uint<16> stg1_stg2_1_merged1116_1170_res = stg1_stg2_1_merged1116_1170_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<288, 2048>(result, stg1_stg2_1_merged1116_1170_res);
	hw_uint<16> stg1_stg2_1_merged1116_1171_res = stg1_stg2_1_merged1116_1171_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<304, 2048>(result, stg1_stg2_1_merged1116_1171_res);
	hw_uint<16> stg1_stg2_1_merged1116_1172_res = stg1_stg2_1_merged1116_1172_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<320, 2048>(result, stg1_stg2_1_merged1116_1172_res);
	hw_uint<16> stg1_stg2_1_merged1116_1173_res = stg1_stg2_1_merged1116_1173_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<336, 2048>(result, stg1_stg2_1_merged1116_1173_res);
	hw_uint<16> stg1_stg2_1_merged1116_1174_res = stg1_stg2_1_merged1116_1174_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<352, 2048>(result, stg1_stg2_1_merged1116_1174_res);
	hw_uint<16> stg1_stg2_1_merged1116_1175_res = stg1_stg2_1_merged1116_1175_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<368, 2048>(result, stg1_stg2_1_merged1116_1175_res);
	hw_uint<16> stg1_stg2_1_merged1116_1176_res = stg1_stg2_1_merged1116_1176_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<384, 2048>(result, stg1_stg2_1_merged1116_1176_res);
	hw_uint<16> stg1_stg2_1_merged1116_1177_res = stg1_stg2_1_merged1116_1177_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<400, 2048>(result, stg1_stg2_1_merged1116_1177_res);
	hw_uint<16> stg1_stg2_1_merged1116_1178_res = stg1_stg2_1_merged1116_1178_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<416, 2048>(result, stg1_stg2_1_merged1116_1178_res);
	hw_uint<16> stg1_stg2_1_merged1116_1179_res = stg1_stg2_1_merged1116_1179_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<432, 2048>(result, stg1_stg2_1_merged1116_1179_res);
	hw_uint<16> stg1_stg2_1_merged1116_1180_res = stg1_stg2_1_merged1116_1180_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<448, 2048>(result, stg1_stg2_1_merged1116_1180_res);
	hw_uint<16> stg1_stg2_1_merged1116_1181_res = stg1_stg2_1_merged1116_1181_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<464, 2048>(result, stg1_stg2_1_merged1116_1181_res);
	hw_uint<16> stg1_stg2_1_merged1116_1182_res = stg1_stg2_1_merged1116_1182_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<480, 2048>(result, stg1_stg2_1_merged1116_1182_res);
	hw_uint<16> stg1_stg2_1_merged1116_1183_res = stg1_stg2_1_merged1116_1183_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<496, 2048>(result, stg1_stg2_1_merged1116_1183_res);
	hw_uint<16> stg1_stg2_1_merged1116_1184_res = stg1_stg2_1_merged1116_1184_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<512, 2048>(result, stg1_stg2_1_merged1116_1184_res);
	hw_uint<16> stg1_stg2_1_merged1116_1185_res = stg1_stg2_1_merged1116_1185_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<528, 2048>(result, stg1_stg2_1_merged1116_1185_res);
	hw_uint<16> stg1_stg2_1_merged1116_1186_res = stg1_stg2_1_merged1116_1186_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<544, 2048>(result, stg1_stg2_1_merged1116_1186_res);
	hw_uint<16> stg1_stg2_1_merged1116_1187_res = stg1_stg2_1_merged1116_1187_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<560, 2048>(result, stg1_stg2_1_merged1116_1187_res);
	hw_uint<16> stg1_stg2_1_merged1116_1188_res = stg1_stg2_1_merged1116_1188_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<576, 2048>(result, stg1_stg2_1_merged1116_1188_res);
	hw_uint<16> stg1_stg2_1_merged1116_1189_res = stg1_stg2_1_merged1116_1189_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<592, 2048>(result, stg1_stg2_1_merged1116_1189_res);
	hw_uint<16> stg1_stg2_1_merged1116_1190_res = stg1_stg2_1_merged1116_1190_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<608, 2048>(result, stg1_stg2_1_merged1116_1190_res);
	hw_uint<16> stg1_stg2_1_merged1116_1191_res = stg1_stg2_1_merged1116_1191_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<624, 2048>(result, stg1_stg2_1_merged1116_1191_res);
	hw_uint<16> stg1_stg2_1_merged1116_1192_res = stg1_stg2_1_merged1116_1192_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<640, 2048>(result, stg1_stg2_1_merged1116_1192_res);
	hw_uint<16> stg1_stg2_1_merged1116_1193_res = stg1_stg2_1_merged1116_1193_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<656, 2048>(result, stg1_stg2_1_merged1116_1193_res);
	hw_uint<16> stg1_stg2_1_merged1116_1194_res = stg1_stg2_1_merged1116_1194_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<672, 2048>(result, stg1_stg2_1_merged1116_1194_res);
	hw_uint<16> stg1_stg2_1_merged1116_1195_res = stg1_stg2_1_merged1116_1195_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<688, 2048>(result, stg1_stg2_1_merged1116_1195_res);
	hw_uint<16> stg1_stg2_1_merged1116_1196_res = stg1_stg2_1_merged1116_1196_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<704, 2048>(result, stg1_stg2_1_merged1116_1196_res);
	hw_uint<16> stg1_stg2_1_merged1116_1197_res = stg1_stg2_1_merged1116_1197_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<720, 2048>(result, stg1_stg2_1_merged1116_1197_res);
	hw_uint<16> stg1_stg2_1_merged1116_1198_res = stg1_stg2_1_merged1116_1198_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<736, 2048>(result, stg1_stg2_1_merged1116_1198_res);
	hw_uint<16> stg1_stg2_1_merged1116_1199_res = stg1_stg2_1_merged1116_1199_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<752, 2048>(result, stg1_stg2_1_merged1116_1199_res);
	hw_uint<16> stg1_stg2_1_merged1116_1200_res = stg1_stg2_1_merged1116_1200_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<768, 2048>(result, stg1_stg2_1_merged1116_1200_res);
	hw_uint<16> stg1_stg2_1_merged1116_1201_res = stg1_stg2_1_merged1116_1201_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<784, 2048>(result, stg1_stg2_1_merged1116_1201_res);
	hw_uint<16> stg1_stg2_1_merged1116_1202_res = stg1_stg2_1_merged1116_1202_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<800, 2048>(result, stg1_stg2_1_merged1116_1202_res);
	hw_uint<16> stg1_stg2_1_merged1116_1203_res = stg1_stg2_1_merged1116_1203_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<816, 2048>(result, stg1_stg2_1_merged1116_1203_res);
	hw_uint<16> stg1_stg2_1_merged1116_1204_res = stg1_stg2_1_merged1116_1204_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<832, 2048>(result, stg1_stg2_1_merged1116_1204_res);
	hw_uint<16> stg1_stg2_1_merged1116_1205_res = stg1_stg2_1_merged1116_1205_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<848, 2048>(result, stg1_stg2_1_merged1116_1205_res);
	hw_uint<16> stg1_stg2_1_merged1116_1206_res = stg1_stg2_1_merged1116_1206_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<864, 2048>(result, stg1_stg2_1_merged1116_1206_res);
	hw_uint<16> stg1_stg2_1_merged1116_1207_res = stg1_stg2_1_merged1116_1207_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<880, 2048>(result, stg1_stg2_1_merged1116_1207_res);
	hw_uint<16> stg1_stg2_1_merged1116_1208_res = stg1_stg2_1_merged1116_1208_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<896, 2048>(result, stg1_stg2_1_merged1116_1208_res);
	hw_uint<16> stg1_stg2_1_merged1116_1209_res = stg1_stg2_1_merged1116_1209_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<912, 2048>(result, stg1_stg2_1_merged1116_1209_res);
	hw_uint<16> stg1_stg2_1_merged1116_1210_res = stg1_stg2_1_merged1116_1210_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<928, 2048>(result, stg1_stg2_1_merged1116_1210_res);
	hw_uint<16> stg1_stg2_1_merged1116_1211_res = stg1_stg2_1_merged1116_1211_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<944, 2048>(result, stg1_stg2_1_merged1116_1211_res);
	hw_uint<16> stg1_stg2_1_merged1116_1212_res = stg1_stg2_1_merged1116_1212_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<960, 2048>(result, stg1_stg2_1_merged1116_1212_res);
	hw_uint<16> stg1_stg2_1_merged1116_1213_res = stg1_stg2_1_merged1116_1213_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<976, 2048>(result, stg1_stg2_1_merged1116_1213_res);
	hw_uint<16> stg1_stg2_1_merged1116_1214_res = stg1_stg2_1_merged1116_1214_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<992, 2048>(result, stg1_stg2_1_merged1116_1214_res);
	hw_uint<16> stg1_stg2_1_merged1116_1215_res = stg1_stg2_1_merged1116_1215_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1008, 2048>(result, stg1_stg2_1_merged1116_1215_res);
	hw_uint<16> stg1_stg2_1_merged1116_1216_res = stg1_stg2_1_merged1116_1216_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1024, 2048>(result, stg1_stg2_1_merged1116_1216_res);
	hw_uint<16> stg1_stg2_1_merged1116_1217_res = stg1_stg2_1_merged1116_1217_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1040, 2048>(result, stg1_stg2_1_merged1116_1217_res);
	hw_uint<16> stg1_stg2_1_merged1116_1218_res = stg1_stg2_1_merged1116_1218_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1056, 2048>(result, stg1_stg2_1_merged1116_1218_res);
	hw_uint<16> stg1_stg2_1_merged1116_1219_res = stg1_stg2_1_merged1116_1219_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1072, 2048>(result, stg1_stg2_1_merged1116_1219_res);
	hw_uint<16> stg1_stg2_1_merged1116_1220_res = stg1_stg2_1_merged1116_1220_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1088, 2048>(result, stg1_stg2_1_merged1116_1220_res);
	hw_uint<16> stg1_stg2_1_merged1116_1221_res = stg1_stg2_1_merged1116_1221_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1104, 2048>(result, stg1_stg2_1_merged1116_1221_res);
	hw_uint<16> stg1_stg2_1_merged1116_1222_res = stg1_stg2_1_merged1116_1222_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1120, 2048>(result, stg1_stg2_1_merged1116_1222_res);
	hw_uint<16> stg1_stg2_1_merged1116_1223_res = stg1_stg2_1_merged1116_1223_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1136, 2048>(result, stg1_stg2_1_merged1116_1223_res);
	hw_uint<16> stg1_stg2_1_merged1116_1224_res = stg1_stg2_1_merged1116_1224_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1152, 2048>(result, stg1_stg2_1_merged1116_1224_res);
	hw_uint<16> stg1_stg2_1_merged1116_1225_res = stg1_stg2_1_merged1116_1225_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1168, 2048>(result, stg1_stg2_1_merged1116_1225_res);
	hw_uint<16> stg1_stg2_1_merged1116_1226_res = stg1_stg2_1_merged1116_1226_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1184, 2048>(result, stg1_stg2_1_merged1116_1226_res);
	hw_uint<16> stg1_stg2_1_merged1116_1227_res = stg1_stg2_1_merged1116_1227_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1200, 2048>(result, stg1_stg2_1_merged1116_1227_res);
	hw_uint<16> stg1_stg2_1_merged1116_1228_res = stg1_stg2_1_merged1116_1228_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1216, 2048>(result, stg1_stg2_1_merged1116_1228_res);
	hw_uint<16> stg1_stg2_1_merged1116_1229_res = stg1_stg2_1_merged1116_1229_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1232, 2048>(result, stg1_stg2_1_merged1116_1229_res);
	hw_uint<16> stg1_stg2_1_merged1116_1230_res = stg1_stg2_1_merged1116_1230_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1248, 2048>(result, stg1_stg2_1_merged1116_1230_res);
	hw_uint<16> stg1_stg2_1_merged1116_1231_res = stg1_stg2_1_merged1116_1231_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1264, 2048>(result, stg1_stg2_1_merged1116_1231_res);
	hw_uint<16> stg1_stg2_1_merged1116_1232_res = stg1_stg2_1_merged1116_1232_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1280, 2048>(result, stg1_stg2_1_merged1116_1232_res);
	hw_uint<16> stg1_stg2_1_merged1116_1233_res = stg1_stg2_1_merged1116_1233_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1296, 2048>(result, stg1_stg2_1_merged1116_1233_res);
	hw_uint<16> stg1_stg2_1_merged1116_1234_res = stg1_stg2_1_merged1116_1234_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1312, 2048>(result, stg1_stg2_1_merged1116_1234_res);
	hw_uint<16> stg1_stg2_1_merged1116_1235_res = stg1_stg2_1_merged1116_1235_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1328, 2048>(result, stg1_stg2_1_merged1116_1235_res);
	hw_uint<16> stg1_stg2_1_merged1116_1236_res = stg1_stg2_1_merged1116_1236_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1344, 2048>(result, stg1_stg2_1_merged1116_1236_res);
	hw_uint<16> stg1_stg2_1_merged1116_1237_res = stg1_stg2_1_merged1116_1237_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1360, 2048>(result, stg1_stg2_1_merged1116_1237_res);
	hw_uint<16> stg1_stg2_1_merged1116_1238_res = stg1_stg2_1_merged1116_1238_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1376, 2048>(result, stg1_stg2_1_merged1116_1238_res);
	hw_uint<16> stg1_stg2_1_merged1116_1239_res = stg1_stg2_1_merged1116_1239_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1392, 2048>(result, stg1_stg2_1_merged1116_1239_res);
	hw_uint<16> stg1_stg2_1_merged1116_1240_res = stg1_stg2_1_merged1116_1240_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1408, 2048>(result, stg1_stg2_1_merged1116_1240_res);
	hw_uint<16> stg1_stg2_1_merged1116_1241_res = stg1_stg2_1_merged1116_1241_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1424, 2048>(result, stg1_stg2_1_merged1116_1241_res);
	hw_uint<16> stg1_stg2_1_merged1116_1242_res = stg1_stg2_1_merged1116_1242_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1440, 2048>(result, stg1_stg2_1_merged1116_1242_res);
	hw_uint<16> stg1_stg2_1_merged1116_1243_res = stg1_stg2_1_merged1116_1243_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1456, 2048>(result, stg1_stg2_1_merged1116_1243_res);
	hw_uint<16> stg1_stg2_1_merged1116_1244_res = stg1_stg2_1_merged1116_1244_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1472, 2048>(result, stg1_stg2_1_merged1116_1244_res);
	hw_uint<16> stg1_stg2_1_merged1116_1245_res = stg1_stg2_1_merged1116_1245_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1488, 2048>(result, stg1_stg2_1_merged1116_1245_res);
	hw_uint<16> stg1_stg2_1_merged1116_1246_res = stg1_stg2_1_merged1116_1246_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1504, 2048>(result, stg1_stg2_1_merged1116_1246_res);
	hw_uint<16> stg1_stg2_1_merged1116_1247_res = stg1_stg2_1_merged1116_1247_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1520, 2048>(result, stg1_stg2_1_merged1116_1247_res);
	hw_uint<16> stg1_stg2_1_merged1116_1248_res = stg1_stg2_1_merged1116_1248_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1536, 2048>(result, stg1_stg2_1_merged1116_1248_res);
	hw_uint<16> stg1_stg2_1_merged1116_1249_res = stg1_stg2_1_merged1116_1249_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1552, 2048>(result, stg1_stg2_1_merged1116_1249_res);
	hw_uint<16> stg1_stg2_1_merged1116_1250_res = stg1_stg2_1_merged1116_1250_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1568, 2048>(result, stg1_stg2_1_merged1116_1250_res);
	hw_uint<16> stg1_stg2_1_merged1116_1251_res = stg1_stg2_1_merged1116_1251_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1584, 2048>(result, stg1_stg2_1_merged1116_1251_res);
	hw_uint<16> stg1_stg2_1_merged1116_1252_res = stg1_stg2_1_merged1116_1252_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1600, 2048>(result, stg1_stg2_1_merged1116_1252_res);
	hw_uint<16> stg1_stg2_1_merged1116_1253_res = stg1_stg2_1_merged1116_1253_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1616, 2048>(result, stg1_stg2_1_merged1116_1253_res);
	hw_uint<16> stg1_stg2_1_merged1116_1254_res = stg1_stg2_1_merged1116_1254_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1632, 2048>(result, stg1_stg2_1_merged1116_1254_res);
	hw_uint<16> stg1_stg2_1_merged1116_1255_res = stg1_stg2_1_merged1116_1255_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1648, 2048>(result, stg1_stg2_1_merged1116_1255_res);
	hw_uint<16> stg1_stg2_1_merged1116_1256_res = stg1_stg2_1_merged1116_1256_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1664, 2048>(result, stg1_stg2_1_merged1116_1256_res);
	hw_uint<16> stg1_stg2_1_merged1116_1257_res = stg1_stg2_1_merged1116_1257_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1680, 2048>(result, stg1_stg2_1_merged1116_1257_res);
	hw_uint<16> stg1_stg2_1_merged1116_1258_res = stg1_stg2_1_merged1116_1258_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1696, 2048>(result, stg1_stg2_1_merged1116_1258_res);
	hw_uint<16> stg1_stg2_1_merged1116_1259_res = stg1_stg2_1_merged1116_1259_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1712, 2048>(result, stg1_stg2_1_merged1116_1259_res);
	hw_uint<16> stg1_stg2_1_merged1116_1260_res = stg1_stg2_1_merged1116_1260_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1728, 2048>(result, stg1_stg2_1_merged1116_1260_res);
	hw_uint<16> stg1_stg2_1_merged1116_1261_res = stg1_stg2_1_merged1116_1261_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1744, 2048>(result, stg1_stg2_1_merged1116_1261_res);
	hw_uint<16> stg1_stg2_1_merged1116_1262_res = stg1_stg2_1_merged1116_1262_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1760, 2048>(result, stg1_stg2_1_merged1116_1262_res);
	hw_uint<16> stg1_stg2_1_merged1116_1263_res = stg1_stg2_1_merged1116_1263_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1776, 2048>(result, stg1_stg2_1_merged1116_1263_res);
	hw_uint<16> stg1_stg2_1_merged1116_1264_res = stg1_stg2_1_merged1116_1264_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1792, 2048>(result, stg1_stg2_1_merged1116_1264_res);
	hw_uint<16> stg1_stg2_1_merged1116_1265_res = stg1_stg2_1_merged1116_1265_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1808, 2048>(result, stg1_stg2_1_merged1116_1265_res);
	hw_uint<16> stg1_stg2_1_merged1116_1266_res = stg1_stg2_1_merged1116_1266_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1824, 2048>(result, stg1_stg2_1_merged1116_1266_res);
	hw_uint<16> stg1_stg2_1_merged1116_1267_res = stg1_stg2_1_merged1116_1267_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1840, 2048>(result, stg1_stg2_1_merged1116_1267_res);
	hw_uint<16> stg1_stg2_1_merged1116_1268_res = stg1_stg2_1_merged1116_1268_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1856, 2048>(result, stg1_stg2_1_merged1116_1268_res);
	hw_uint<16> stg1_stg2_1_merged1116_1269_res = stg1_stg2_1_merged1116_1269_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1872, 2048>(result, stg1_stg2_1_merged1116_1269_res);
	hw_uint<16> stg1_stg2_1_merged1116_1270_res = stg1_stg2_1_merged1116_1270_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1888, 2048>(result, stg1_stg2_1_merged1116_1270_res);
	hw_uint<16> stg1_stg2_1_merged1116_1271_res = stg1_stg2_1_merged1116_1271_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1904, 2048>(result, stg1_stg2_1_merged1116_1271_res);
	hw_uint<16> stg1_stg2_1_merged1116_1272_res = stg1_stg2_1_merged1116_1272_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1920, 2048>(result, stg1_stg2_1_merged1116_1272_res);
	hw_uint<16> stg1_stg2_1_merged1116_1273_res = stg1_stg2_1_merged1116_1273_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1936, 2048>(result, stg1_stg2_1_merged1116_1273_res);
	hw_uint<16> stg1_stg2_1_merged1116_1274_res = stg1_stg2_1_merged1116_1274_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1952, 2048>(result, stg1_stg2_1_merged1116_1274_res);
	hw_uint<16> stg1_stg2_1_merged1116_1275_res = stg1_stg2_1_merged1116_1275_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1968, 2048>(result, stg1_stg2_1_merged1116_1275_res);
	hw_uint<16> stg1_stg2_1_merged1116_1276_res = stg1_stg2_1_merged1116_1276_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1984, 2048>(result, stg1_stg2_1_merged1116_1276_res);
	hw_uint<16> stg1_stg2_1_merged1116_1277_res = stg1_stg2_1_merged1116_1277_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<2000, 2048>(result, stg1_stg2_1_merged1116_1277_res);
	hw_uint<16> stg1_stg2_1_merged1116_1278_res = stg1_stg2_1_merged1116_1278_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<2016, 2048>(result, stg1_stg2_1_merged1116_1278_res);
	hw_uint<16> stg1_stg2_1_merged1116_1279_res = stg1_stg2_1_merged1116_1279_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<2032, 2048>(result, stg1_stg2_1_merged1116_1279_res);
	return result;
}

struct stg10_stg10_1_merged1140_2080_merged_banks_4_cache {
	// RAM Box: {[0, 2016], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 64, 65
	hw_uint<16> f0;
	fifo<hw_uint<16>, 63> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_64() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2081_merged_banks_4_cache {
	// RAM Box: {[1, 2017], [0, 1082]}
	// Capacity: 66
	// # of read delays: 4
  // 0, 1, 64, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2082_merged_banks_4_cache {
	// RAM Box: {[2, 1986], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2083_merged_banks_4_cache {
	// RAM Box: {[3, 1987], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2084_merged_banks_4_cache {
	// RAM Box: {[4, 1988], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2085_merged_banks_4_cache {
	// RAM Box: {[5, 1989], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2086_merged_banks_4_cache {
	// RAM Box: {[6, 1990], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2087_merged_banks_4_cache {
	// RAM Box: {[7, 1991], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2088_merged_banks_4_cache {
	// RAM Box: {[8, 1992], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2089_merged_banks_4_cache {
	// RAM Box: {[9, 1993], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2090_merged_banks_4_cache {
	// RAM Box: {[10, 1994], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2091_merged_banks_4_cache {
	// RAM Box: {[11, 1995], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2092_merged_banks_4_cache {
	// RAM Box: {[12, 1996], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2093_merged_banks_4_cache {
	// RAM Box: {[13, 1997], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2094_merged_banks_4_cache {
	// RAM Box: {[14, 1998], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2095_merged_banks_4_cache {
	// RAM Box: {[15, 1999], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2096_merged_banks_4_cache {
	// RAM Box: {[16, 2000], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2097_merged_banks_4_cache {
	// RAM Box: {[17, 2001], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2098_merged_banks_4_cache {
	// RAM Box: {[18, 2002], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2099_merged_banks_4_cache {
	// RAM Box: {[19, 2003], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2100_merged_banks_4_cache {
	// RAM Box: {[20, 2004], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2101_merged_banks_4_cache {
	// RAM Box: {[21, 2005], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2102_merged_banks_4_cache {
	// RAM Box: {[22, 2006], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2103_merged_banks_4_cache {
	// RAM Box: {[23, 2007], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2104_merged_banks_4_cache {
	// RAM Box: {[24, 2008], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2105_merged_banks_4_cache {
	// RAM Box: {[25, 2009], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2106_merged_banks_4_cache {
	// RAM Box: {[26, 2010], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2107_merged_banks_4_cache {
	// RAM Box: {[27, 2011], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2108_merged_banks_4_cache {
	// RAM Box: {[28, 2012], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2109_merged_banks_4_cache {
	// RAM Box: {[29, 2013], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2110_merged_banks_4_cache {
	// RAM Box: {[30, 2014], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged1140_2111_merged_banks_4_cache {
	// RAM Box: {[31, 2015], [0, 1083]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_cache {
  // Reader addrs...
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[1 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[1 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[1 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
    // { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[33 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // # of banks: 32
  stg10_stg10_1_merged1140_2080_merged_banks_4_cache stg10_stg10_1_merged1140_2080_merged_banks_4;
  stg10_stg10_1_merged1140_2081_merged_banks_4_cache stg10_stg10_1_merged1140_2081_merged_banks_4;
  stg10_stg10_1_merged1140_2082_merged_banks_4_cache stg10_stg10_1_merged1140_2082_merged_banks_4;
  stg10_stg10_1_merged1140_2083_merged_banks_4_cache stg10_stg10_1_merged1140_2083_merged_banks_4;
  stg10_stg10_1_merged1140_2084_merged_banks_4_cache stg10_stg10_1_merged1140_2084_merged_banks_4;
  stg10_stg10_1_merged1140_2085_merged_banks_4_cache stg10_stg10_1_merged1140_2085_merged_banks_4;
  stg10_stg10_1_merged1140_2086_merged_banks_4_cache stg10_stg10_1_merged1140_2086_merged_banks_4;
  stg10_stg10_1_merged1140_2087_merged_banks_4_cache stg10_stg10_1_merged1140_2087_merged_banks_4;
  stg10_stg10_1_merged1140_2088_merged_banks_4_cache stg10_stg10_1_merged1140_2088_merged_banks_4;
  stg10_stg10_1_merged1140_2089_merged_banks_4_cache stg10_stg10_1_merged1140_2089_merged_banks_4;
  stg10_stg10_1_merged1140_2090_merged_banks_4_cache stg10_stg10_1_merged1140_2090_merged_banks_4;
  stg10_stg10_1_merged1140_2091_merged_banks_4_cache stg10_stg10_1_merged1140_2091_merged_banks_4;
  stg10_stg10_1_merged1140_2092_merged_banks_4_cache stg10_stg10_1_merged1140_2092_merged_banks_4;
  stg10_stg10_1_merged1140_2093_merged_banks_4_cache stg10_stg10_1_merged1140_2093_merged_banks_4;
  stg10_stg10_1_merged1140_2094_merged_banks_4_cache stg10_stg10_1_merged1140_2094_merged_banks_4;
  stg10_stg10_1_merged1140_2095_merged_banks_4_cache stg10_stg10_1_merged1140_2095_merged_banks_4;
  stg10_stg10_1_merged1140_2096_merged_banks_4_cache stg10_stg10_1_merged1140_2096_merged_banks_4;
  stg10_stg10_1_merged1140_2097_merged_banks_4_cache stg10_stg10_1_merged1140_2097_merged_banks_4;
  stg10_stg10_1_merged1140_2098_merged_banks_4_cache stg10_stg10_1_merged1140_2098_merged_banks_4;
  stg10_stg10_1_merged1140_2099_merged_banks_4_cache stg10_stg10_1_merged1140_2099_merged_banks_4;
  stg10_stg10_1_merged1140_2100_merged_banks_4_cache stg10_stg10_1_merged1140_2100_merged_banks_4;
  stg10_stg10_1_merged1140_2101_merged_banks_4_cache stg10_stg10_1_merged1140_2101_merged_banks_4;
  stg10_stg10_1_merged1140_2102_merged_banks_4_cache stg10_stg10_1_merged1140_2102_merged_banks_4;
  stg10_stg10_1_merged1140_2103_merged_banks_4_cache stg10_stg10_1_merged1140_2103_merged_banks_4;
  stg10_stg10_1_merged1140_2104_merged_banks_4_cache stg10_stg10_1_merged1140_2104_merged_banks_4;
  stg10_stg10_1_merged1140_2105_merged_banks_4_cache stg10_stg10_1_merged1140_2105_merged_banks_4;
  stg10_stg10_1_merged1140_2106_merged_banks_4_cache stg10_stg10_1_merged1140_2106_merged_banks_4;
  stg10_stg10_1_merged1140_2107_merged_banks_4_cache stg10_stg10_1_merged1140_2107_merged_banks_4;
  stg10_stg10_1_merged1140_2108_merged_banks_4_cache stg10_stg10_1_merged1140_2108_merged_banks_4;
  stg10_stg10_1_merged1140_2109_merged_banks_4_cache stg10_stg10_1_merged1140_2109_merged_banks_4;
  stg10_stg10_1_merged1140_2110_merged_banks_4_cache stg10_stg10_1_merged1140_2110_merged_banks_4;
  stg10_stg10_1_merged1140_2111_merged_banks_4_cache stg10_stg10_1_merged1140_2111_merged_banks_4;
};



inline void stg10_stg10_1_merged1140_2080_write(hw_uint<16>& stg10_stg10_1_merged1140_2080, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2080_merged_banks_4.push(stg10_stg10_1_merged1140_2080);
}

inline void stg10_stg10_1_merged1140_2081_write(hw_uint<16>& stg10_stg10_1_merged1140_2081, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2081_merged_banks_4.push(stg10_stg10_1_merged1140_2081);
}

inline void stg10_stg10_1_merged1140_2082_write(hw_uint<16>& stg10_stg10_1_merged1140_2082, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2082_merged_banks_4.push(stg10_stg10_1_merged1140_2082);
}

inline void stg10_stg10_1_merged1140_2083_write(hw_uint<16>& stg10_stg10_1_merged1140_2083, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2083_merged_banks_4.push(stg10_stg10_1_merged1140_2083);
}

inline void stg10_stg10_1_merged1140_2084_write(hw_uint<16>& stg10_stg10_1_merged1140_2084, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2084_merged_banks_4.push(stg10_stg10_1_merged1140_2084);
}

inline void stg10_stg10_1_merged1140_2085_write(hw_uint<16>& stg10_stg10_1_merged1140_2085, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2085_merged_banks_4.push(stg10_stg10_1_merged1140_2085);
}

inline void stg10_stg10_1_merged1140_2086_write(hw_uint<16>& stg10_stg10_1_merged1140_2086, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2086_merged_banks_4.push(stg10_stg10_1_merged1140_2086);
}

inline void stg10_stg10_1_merged1140_2087_write(hw_uint<16>& stg10_stg10_1_merged1140_2087, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2087_merged_banks_4.push(stg10_stg10_1_merged1140_2087);
}

inline void stg10_stg10_1_merged1140_2088_write(hw_uint<16>& stg10_stg10_1_merged1140_2088, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2088_merged_banks_4.push(stg10_stg10_1_merged1140_2088);
}

inline void stg10_stg10_1_merged1140_2089_write(hw_uint<16>& stg10_stg10_1_merged1140_2089, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2089_merged_banks_4.push(stg10_stg10_1_merged1140_2089);
}

inline void stg10_stg10_1_merged1140_2090_write(hw_uint<16>& stg10_stg10_1_merged1140_2090, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2090_merged_banks_4.push(stg10_stg10_1_merged1140_2090);
}

inline void stg10_stg10_1_merged1140_2091_write(hw_uint<16>& stg10_stg10_1_merged1140_2091, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2091_merged_banks_4.push(stg10_stg10_1_merged1140_2091);
}

inline void stg10_stg10_1_merged1140_2092_write(hw_uint<16>& stg10_stg10_1_merged1140_2092, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2092_merged_banks_4.push(stg10_stg10_1_merged1140_2092);
}

inline void stg10_stg10_1_merged1140_2093_write(hw_uint<16>& stg10_stg10_1_merged1140_2093, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2093_merged_banks_4.push(stg10_stg10_1_merged1140_2093);
}

inline void stg10_stg10_1_merged1140_2094_write(hw_uint<16>& stg10_stg10_1_merged1140_2094, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2094_merged_banks_4.push(stg10_stg10_1_merged1140_2094);
}

inline void stg10_stg10_1_merged1140_2095_write(hw_uint<16>& stg10_stg10_1_merged1140_2095, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2095_merged_banks_4.push(stg10_stg10_1_merged1140_2095);
}

inline void stg10_stg10_1_merged1140_2096_write(hw_uint<16>& stg10_stg10_1_merged1140_2096, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2096_merged_banks_4.push(stg10_stg10_1_merged1140_2096);
}

inline void stg10_stg10_1_merged1140_2097_write(hw_uint<16>& stg10_stg10_1_merged1140_2097, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2097_merged_banks_4.push(stg10_stg10_1_merged1140_2097);
}

inline void stg10_stg10_1_merged1140_2098_write(hw_uint<16>& stg10_stg10_1_merged1140_2098, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2098_merged_banks_4.push(stg10_stg10_1_merged1140_2098);
}

inline void stg10_stg10_1_merged1140_2099_write(hw_uint<16>& stg10_stg10_1_merged1140_2099, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2099_merged_banks_4.push(stg10_stg10_1_merged1140_2099);
}

inline void stg10_stg10_1_merged1140_2100_write(hw_uint<16>& stg10_stg10_1_merged1140_2100, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2100_merged_banks_4.push(stg10_stg10_1_merged1140_2100);
}

inline void stg10_stg10_1_merged1140_2101_write(hw_uint<16>& stg10_stg10_1_merged1140_2101, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2101_merged_banks_4.push(stg10_stg10_1_merged1140_2101);
}

inline void stg10_stg10_1_merged1140_2102_write(hw_uint<16>& stg10_stg10_1_merged1140_2102, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2102_merged_banks_4.push(stg10_stg10_1_merged1140_2102);
}

inline void stg10_stg10_1_merged1140_2103_write(hw_uint<16>& stg10_stg10_1_merged1140_2103, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2103_merged_banks_4.push(stg10_stg10_1_merged1140_2103);
}

inline void stg10_stg10_1_merged1140_2104_write(hw_uint<16>& stg10_stg10_1_merged1140_2104, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2104_merged_banks_4.push(stg10_stg10_1_merged1140_2104);
}

inline void stg10_stg10_1_merged1140_2105_write(hw_uint<16>& stg10_stg10_1_merged1140_2105, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2105_merged_banks_4.push(stg10_stg10_1_merged1140_2105);
}

inline void stg10_stg10_1_merged1140_2106_write(hw_uint<16>& stg10_stg10_1_merged1140_2106, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2106_merged_banks_4.push(stg10_stg10_1_merged1140_2106);
}

inline void stg10_stg10_1_merged1140_2107_write(hw_uint<16>& stg10_stg10_1_merged1140_2107, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2107_merged_banks_4.push(stg10_stg10_1_merged1140_2107);
}

inline void stg10_stg10_1_merged1140_2108_write(hw_uint<16>& stg10_stg10_1_merged1140_2108, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2108_merged_banks_4.push(stg10_stg10_1_merged1140_2108);
}

inline void stg10_stg10_1_merged1140_2109_write(hw_uint<16>& stg10_stg10_1_merged1140_2109, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2109_merged_banks_4.push(stg10_stg10_1_merged1140_2109);
}

inline void stg10_stg10_1_merged1140_2110_write(hw_uint<16>& stg10_stg10_1_merged1140_2110, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2110_merged_banks_4.push(stg10_stg10_1_merged1140_2110);
}

inline void stg10_stg10_1_merged1140_2111_write(hw_uint<16>& stg10_stg10_1_merged1140_2111, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1140_2111_merged_banks_4.push(stg10_stg10_1_merged1140_2111);
}

inline hw_uint<16> stg10_stg11_1_merged1143_1952_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1952 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2080 = stg10.stg10_stg10_1_merged1140_2080_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2080;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1953_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1953 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[1 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2081 = stg10.stg10_stg10_1_merged1140_2081_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2081;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1954_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1954 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[1 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2081 = stg10.stg10_stg10_1_merged1140_2081_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2081;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1955_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1955 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2082 = stg10.stg10_stg10_1_merged1140_2082_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2082;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1956_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1956 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[1 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2081 = stg10.stg10_stg10_1_merged1140_2081_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2081;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1957_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1957 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2082 = stg10.stg10_stg10_1_merged1140_2082_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2082;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1958_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1958 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2082 = stg10.stg10_stg10_1_merged1140_2082_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2082;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1959_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1959 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2083 = stg10.stg10_stg10_1_merged1140_2083_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2083;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1960_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1960 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[2 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2082 = stg10.stg10_stg10_1_merged1140_2082_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2082;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1961_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1961 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2083 = stg10.stg10_stg10_1_merged1140_2083_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2083;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1962_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1962 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2083 = stg10.stg10_stg10_1_merged1140_2083_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2083;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1963_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1963 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2084 = stg10.stg10_stg10_1_merged1140_2084_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2084;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1964_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1964 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[3 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2083 = stg10.stg10_stg10_1_merged1140_2083_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2083;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1965_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1965 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2084 = stg10.stg10_stg10_1_merged1140_2084_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2084;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1966_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1966 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2084 = stg10.stg10_stg10_1_merged1140_2084_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2084;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1967_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1967 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2085 = stg10.stg10_stg10_1_merged1140_2085_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2085;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1968_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1968 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[4 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2084 = stg10.stg10_stg10_1_merged1140_2084_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2084;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1969_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1969 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2085 = stg10.stg10_stg10_1_merged1140_2085_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2085;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1970_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1970 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2085 = stg10.stg10_stg10_1_merged1140_2085_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2085;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1971_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1971 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2086 = stg10.stg10_stg10_1_merged1140_2086_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2086;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1972_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1972 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[5 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2085 = stg10.stg10_stg10_1_merged1140_2085_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2085;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1973_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1973 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2086 = stg10.stg10_stg10_1_merged1140_2086_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2086;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1974_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1974 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2086 = stg10.stg10_stg10_1_merged1140_2086_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2086;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1975_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1975 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2087 = stg10.stg10_stg10_1_merged1140_2087_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2087;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1976_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1976 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[6 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2086 = stg10.stg10_stg10_1_merged1140_2086_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2086;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1977_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1977 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2087 = stg10.stg10_stg10_1_merged1140_2087_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2087;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1978_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1978 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2087 = stg10.stg10_stg10_1_merged1140_2087_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2087;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1979_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1979 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2088 = stg10.stg10_stg10_1_merged1140_2088_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2088;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1980_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1980 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[7 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2087 = stg10.stg10_stg10_1_merged1140_2087_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2087;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1981_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1981 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2088 = stg10.stg10_stg10_1_merged1140_2088_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2088;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1982_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1982 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2088 = stg10.stg10_stg10_1_merged1140_2088_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2088;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1983_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1983 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2089 = stg10.stg10_stg10_1_merged1140_2089_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2089;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1984_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1984 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[8 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2088 = stg10.stg10_stg10_1_merged1140_2088_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2088;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1985_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1985 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2089 = stg10.stg10_stg10_1_merged1140_2089_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2089;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1986_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1986 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2089 = stg10.stg10_stg10_1_merged1140_2089_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2089;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1987_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1987 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2090 = stg10.stg10_stg10_1_merged1140_2090_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2090;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1988_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1988 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[9 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2089 = stg10.stg10_stg10_1_merged1140_2089_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2089;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1989_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1989 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2090 = stg10.stg10_stg10_1_merged1140_2090_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2090;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1990_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1990 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2090 = stg10.stg10_stg10_1_merged1140_2090_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2090;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1991_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1991 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2091 = stg10.stg10_stg10_1_merged1140_2091_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2091;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1992_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1992 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[10 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2090 = stg10.stg10_stg10_1_merged1140_2090_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2090;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1993_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1993 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2091 = stg10.stg10_stg10_1_merged1140_2091_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2091;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1994_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1994 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2091 = stg10.stg10_stg10_1_merged1140_2091_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2091;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1995_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1995 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2092 = stg10.stg10_stg10_1_merged1140_2092_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2092;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1996_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1996 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[11 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2091 = stg10.stg10_stg10_1_merged1140_2091_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2091;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1997_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1997 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2092 = stg10.stg10_stg10_1_merged1140_2092_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2092;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1998_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1998 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2092 = stg10.stg10_stg10_1_merged1140_2092_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2092;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_1999_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_1999 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2093 = stg10.stg10_stg10_1_merged1140_2093_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2093;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2000_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2000 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[12 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2092 = stg10.stg10_stg10_1_merged1140_2092_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2092;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2001_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2001 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2093 = stg10.stg10_stg10_1_merged1140_2093_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2093;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2002_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2002 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2093 = stg10.stg10_stg10_1_merged1140_2093_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2093;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2003_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2003 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2094 = stg10.stg10_stg10_1_merged1140_2094_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2094;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2004_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2004 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[13 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2093 = stg10.stg10_stg10_1_merged1140_2093_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2093;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2005_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2005 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2094 = stg10.stg10_stg10_1_merged1140_2094_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2094;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2006_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2006 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2094 = stg10.stg10_stg10_1_merged1140_2094_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2094;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2007_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2007 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2095 = stg10.stg10_stg10_1_merged1140_2095_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2095;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2008_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2008 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[14 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2094 = stg10.stg10_stg10_1_merged1140_2094_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2094;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2009_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2009 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2095 = stg10.stg10_stg10_1_merged1140_2095_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2095;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2010_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2010 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2095 = stg10.stg10_stg10_1_merged1140_2095_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2095;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2011_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2011 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2096 = stg10.stg10_stg10_1_merged1140_2096_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2096;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2012_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2012 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[15 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2095 = stg10.stg10_stg10_1_merged1140_2095_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2095;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2013_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2013 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2096 = stg10.stg10_stg10_1_merged1140_2096_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2096;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2014_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2014 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2096 = stg10.stg10_stg10_1_merged1140_2096_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2096;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2015_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2015 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2097 = stg10.stg10_stg10_1_merged1140_2097_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2097;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2016_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2016 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[16 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2096 = stg10.stg10_stg10_1_merged1140_2096_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2096;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2017_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2017 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2097 = stg10.stg10_stg10_1_merged1140_2097_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2097;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2018_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2018 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2097 = stg10.stg10_stg10_1_merged1140_2097_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2097;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2019_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2019 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2098 = stg10.stg10_stg10_1_merged1140_2098_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2098;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2020_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2020 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[17 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2097 = stg10.stg10_stg10_1_merged1140_2097_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2097;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2021_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2021 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2098 = stg10.stg10_stg10_1_merged1140_2098_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2098;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2022_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2022 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2098 = stg10.stg10_stg10_1_merged1140_2098_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2098;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2023_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2023 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2099 = stg10.stg10_stg10_1_merged1140_2099_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2099;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2024_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2024 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[18 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2098 = stg10.stg10_stg10_1_merged1140_2098_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2098;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2025_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2025 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2099 = stg10.stg10_stg10_1_merged1140_2099_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2099;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2026_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2026 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2099 = stg10.stg10_stg10_1_merged1140_2099_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2099;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2027_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2027 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2100 = stg10.stg10_stg10_1_merged1140_2100_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2100;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2028_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2028 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[19 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2099 = stg10.stg10_stg10_1_merged1140_2099_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2099;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2029_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2029 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2100 = stg10.stg10_stg10_1_merged1140_2100_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2100;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2030_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2030 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2100 = stg10.stg10_stg10_1_merged1140_2100_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2100;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2031_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2031 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2101 = stg10.stg10_stg10_1_merged1140_2101_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2101;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2032_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2032 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[20 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2100 = stg10.stg10_stg10_1_merged1140_2100_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2100;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2033_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2033 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2101 = stg10.stg10_stg10_1_merged1140_2101_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2101;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2034_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2034 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2101 = stg10.stg10_stg10_1_merged1140_2101_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2101;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2035_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2035 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2102 = stg10.stg10_stg10_1_merged1140_2102_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2102;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2036_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2036 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[21 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2101 = stg10.stg10_stg10_1_merged1140_2101_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2101;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2037_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2037 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2102 = stg10.stg10_stg10_1_merged1140_2102_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2102;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2038_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2038 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2102 = stg10.stg10_stg10_1_merged1140_2102_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2102;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2039_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2039 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2103 = stg10.stg10_stg10_1_merged1140_2103_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2103;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2040_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2040 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[22 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2102 = stg10.stg10_stg10_1_merged1140_2102_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2102;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2041_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2041 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2103 = stg10.stg10_stg10_1_merged1140_2103_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2103;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2042_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2042 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2103 = stg10.stg10_stg10_1_merged1140_2103_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2103;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2043_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2043 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2104 = stg10.stg10_stg10_1_merged1140_2104_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2104;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2044_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2044 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[23 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2103 = stg10.stg10_stg10_1_merged1140_2103_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2103;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2045_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2045 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2104 = stg10.stg10_stg10_1_merged1140_2104_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2104;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2046_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2046 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2104 = stg10.stg10_stg10_1_merged1140_2104_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2104;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2047_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2047 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2105 = stg10.stg10_stg10_1_merged1140_2105_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2105;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2048_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2048 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[24 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2104 = stg10.stg10_stg10_1_merged1140_2104_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2104;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2049_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2049 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2105 = stg10.stg10_stg10_1_merged1140_2105_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2105;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2050_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2050 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2105 = stg10.stg10_stg10_1_merged1140_2105_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2105;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2051_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2051 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2106 = stg10.stg10_stg10_1_merged1140_2106_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2106;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2052_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2052 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[25 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2105 = stg10.stg10_stg10_1_merged1140_2105_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2105;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2053_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2053 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2106 = stg10.stg10_stg10_1_merged1140_2106_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2106;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2054_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2054 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2106 = stg10.stg10_stg10_1_merged1140_2106_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2106;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2055_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2055 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2107 = stg10.stg10_stg10_1_merged1140_2107_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2107;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2056_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2056 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[26 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2106 = stg10.stg10_stg10_1_merged1140_2106_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2106;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2057_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2057 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2107 = stg10.stg10_stg10_1_merged1140_2107_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2107;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2058_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2058 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2107 = stg10.stg10_stg10_1_merged1140_2107_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2107;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2059_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2059 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2108 = stg10.stg10_stg10_1_merged1140_2108_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2108;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2060_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2060 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[27 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2107 = stg10.stg10_stg10_1_merged1140_2107_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2107;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2061_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2061 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2108 = stg10.stg10_stg10_1_merged1140_2108_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2108;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2062_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2062 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2108 = stg10.stg10_stg10_1_merged1140_2108_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2108;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2063_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2063 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2109 = stg10.stg10_stg10_1_merged1140_2109_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2109;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2064_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2064 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[28 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2108 = stg10.stg10_stg10_1_merged1140_2108_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2108;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2065_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2065 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2109 = stg10.stg10_stg10_1_merged1140_2109_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2109;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2066_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2066 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2109 = stg10.stg10_stg10_1_merged1140_2109_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2109;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2067_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2067 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2110 = stg10.stg10_stg10_1_merged1140_2110_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2110;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2068_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2068 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[29 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2109 = stg10.stg10_stg10_1_merged1140_2109_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2109;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2069_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2069 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2110 = stg10.stg10_stg10_1_merged1140_2110_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2110;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2070_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2070 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2110 = stg10.stg10_stg10_1_merged1140_2110_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2110;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2071_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2071 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2111 = stg10.stg10_stg10_1_merged1140_2111_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2111;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2072_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2072 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[30 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2110 = stg10.stg10_stg10_1_merged1140_2110_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2110;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2073_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2073 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2111 = stg10.stg10_stg10_1_merged1140_2111_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2111;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2074_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2074 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2111 = stg10.stg10_stg10_1_merged1140_2111_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged1140_2111;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2075_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2075 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2080 = stg10.stg10_stg10_1_merged1140_2080_merged_banks_4.peek_64();
  return value_stg10_stg10_1_merged1140_2080;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2076_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2076 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[31 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2111 = stg10.stg10_stg10_1_merged1140_2111_merged_banks_4.peek_65();
  return value_stg10_stg10_1_merged1140_2111;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2077_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2077 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2080 = stg10.stg10_stg10_1_merged1140_2080_merged_banks_4.peek_64();
  return value_stg10_stg10_1_merged1140_2080;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2078_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2078 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[32 + 32stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2080 = stg10.stg10_stg10_1_merged1140_2080_merged_banks_4.peek_0();
  return value_stg10_stg10_1_merged1140_2080;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged1143_2079_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged1143_2079 read pattern: { stg11_1_merged1143[root = 0, stg11_0, stg11_1] -> stg10[33 + 32stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 62 }
  // Read schedule : { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  // Write schedule: { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  auto value_stg10_stg10_1_merged1140_2081 = stg10.stg10_stg10_1_merged1140_2081_merged_banks_4.peek_64();
  return value_stg10_stg10_1_merged1140_2081;
  return 0;
}

// # of bundles = 2
// stg10_1_merged1140_write
//	stg10_stg10_1_merged1140_2080
//	stg10_stg10_1_merged1140_2081
//	stg10_stg10_1_merged1140_2082
//	stg10_stg10_1_merged1140_2083
//	stg10_stg10_1_merged1140_2084
//	stg10_stg10_1_merged1140_2085
//	stg10_stg10_1_merged1140_2086
//	stg10_stg10_1_merged1140_2087
//	stg10_stg10_1_merged1140_2088
//	stg10_stg10_1_merged1140_2089
//	stg10_stg10_1_merged1140_2090
//	stg10_stg10_1_merged1140_2091
//	stg10_stg10_1_merged1140_2092
//	stg10_stg10_1_merged1140_2093
//	stg10_stg10_1_merged1140_2094
//	stg10_stg10_1_merged1140_2095
//	stg10_stg10_1_merged1140_2096
//	stg10_stg10_1_merged1140_2097
//	stg10_stg10_1_merged1140_2098
//	stg10_stg10_1_merged1140_2099
//	stg10_stg10_1_merged1140_2100
//	stg10_stg10_1_merged1140_2101
//	stg10_stg10_1_merged1140_2102
//	stg10_stg10_1_merged1140_2103
//	stg10_stg10_1_merged1140_2104
//	stg10_stg10_1_merged1140_2105
//	stg10_stg10_1_merged1140_2106
//	stg10_stg10_1_merged1140_2107
//	stg10_stg10_1_merged1140_2108
//	stg10_stg10_1_merged1140_2109
//	stg10_stg10_1_merged1140_2110
//	stg10_stg10_1_merged1140_2111
inline void stg10_stg10_1_merged1140_write_bundle_write(hw_uint<512>& stg10_1_merged1140_write, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
	hw_uint<16> stg10_stg10_1_merged1140_2080_res = stg10_1_merged1140_write.extract<0, 15>();
	stg10_stg10_1_merged1140_2080_write(stg10_stg10_1_merged1140_2080_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2081_res = stg10_1_merged1140_write.extract<16, 31>();
	stg10_stg10_1_merged1140_2081_write(stg10_stg10_1_merged1140_2081_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2082_res = stg10_1_merged1140_write.extract<32, 47>();
	stg10_stg10_1_merged1140_2082_write(stg10_stg10_1_merged1140_2082_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2083_res = stg10_1_merged1140_write.extract<48, 63>();
	stg10_stg10_1_merged1140_2083_write(stg10_stg10_1_merged1140_2083_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2084_res = stg10_1_merged1140_write.extract<64, 79>();
	stg10_stg10_1_merged1140_2084_write(stg10_stg10_1_merged1140_2084_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2085_res = stg10_1_merged1140_write.extract<80, 95>();
	stg10_stg10_1_merged1140_2085_write(stg10_stg10_1_merged1140_2085_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2086_res = stg10_1_merged1140_write.extract<96, 111>();
	stg10_stg10_1_merged1140_2086_write(stg10_stg10_1_merged1140_2086_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2087_res = stg10_1_merged1140_write.extract<112, 127>();
	stg10_stg10_1_merged1140_2087_write(stg10_stg10_1_merged1140_2087_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2088_res = stg10_1_merged1140_write.extract<128, 143>();
	stg10_stg10_1_merged1140_2088_write(stg10_stg10_1_merged1140_2088_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2089_res = stg10_1_merged1140_write.extract<144, 159>();
	stg10_stg10_1_merged1140_2089_write(stg10_stg10_1_merged1140_2089_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2090_res = stg10_1_merged1140_write.extract<160, 175>();
	stg10_stg10_1_merged1140_2090_write(stg10_stg10_1_merged1140_2090_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2091_res = stg10_1_merged1140_write.extract<176, 191>();
	stg10_stg10_1_merged1140_2091_write(stg10_stg10_1_merged1140_2091_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2092_res = stg10_1_merged1140_write.extract<192, 207>();
	stg10_stg10_1_merged1140_2092_write(stg10_stg10_1_merged1140_2092_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2093_res = stg10_1_merged1140_write.extract<208, 223>();
	stg10_stg10_1_merged1140_2093_write(stg10_stg10_1_merged1140_2093_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2094_res = stg10_1_merged1140_write.extract<224, 239>();
	stg10_stg10_1_merged1140_2094_write(stg10_stg10_1_merged1140_2094_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2095_res = stg10_1_merged1140_write.extract<240, 255>();
	stg10_stg10_1_merged1140_2095_write(stg10_stg10_1_merged1140_2095_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2096_res = stg10_1_merged1140_write.extract<256, 271>();
	stg10_stg10_1_merged1140_2096_write(stg10_stg10_1_merged1140_2096_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2097_res = stg10_1_merged1140_write.extract<272, 287>();
	stg10_stg10_1_merged1140_2097_write(stg10_stg10_1_merged1140_2097_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2098_res = stg10_1_merged1140_write.extract<288, 303>();
	stg10_stg10_1_merged1140_2098_write(stg10_stg10_1_merged1140_2098_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2099_res = stg10_1_merged1140_write.extract<304, 319>();
	stg10_stg10_1_merged1140_2099_write(stg10_stg10_1_merged1140_2099_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2100_res = stg10_1_merged1140_write.extract<320, 335>();
	stg10_stg10_1_merged1140_2100_write(stg10_stg10_1_merged1140_2100_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2101_res = stg10_1_merged1140_write.extract<336, 351>();
	stg10_stg10_1_merged1140_2101_write(stg10_stg10_1_merged1140_2101_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2102_res = stg10_1_merged1140_write.extract<352, 367>();
	stg10_stg10_1_merged1140_2102_write(stg10_stg10_1_merged1140_2102_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2103_res = stg10_1_merged1140_write.extract<368, 383>();
	stg10_stg10_1_merged1140_2103_write(stg10_stg10_1_merged1140_2103_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2104_res = stg10_1_merged1140_write.extract<384, 399>();
	stg10_stg10_1_merged1140_2104_write(stg10_stg10_1_merged1140_2104_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2105_res = stg10_1_merged1140_write.extract<400, 415>();
	stg10_stg10_1_merged1140_2105_write(stg10_stg10_1_merged1140_2105_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2106_res = stg10_1_merged1140_write.extract<416, 431>();
	stg10_stg10_1_merged1140_2106_write(stg10_stg10_1_merged1140_2106_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2107_res = stg10_1_merged1140_write.extract<432, 447>();
	stg10_stg10_1_merged1140_2107_write(stg10_stg10_1_merged1140_2107_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2108_res = stg10_1_merged1140_write.extract<448, 463>();
	stg10_stg10_1_merged1140_2108_write(stg10_stg10_1_merged1140_2108_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2109_res = stg10_1_merged1140_write.extract<464, 479>();
	stg10_stg10_1_merged1140_2109_write(stg10_stg10_1_merged1140_2109_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2110_res = stg10_1_merged1140_write.extract<480, 495>();
	stg10_stg10_1_merged1140_2110_write(stg10_stg10_1_merged1140_2110_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1140_2111_res = stg10_1_merged1140_write.extract<496, 511>();
	stg10_stg10_1_merged1140_2111_write(stg10_stg10_1_merged1140_2111_res, stg10, root, stg10_0, stg10_1, dynamic_address);
}

// stg11_1_merged1143_read
//	stg10_stg11_1_merged1143_1952
//	stg10_stg11_1_merged1143_1953
//	stg10_stg11_1_merged1143_1954
//	stg10_stg11_1_merged1143_1955
//	stg10_stg11_1_merged1143_1956
//	stg10_stg11_1_merged1143_1957
//	stg10_stg11_1_merged1143_1958
//	stg10_stg11_1_merged1143_1959
//	stg10_stg11_1_merged1143_1960
//	stg10_stg11_1_merged1143_1961
//	stg10_stg11_1_merged1143_1962
//	stg10_stg11_1_merged1143_1963
//	stg10_stg11_1_merged1143_1964
//	stg10_stg11_1_merged1143_1965
//	stg10_stg11_1_merged1143_1966
//	stg10_stg11_1_merged1143_1967
//	stg10_stg11_1_merged1143_1968
//	stg10_stg11_1_merged1143_1969
//	stg10_stg11_1_merged1143_1970
//	stg10_stg11_1_merged1143_1971
//	stg10_stg11_1_merged1143_1972
//	stg10_stg11_1_merged1143_1973
//	stg10_stg11_1_merged1143_1974
//	stg10_stg11_1_merged1143_1975
//	stg10_stg11_1_merged1143_1976
//	stg10_stg11_1_merged1143_1977
//	stg10_stg11_1_merged1143_1978
//	stg10_stg11_1_merged1143_1979
//	stg10_stg11_1_merged1143_1980
//	stg10_stg11_1_merged1143_1981
//	stg10_stg11_1_merged1143_1982
//	stg10_stg11_1_merged1143_1983
//	stg10_stg11_1_merged1143_1984
//	stg10_stg11_1_merged1143_1985
//	stg10_stg11_1_merged1143_1986
//	stg10_stg11_1_merged1143_1987
//	stg10_stg11_1_merged1143_1988
//	stg10_stg11_1_merged1143_1989
//	stg10_stg11_1_merged1143_1990
//	stg10_stg11_1_merged1143_1991
//	stg10_stg11_1_merged1143_1992
//	stg10_stg11_1_merged1143_1993
//	stg10_stg11_1_merged1143_1994
//	stg10_stg11_1_merged1143_1995
//	stg10_stg11_1_merged1143_1996
//	stg10_stg11_1_merged1143_1997
//	stg10_stg11_1_merged1143_1998
//	stg10_stg11_1_merged1143_1999
//	stg10_stg11_1_merged1143_2000
//	stg10_stg11_1_merged1143_2001
//	stg10_stg11_1_merged1143_2002
//	stg10_stg11_1_merged1143_2003
//	stg10_stg11_1_merged1143_2004
//	stg10_stg11_1_merged1143_2005
//	stg10_stg11_1_merged1143_2006
//	stg10_stg11_1_merged1143_2007
//	stg10_stg11_1_merged1143_2008
//	stg10_stg11_1_merged1143_2009
//	stg10_stg11_1_merged1143_2010
//	stg10_stg11_1_merged1143_2011
//	stg10_stg11_1_merged1143_2012
//	stg10_stg11_1_merged1143_2013
//	stg10_stg11_1_merged1143_2014
//	stg10_stg11_1_merged1143_2015
//	stg10_stg11_1_merged1143_2016
//	stg10_stg11_1_merged1143_2017
//	stg10_stg11_1_merged1143_2018
//	stg10_stg11_1_merged1143_2019
//	stg10_stg11_1_merged1143_2020
//	stg10_stg11_1_merged1143_2021
//	stg10_stg11_1_merged1143_2022
//	stg10_stg11_1_merged1143_2023
//	stg10_stg11_1_merged1143_2024
//	stg10_stg11_1_merged1143_2025
//	stg10_stg11_1_merged1143_2026
//	stg10_stg11_1_merged1143_2027
//	stg10_stg11_1_merged1143_2028
//	stg10_stg11_1_merged1143_2029
//	stg10_stg11_1_merged1143_2030
//	stg10_stg11_1_merged1143_2031
//	stg10_stg11_1_merged1143_2032
//	stg10_stg11_1_merged1143_2033
//	stg10_stg11_1_merged1143_2034
//	stg10_stg11_1_merged1143_2035
//	stg10_stg11_1_merged1143_2036
//	stg10_stg11_1_merged1143_2037
//	stg10_stg11_1_merged1143_2038
//	stg10_stg11_1_merged1143_2039
//	stg10_stg11_1_merged1143_2040
//	stg10_stg11_1_merged1143_2041
//	stg10_stg11_1_merged1143_2042
//	stg10_stg11_1_merged1143_2043
//	stg10_stg11_1_merged1143_2044
//	stg10_stg11_1_merged1143_2045
//	stg10_stg11_1_merged1143_2046
//	stg10_stg11_1_merged1143_2047
//	stg10_stg11_1_merged1143_2048
//	stg10_stg11_1_merged1143_2049
//	stg10_stg11_1_merged1143_2050
//	stg10_stg11_1_merged1143_2051
//	stg10_stg11_1_merged1143_2052
//	stg10_stg11_1_merged1143_2053
//	stg10_stg11_1_merged1143_2054
//	stg10_stg11_1_merged1143_2055
//	stg10_stg11_1_merged1143_2056
//	stg10_stg11_1_merged1143_2057
//	stg10_stg11_1_merged1143_2058
//	stg10_stg11_1_merged1143_2059
//	stg10_stg11_1_merged1143_2060
//	stg10_stg11_1_merged1143_2061
//	stg10_stg11_1_merged1143_2062
//	stg10_stg11_1_merged1143_2063
//	stg10_stg11_1_merged1143_2064
//	stg10_stg11_1_merged1143_2065
//	stg10_stg11_1_merged1143_2066
//	stg10_stg11_1_merged1143_2067
//	stg10_stg11_1_merged1143_2068
//	stg10_stg11_1_merged1143_2069
//	stg10_stg11_1_merged1143_2070
//	stg10_stg11_1_merged1143_2071
//	stg10_stg11_1_merged1143_2072
//	stg10_stg11_1_merged1143_2073
//	stg10_stg11_1_merged1143_2074
//	stg10_stg11_1_merged1143_2075
//	stg10_stg11_1_merged1143_2076
//	stg10_stg11_1_merged1143_2077
//	stg10_stg11_1_merged1143_2078
//	stg10_stg11_1_merged1143_2079
inline hw_uint<2048> stg10_stg11_1_merged1143_read_bundle_read(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg10_stg11_1_merged1143_1952
    // stg10_stg11_1_merged1143_1953
    // stg10_stg11_1_merged1143_1954
    // stg10_stg11_1_merged1143_1955
    // stg10_stg11_1_merged1143_1956
    // stg10_stg11_1_merged1143_1957
    // stg10_stg11_1_merged1143_1958
    // stg10_stg11_1_merged1143_1959
    // stg10_stg11_1_merged1143_1960
    // stg10_stg11_1_merged1143_1961
    // stg10_stg11_1_merged1143_1962
    // stg10_stg11_1_merged1143_1963
    // stg10_stg11_1_merged1143_1964
    // stg10_stg11_1_merged1143_1965
    // stg10_stg11_1_merged1143_1966
    // stg10_stg11_1_merged1143_1967
    // stg10_stg11_1_merged1143_1968
    // stg10_stg11_1_merged1143_1969
    // stg10_stg11_1_merged1143_1970
    // stg10_stg11_1_merged1143_1971
    // stg10_stg11_1_merged1143_1972
    // stg10_stg11_1_merged1143_1973
    // stg10_stg11_1_merged1143_1974
    // stg10_stg11_1_merged1143_1975
    // stg10_stg11_1_merged1143_1976
    // stg10_stg11_1_merged1143_1977
    // stg10_stg11_1_merged1143_1978
    // stg10_stg11_1_merged1143_1979
    // stg10_stg11_1_merged1143_1980
    // stg10_stg11_1_merged1143_1981
    // stg10_stg11_1_merged1143_1982
    // stg10_stg11_1_merged1143_1983
    // stg10_stg11_1_merged1143_1984
    // stg10_stg11_1_merged1143_1985
    // stg10_stg11_1_merged1143_1986
    // stg10_stg11_1_merged1143_1987
    // stg10_stg11_1_merged1143_1988
    // stg10_stg11_1_merged1143_1989
    // stg10_stg11_1_merged1143_1990
    // stg10_stg11_1_merged1143_1991
    // stg10_stg11_1_merged1143_1992
    // stg10_stg11_1_merged1143_1993
    // stg10_stg11_1_merged1143_1994
    // stg10_stg11_1_merged1143_1995
    // stg10_stg11_1_merged1143_1996
    // stg10_stg11_1_merged1143_1997
    // stg10_stg11_1_merged1143_1998
    // stg10_stg11_1_merged1143_1999
    // stg10_stg11_1_merged1143_2000
    // stg10_stg11_1_merged1143_2001
    // stg10_stg11_1_merged1143_2002
    // stg10_stg11_1_merged1143_2003
    // stg10_stg11_1_merged1143_2004
    // stg10_stg11_1_merged1143_2005
    // stg10_stg11_1_merged1143_2006
    // stg10_stg11_1_merged1143_2007
    // stg10_stg11_1_merged1143_2008
    // stg10_stg11_1_merged1143_2009
    // stg10_stg11_1_merged1143_2010
    // stg10_stg11_1_merged1143_2011
    // stg10_stg11_1_merged1143_2012
    // stg10_stg11_1_merged1143_2013
    // stg10_stg11_1_merged1143_2014
    // stg10_stg11_1_merged1143_2015
    // stg10_stg11_1_merged1143_2016
    // stg10_stg11_1_merged1143_2017
    // stg10_stg11_1_merged1143_2018
    // stg10_stg11_1_merged1143_2019
    // stg10_stg11_1_merged1143_2020
    // stg10_stg11_1_merged1143_2021
    // stg10_stg11_1_merged1143_2022
    // stg10_stg11_1_merged1143_2023
    // stg10_stg11_1_merged1143_2024
    // stg10_stg11_1_merged1143_2025
    // stg10_stg11_1_merged1143_2026
    // stg10_stg11_1_merged1143_2027
    // stg10_stg11_1_merged1143_2028
    // stg10_stg11_1_merged1143_2029
    // stg10_stg11_1_merged1143_2030
    // stg10_stg11_1_merged1143_2031
    // stg10_stg11_1_merged1143_2032
    // stg10_stg11_1_merged1143_2033
    // stg10_stg11_1_merged1143_2034
    // stg10_stg11_1_merged1143_2035
    // stg10_stg11_1_merged1143_2036
    // stg10_stg11_1_merged1143_2037
    // stg10_stg11_1_merged1143_2038
    // stg10_stg11_1_merged1143_2039
    // stg10_stg11_1_merged1143_2040
    // stg10_stg11_1_merged1143_2041
    // stg10_stg11_1_merged1143_2042
    // stg10_stg11_1_merged1143_2043
    // stg10_stg11_1_merged1143_2044
    // stg10_stg11_1_merged1143_2045
    // stg10_stg11_1_merged1143_2046
    // stg10_stg11_1_merged1143_2047
    // stg10_stg11_1_merged1143_2048
    // stg10_stg11_1_merged1143_2049
    // stg10_stg11_1_merged1143_2050
    // stg10_stg11_1_merged1143_2051
    // stg10_stg11_1_merged1143_2052
    // stg10_stg11_1_merged1143_2053
    // stg10_stg11_1_merged1143_2054
    // stg10_stg11_1_merged1143_2055
    // stg10_stg11_1_merged1143_2056
    // stg10_stg11_1_merged1143_2057
    // stg10_stg11_1_merged1143_2058
    // stg10_stg11_1_merged1143_2059
    // stg10_stg11_1_merged1143_2060
    // stg10_stg11_1_merged1143_2061
    // stg10_stg11_1_merged1143_2062
    // stg10_stg11_1_merged1143_2063
    // stg10_stg11_1_merged1143_2064
    // stg10_stg11_1_merged1143_2065
    // stg10_stg11_1_merged1143_2066
    // stg10_stg11_1_merged1143_2067
    // stg10_stg11_1_merged1143_2068
    // stg10_stg11_1_merged1143_2069
    // stg10_stg11_1_merged1143_2070
    // stg10_stg11_1_merged1143_2071
    // stg10_stg11_1_merged1143_2072
    // stg10_stg11_1_merged1143_2073
    // stg10_stg11_1_merged1143_2074
    // stg10_stg11_1_merged1143_2075
    // stg10_stg11_1_merged1143_2076
    // stg10_stg11_1_merged1143_2077
    // stg10_stg11_1_merged1143_2078
    // stg10_stg11_1_merged1143_2079

	hw_uint<2048> result;
	hw_uint<16> stg10_stg11_1_merged1143_1952_res = stg10_stg11_1_merged1143_1952_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<0, 2048>(result, stg10_stg11_1_merged1143_1952_res);
	hw_uint<16> stg10_stg11_1_merged1143_1953_res = stg10_stg11_1_merged1143_1953_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<16, 2048>(result, stg10_stg11_1_merged1143_1953_res);
	hw_uint<16> stg10_stg11_1_merged1143_1954_res = stg10_stg11_1_merged1143_1954_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<32, 2048>(result, stg10_stg11_1_merged1143_1954_res);
	hw_uint<16> stg10_stg11_1_merged1143_1955_res = stg10_stg11_1_merged1143_1955_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<48, 2048>(result, stg10_stg11_1_merged1143_1955_res);
	hw_uint<16> stg10_stg11_1_merged1143_1956_res = stg10_stg11_1_merged1143_1956_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<64, 2048>(result, stg10_stg11_1_merged1143_1956_res);
	hw_uint<16> stg10_stg11_1_merged1143_1957_res = stg10_stg11_1_merged1143_1957_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<80, 2048>(result, stg10_stg11_1_merged1143_1957_res);
	hw_uint<16> stg10_stg11_1_merged1143_1958_res = stg10_stg11_1_merged1143_1958_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<96, 2048>(result, stg10_stg11_1_merged1143_1958_res);
	hw_uint<16> stg10_stg11_1_merged1143_1959_res = stg10_stg11_1_merged1143_1959_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<112, 2048>(result, stg10_stg11_1_merged1143_1959_res);
	hw_uint<16> stg10_stg11_1_merged1143_1960_res = stg10_stg11_1_merged1143_1960_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<128, 2048>(result, stg10_stg11_1_merged1143_1960_res);
	hw_uint<16> stg10_stg11_1_merged1143_1961_res = stg10_stg11_1_merged1143_1961_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<144, 2048>(result, stg10_stg11_1_merged1143_1961_res);
	hw_uint<16> stg10_stg11_1_merged1143_1962_res = stg10_stg11_1_merged1143_1962_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<160, 2048>(result, stg10_stg11_1_merged1143_1962_res);
	hw_uint<16> stg10_stg11_1_merged1143_1963_res = stg10_stg11_1_merged1143_1963_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<176, 2048>(result, stg10_stg11_1_merged1143_1963_res);
	hw_uint<16> stg10_stg11_1_merged1143_1964_res = stg10_stg11_1_merged1143_1964_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<192, 2048>(result, stg10_stg11_1_merged1143_1964_res);
	hw_uint<16> stg10_stg11_1_merged1143_1965_res = stg10_stg11_1_merged1143_1965_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<208, 2048>(result, stg10_stg11_1_merged1143_1965_res);
	hw_uint<16> stg10_stg11_1_merged1143_1966_res = stg10_stg11_1_merged1143_1966_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<224, 2048>(result, stg10_stg11_1_merged1143_1966_res);
	hw_uint<16> stg10_stg11_1_merged1143_1967_res = stg10_stg11_1_merged1143_1967_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<240, 2048>(result, stg10_stg11_1_merged1143_1967_res);
	hw_uint<16> stg10_stg11_1_merged1143_1968_res = stg10_stg11_1_merged1143_1968_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<256, 2048>(result, stg10_stg11_1_merged1143_1968_res);
	hw_uint<16> stg10_stg11_1_merged1143_1969_res = stg10_stg11_1_merged1143_1969_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<272, 2048>(result, stg10_stg11_1_merged1143_1969_res);
	hw_uint<16> stg10_stg11_1_merged1143_1970_res = stg10_stg11_1_merged1143_1970_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<288, 2048>(result, stg10_stg11_1_merged1143_1970_res);
	hw_uint<16> stg10_stg11_1_merged1143_1971_res = stg10_stg11_1_merged1143_1971_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<304, 2048>(result, stg10_stg11_1_merged1143_1971_res);
	hw_uint<16> stg10_stg11_1_merged1143_1972_res = stg10_stg11_1_merged1143_1972_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<320, 2048>(result, stg10_stg11_1_merged1143_1972_res);
	hw_uint<16> stg10_stg11_1_merged1143_1973_res = stg10_stg11_1_merged1143_1973_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<336, 2048>(result, stg10_stg11_1_merged1143_1973_res);
	hw_uint<16> stg10_stg11_1_merged1143_1974_res = stg10_stg11_1_merged1143_1974_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<352, 2048>(result, stg10_stg11_1_merged1143_1974_res);
	hw_uint<16> stg10_stg11_1_merged1143_1975_res = stg10_stg11_1_merged1143_1975_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<368, 2048>(result, stg10_stg11_1_merged1143_1975_res);
	hw_uint<16> stg10_stg11_1_merged1143_1976_res = stg10_stg11_1_merged1143_1976_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<384, 2048>(result, stg10_stg11_1_merged1143_1976_res);
	hw_uint<16> stg10_stg11_1_merged1143_1977_res = stg10_stg11_1_merged1143_1977_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<400, 2048>(result, stg10_stg11_1_merged1143_1977_res);
	hw_uint<16> stg10_stg11_1_merged1143_1978_res = stg10_stg11_1_merged1143_1978_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<416, 2048>(result, stg10_stg11_1_merged1143_1978_res);
	hw_uint<16> stg10_stg11_1_merged1143_1979_res = stg10_stg11_1_merged1143_1979_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<432, 2048>(result, stg10_stg11_1_merged1143_1979_res);
	hw_uint<16> stg10_stg11_1_merged1143_1980_res = stg10_stg11_1_merged1143_1980_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<448, 2048>(result, stg10_stg11_1_merged1143_1980_res);
	hw_uint<16> stg10_stg11_1_merged1143_1981_res = stg10_stg11_1_merged1143_1981_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<464, 2048>(result, stg10_stg11_1_merged1143_1981_res);
	hw_uint<16> stg10_stg11_1_merged1143_1982_res = stg10_stg11_1_merged1143_1982_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<480, 2048>(result, stg10_stg11_1_merged1143_1982_res);
	hw_uint<16> stg10_stg11_1_merged1143_1983_res = stg10_stg11_1_merged1143_1983_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<496, 2048>(result, stg10_stg11_1_merged1143_1983_res);
	hw_uint<16> stg10_stg11_1_merged1143_1984_res = stg10_stg11_1_merged1143_1984_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<512, 2048>(result, stg10_stg11_1_merged1143_1984_res);
	hw_uint<16> stg10_stg11_1_merged1143_1985_res = stg10_stg11_1_merged1143_1985_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<528, 2048>(result, stg10_stg11_1_merged1143_1985_res);
	hw_uint<16> stg10_stg11_1_merged1143_1986_res = stg10_stg11_1_merged1143_1986_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<544, 2048>(result, stg10_stg11_1_merged1143_1986_res);
	hw_uint<16> stg10_stg11_1_merged1143_1987_res = stg10_stg11_1_merged1143_1987_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<560, 2048>(result, stg10_stg11_1_merged1143_1987_res);
	hw_uint<16> stg10_stg11_1_merged1143_1988_res = stg10_stg11_1_merged1143_1988_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<576, 2048>(result, stg10_stg11_1_merged1143_1988_res);
	hw_uint<16> stg10_stg11_1_merged1143_1989_res = stg10_stg11_1_merged1143_1989_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<592, 2048>(result, stg10_stg11_1_merged1143_1989_res);
	hw_uint<16> stg10_stg11_1_merged1143_1990_res = stg10_stg11_1_merged1143_1990_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<608, 2048>(result, stg10_stg11_1_merged1143_1990_res);
	hw_uint<16> stg10_stg11_1_merged1143_1991_res = stg10_stg11_1_merged1143_1991_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<624, 2048>(result, stg10_stg11_1_merged1143_1991_res);
	hw_uint<16> stg10_stg11_1_merged1143_1992_res = stg10_stg11_1_merged1143_1992_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<640, 2048>(result, stg10_stg11_1_merged1143_1992_res);
	hw_uint<16> stg10_stg11_1_merged1143_1993_res = stg10_stg11_1_merged1143_1993_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<656, 2048>(result, stg10_stg11_1_merged1143_1993_res);
	hw_uint<16> stg10_stg11_1_merged1143_1994_res = stg10_stg11_1_merged1143_1994_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<672, 2048>(result, stg10_stg11_1_merged1143_1994_res);
	hw_uint<16> stg10_stg11_1_merged1143_1995_res = stg10_stg11_1_merged1143_1995_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<688, 2048>(result, stg10_stg11_1_merged1143_1995_res);
	hw_uint<16> stg10_stg11_1_merged1143_1996_res = stg10_stg11_1_merged1143_1996_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<704, 2048>(result, stg10_stg11_1_merged1143_1996_res);
	hw_uint<16> stg10_stg11_1_merged1143_1997_res = stg10_stg11_1_merged1143_1997_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<720, 2048>(result, stg10_stg11_1_merged1143_1997_res);
	hw_uint<16> stg10_stg11_1_merged1143_1998_res = stg10_stg11_1_merged1143_1998_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<736, 2048>(result, stg10_stg11_1_merged1143_1998_res);
	hw_uint<16> stg10_stg11_1_merged1143_1999_res = stg10_stg11_1_merged1143_1999_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<752, 2048>(result, stg10_stg11_1_merged1143_1999_res);
	hw_uint<16> stg10_stg11_1_merged1143_2000_res = stg10_stg11_1_merged1143_2000_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<768, 2048>(result, stg10_stg11_1_merged1143_2000_res);
	hw_uint<16> stg10_stg11_1_merged1143_2001_res = stg10_stg11_1_merged1143_2001_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<784, 2048>(result, stg10_stg11_1_merged1143_2001_res);
	hw_uint<16> stg10_stg11_1_merged1143_2002_res = stg10_stg11_1_merged1143_2002_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<800, 2048>(result, stg10_stg11_1_merged1143_2002_res);
	hw_uint<16> stg10_stg11_1_merged1143_2003_res = stg10_stg11_1_merged1143_2003_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<816, 2048>(result, stg10_stg11_1_merged1143_2003_res);
	hw_uint<16> stg10_stg11_1_merged1143_2004_res = stg10_stg11_1_merged1143_2004_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<832, 2048>(result, stg10_stg11_1_merged1143_2004_res);
	hw_uint<16> stg10_stg11_1_merged1143_2005_res = stg10_stg11_1_merged1143_2005_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<848, 2048>(result, stg10_stg11_1_merged1143_2005_res);
	hw_uint<16> stg10_stg11_1_merged1143_2006_res = stg10_stg11_1_merged1143_2006_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<864, 2048>(result, stg10_stg11_1_merged1143_2006_res);
	hw_uint<16> stg10_stg11_1_merged1143_2007_res = stg10_stg11_1_merged1143_2007_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<880, 2048>(result, stg10_stg11_1_merged1143_2007_res);
	hw_uint<16> stg10_stg11_1_merged1143_2008_res = stg10_stg11_1_merged1143_2008_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<896, 2048>(result, stg10_stg11_1_merged1143_2008_res);
	hw_uint<16> stg10_stg11_1_merged1143_2009_res = stg10_stg11_1_merged1143_2009_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<912, 2048>(result, stg10_stg11_1_merged1143_2009_res);
	hw_uint<16> stg10_stg11_1_merged1143_2010_res = stg10_stg11_1_merged1143_2010_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<928, 2048>(result, stg10_stg11_1_merged1143_2010_res);
	hw_uint<16> stg10_stg11_1_merged1143_2011_res = stg10_stg11_1_merged1143_2011_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<944, 2048>(result, stg10_stg11_1_merged1143_2011_res);
	hw_uint<16> stg10_stg11_1_merged1143_2012_res = stg10_stg11_1_merged1143_2012_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<960, 2048>(result, stg10_stg11_1_merged1143_2012_res);
	hw_uint<16> stg10_stg11_1_merged1143_2013_res = stg10_stg11_1_merged1143_2013_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<976, 2048>(result, stg10_stg11_1_merged1143_2013_res);
	hw_uint<16> stg10_stg11_1_merged1143_2014_res = stg10_stg11_1_merged1143_2014_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<992, 2048>(result, stg10_stg11_1_merged1143_2014_res);
	hw_uint<16> stg10_stg11_1_merged1143_2015_res = stg10_stg11_1_merged1143_2015_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1008, 2048>(result, stg10_stg11_1_merged1143_2015_res);
	hw_uint<16> stg10_stg11_1_merged1143_2016_res = stg10_stg11_1_merged1143_2016_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1024, 2048>(result, stg10_stg11_1_merged1143_2016_res);
	hw_uint<16> stg10_stg11_1_merged1143_2017_res = stg10_stg11_1_merged1143_2017_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1040, 2048>(result, stg10_stg11_1_merged1143_2017_res);
	hw_uint<16> stg10_stg11_1_merged1143_2018_res = stg10_stg11_1_merged1143_2018_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1056, 2048>(result, stg10_stg11_1_merged1143_2018_res);
	hw_uint<16> stg10_stg11_1_merged1143_2019_res = stg10_stg11_1_merged1143_2019_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1072, 2048>(result, stg10_stg11_1_merged1143_2019_res);
	hw_uint<16> stg10_stg11_1_merged1143_2020_res = stg10_stg11_1_merged1143_2020_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1088, 2048>(result, stg10_stg11_1_merged1143_2020_res);
	hw_uint<16> stg10_stg11_1_merged1143_2021_res = stg10_stg11_1_merged1143_2021_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1104, 2048>(result, stg10_stg11_1_merged1143_2021_res);
	hw_uint<16> stg10_stg11_1_merged1143_2022_res = stg10_stg11_1_merged1143_2022_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1120, 2048>(result, stg10_stg11_1_merged1143_2022_res);
	hw_uint<16> stg10_stg11_1_merged1143_2023_res = stg10_stg11_1_merged1143_2023_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1136, 2048>(result, stg10_stg11_1_merged1143_2023_res);
	hw_uint<16> stg10_stg11_1_merged1143_2024_res = stg10_stg11_1_merged1143_2024_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1152, 2048>(result, stg10_stg11_1_merged1143_2024_res);
	hw_uint<16> stg10_stg11_1_merged1143_2025_res = stg10_stg11_1_merged1143_2025_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1168, 2048>(result, stg10_stg11_1_merged1143_2025_res);
	hw_uint<16> stg10_stg11_1_merged1143_2026_res = stg10_stg11_1_merged1143_2026_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1184, 2048>(result, stg10_stg11_1_merged1143_2026_res);
	hw_uint<16> stg10_stg11_1_merged1143_2027_res = stg10_stg11_1_merged1143_2027_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1200, 2048>(result, stg10_stg11_1_merged1143_2027_res);
	hw_uint<16> stg10_stg11_1_merged1143_2028_res = stg10_stg11_1_merged1143_2028_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1216, 2048>(result, stg10_stg11_1_merged1143_2028_res);
	hw_uint<16> stg10_stg11_1_merged1143_2029_res = stg10_stg11_1_merged1143_2029_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1232, 2048>(result, stg10_stg11_1_merged1143_2029_res);
	hw_uint<16> stg10_stg11_1_merged1143_2030_res = stg10_stg11_1_merged1143_2030_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1248, 2048>(result, stg10_stg11_1_merged1143_2030_res);
	hw_uint<16> stg10_stg11_1_merged1143_2031_res = stg10_stg11_1_merged1143_2031_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1264, 2048>(result, stg10_stg11_1_merged1143_2031_res);
	hw_uint<16> stg10_stg11_1_merged1143_2032_res = stg10_stg11_1_merged1143_2032_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1280, 2048>(result, stg10_stg11_1_merged1143_2032_res);
	hw_uint<16> stg10_stg11_1_merged1143_2033_res = stg10_stg11_1_merged1143_2033_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1296, 2048>(result, stg10_stg11_1_merged1143_2033_res);
	hw_uint<16> stg10_stg11_1_merged1143_2034_res = stg10_stg11_1_merged1143_2034_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1312, 2048>(result, stg10_stg11_1_merged1143_2034_res);
	hw_uint<16> stg10_stg11_1_merged1143_2035_res = stg10_stg11_1_merged1143_2035_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1328, 2048>(result, stg10_stg11_1_merged1143_2035_res);
	hw_uint<16> stg10_stg11_1_merged1143_2036_res = stg10_stg11_1_merged1143_2036_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1344, 2048>(result, stg10_stg11_1_merged1143_2036_res);
	hw_uint<16> stg10_stg11_1_merged1143_2037_res = stg10_stg11_1_merged1143_2037_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1360, 2048>(result, stg10_stg11_1_merged1143_2037_res);
	hw_uint<16> stg10_stg11_1_merged1143_2038_res = stg10_stg11_1_merged1143_2038_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1376, 2048>(result, stg10_stg11_1_merged1143_2038_res);
	hw_uint<16> stg10_stg11_1_merged1143_2039_res = stg10_stg11_1_merged1143_2039_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1392, 2048>(result, stg10_stg11_1_merged1143_2039_res);
	hw_uint<16> stg10_stg11_1_merged1143_2040_res = stg10_stg11_1_merged1143_2040_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1408, 2048>(result, stg10_stg11_1_merged1143_2040_res);
	hw_uint<16> stg10_stg11_1_merged1143_2041_res = stg10_stg11_1_merged1143_2041_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1424, 2048>(result, stg10_stg11_1_merged1143_2041_res);
	hw_uint<16> stg10_stg11_1_merged1143_2042_res = stg10_stg11_1_merged1143_2042_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1440, 2048>(result, stg10_stg11_1_merged1143_2042_res);
	hw_uint<16> stg10_stg11_1_merged1143_2043_res = stg10_stg11_1_merged1143_2043_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1456, 2048>(result, stg10_stg11_1_merged1143_2043_res);
	hw_uint<16> stg10_stg11_1_merged1143_2044_res = stg10_stg11_1_merged1143_2044_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1472, 2048>(result, stg10_stg11_1_merged1143_2044_res);
	hw_uint<16> stg10_stg11_1_merged1143_2045_res = stg10_stg11_1_merged1143_2045_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1488, 2048>(result, stg10_stg11_1_merged1143_2045_res);
	hw_uint<16> stg10_stg11_1_merged1143_2046_res = stg10_stg11_1_merged1143_2046_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1504, 2048>(result, stg10_stg11_1_merged1143_2046_res);
	hw_uint<16> stg10_stg11_1_merged1143_2047_res = stg10_stg11_1_merged1143_2047_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1520, 2048>(result, stg10_stg11_1_merged1143_2047_res);
	hw_uint<16> stg10_stg11_1_merged1143_2048_res = stg10_stg11_1_merged1143_2048_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1536, 2048>(result, stg10_stg11_1_merged1143_2048_res);
	hw_uint<16> stg10_stg11_1_merged1143_2049_res = stg10_stg11_1_merged1143_2049_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1552, 2048>(result, stg10_stg11_1_merged1143_2049_res);
	hw_uint<16> stg10_stg11_1_merged1143_2050_res = stg10_stg11_1_merged1143_2050_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1568, 2048>(result, stg10_stg11_1_merged1143_2050_res);
	hw_uint<16> stg10_stg11_1_merged1143_2051_res = stg10_stg11_1_merged1143_2051_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1584, 2048>(result, stg10_stg11_1_merged1143_2051_res);
	hw_uint<16> stg10_stg11_1_merged1143_2052_res = stg10_stg11_1_merged1143_2052_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1600, 2048>(result, stg10_stg11_1_merged1143_2052_res);
	hw_uint<16> stg10_stg11_1_merged1143_2053_res = stg10_stg11_1_merged1143_2053_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1616, 2048>(result, stg10_stg11_1_merged1143_2053_res);
	hw_uint<16> stg10_stg11_1_merged1143_2054_res = stg10_stg11_1_merged1143_2054_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1632, 2048>(result, stg10_stg11_1_merged1143_2054_res);
	hw_uint<16> stg10_stg11_1_merged1143_2055_res = stg10_stg11_1_merged1143_2055_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1648, 2048>(result, stg10_stg11_1_merged1143_2055_res);
	hw_uint<16> stg10_stg11_1_merged1143_2056_res = stg10_stg11_1_merged1143_2056_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1664, 2048>(result, stg10_stg11_1_merged1143_2056_res);
	hw_uint<16> stg10_stg11_1_merged1143_2057_res = stg10_stg11_1_merged1143_2057_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1680, 2048>(result, stg10_stg11_1_merged1143_2057_res);
	hw_uint<16> stg10_stg11_1_merged1143_2058_res = stg10_stg11_1_merged1143_2058_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1696, 2048>(result, stg10_stg11_1_merged1143_2058_res);
	hw_uint<16> stg10_stg11_1_merged1143_2059_res = stg10_stg11_1_merged1143_2059_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1712, 2048>(result, stg10_stg11_1_merged1143_2059_res);
	hw_uint<16> stg10_stg11_1_merged1143_2060_res = stg10_stg11_1_merged1143_2060_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1728, 2048>(result, stg10_stg11_1_merged1143_2060_res);
	hw_uint<16> stg10_stg11_1_merged1143_2061_res = stg10_stg11_1_merged1143_2061_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1744, 2048>(result, stg10_stg11_1_merged1143_2061_res);
	hw_uint<16> stg10_stg11_1_merged1143_2062_res = stg10_stg11_1_merged1143_2062_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1760, 2048>(result, stg10_stg11_1_merged1143_2062_res);
	hw_uint<16> stg10_stg11_1_merged1143_2063_res = stg10_stg11_1_merged1143_2063_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1776, 2048>(result, stg10_stg11_1_merged1143_2063_res);
	hw_uint<16> stg10_stg11_1_merged1143_2064_res = stg10_stg11_1_merged1143_2064_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1792, 2048>(result, stg10_stg11_1_merged1143_2064_res);
	hw_uint<16> stg10_stg11_1_merged1143_2065_res = stg10_stg11_1_merged1143_2065_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1808, 2048>(result, stg10_stg11_1_merged1143_2065_res);
	hw_uint<16> stg10_stg11_1_merged1143_2066_res = stg10_stg11_1_merged1143_2066_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1824, 2048>(result, stg10_stg11_1_merged1143_2066_res);
	hw_uint<16> stg10_stg11_1_merged1143_2067_res = stg10_stg11_1_merged1143_2067_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1840, 2048>(result, stg10_stg11_1_merged1143_2067_res);
	hw_uint<16> stg10_stg11_1_merged1143_2068_res = stg10_stg11_1_merged1143_2068_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1856, 2048>(result, stg10_stg11_1_merged1143_2068_res);
	hw_uint<16> stg10_stg11_1_merged1143_2069_res = stg10_stg11_1_merged1143_2069_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1872, 2048>(result, stg10_stg11_1_merged1143_2069_res);
	hw_uint<16> stg10_stg11_1_merged1143_2070_res = stg10_stg11_1_merged1143_2070_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1888, 2048>(result, stg10_stg11_1_merged1143_2070_res);
	hw_uint<16> stg10_stg11_1_merged1143_2071_res = stg10_stg11_1_merged1143_2071_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1904, 2048>(result, stg10_stg11_1_merged1143_2071_res);
	hw_uint<16> stg10_stg11_1_merged1143_2072_res = stg10_stg11_1_merged1143_2072_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1920, 2048>(result, stg10_stg11_1_merged1143_2072_res);
	hw_uint<16> stg10_stg11_1_merged1143_2073_res = stg10_stg11_1_merged1143_2073_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1936, 2048>(result, stg10_stg11_1_merged1143_2073_res);
	hw_uint<16> stg10_stg11_1_merged1143_2074_res = stg10_stg11_1_merged1143_2074_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1952, 2048>(result, stg10_stg11_1_merged1143_2074_res);
	hw_uint<16> stg10_stg11_1_merged1143_2075_res = stg10_stg11_1_merged1143_2075_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1968, 2048>(result, stg10_stg11_1_merged1143_2075_res);
	hw_uint<16> stg10_stg11_1_merged1143_2076_res = stg10_stg11_1_merged1143_2076_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1984, 2048>(result, stg10_stg11_1_merged1143_2076_res);
	hw_uint<16> stg10_stg11_1_merged1143_2077_res = stg10_stg11_1_merged1143_2077_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<2000, 2048>(result, stg10_stg11_1_merged1143_2077_res);
	hw_uint<16> stg10_stg11_1_merged1143_2078_res = stg10_stg11_1_merged1143_2078_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<2016, 2048>(result, stg10_stg11_1_merged1143_2078_res);
	hw_uint<16> stg10_stg11_1_merged1143_2079_res = stg10_stg11_1_merged1143_2079_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<2032, 2048>(result, stg10_stg11_1_merged1143_2079_res);
	return result;
}

struct stg11_stg11_1_merged1143_1920_merged_banks_4_cache {
	// RAM Box: {[0, 1984], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 63, 64
	hw_uint<16> f0;
	fifo<hw_uint<16>, 62> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_63() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1921_merged_banks_4_cache {
	// RAM Box: {[1, 1985], [0, 1081]}
	// Capacity: 65
	// # of read delays: 4
  // 0, 1, 63, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1922_merged_banks_4_cache {
	// RAM Box: {[2, 1954], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1923_merged_banks_4_cache {
	// RAM Box: {[3, 1955], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1924_merged_banks_4_cache {
	// RAM Box: {[4, 1956], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1925_merged_banks_4_cache {
	// RAM Box: {[5, 1957], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1926_merged_banks_4_cache {
	// RAM Box: {[6, 1958], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1927_merged_banks_4_cache {
	// RAM Box: {[7, 1959], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1928_merged_banks_4_cache {
	// RAM Box: {[8, 1960], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1929_merged_banks_4_cache {
	// RAM Box: {[9, 1961], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1930_merged_banks_4_cache {
	// RAM Box: {[10, 1962], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1931_merged_banks_4_cache {
	// RAM Box: {[11, 1963], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1932_merged_banks_4_cache {
	// RAM Box: {[12, 1964], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1933_merged_banks_4_cache {
	// RAM Box: {[13, 1965], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1934_merged_banks_4_cache {
	// RAM Box: {[14, 1966], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1935_merged_banks_4_cache {
	// RAM Box: {[15, 1967], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1936_merged_banks_4_cache {
	// RAM Box: {[16, 1968], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1937_merged_banks_4_cache {
	// RAM Box: {[17, 1969], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1938_merged_banks_4_cache {
	// RAM Box: {[18, 1970], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1939_merged_banks_4_cache {
	// RAM Box: {[19, 1971], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1940_merged_banks_4_cache {
	// RAM Box: {[20, 1972], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1941_merged_banks_4_cache {
	// RAM Box: {[21, 1973], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1942_merged_banks_4_cache {
	// RAM Box: {[22, 1974], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1943_merged_banks_4_cache {
	// RAM Box: {[23, 1975], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1944_merged_banks_4_cache {
	// RAM Box: {[24, 1976], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1945_merged_banks_4_cache {
	// RAM Box: {[25, 1977], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1946_merged_banks_4_cache {
	// RAM Box: {[26, 1978], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1947_merged_banks_4_cache {
	// RAM Box: {[27, 1979], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1948_merged_banks_4_cache {
	// RAM Box: {[28, 1980], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1949_merged_banks_4_cache {
	// RAM Box: {[29, 1981], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1950_merged_banks_4_cache {
	// RAM Box: {[30, 1982], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged1143_1951_merged_banks_4_cache {
	// RAM Box: {[31, 1983], [0, 1082]}
	// Capacity: 65
	// # of read delays: 3
  // 0, 1, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_cache {
  // Reader addrs...
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[1 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[1 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[1 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
    // { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[33 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // # of banks: 32
  stg11_stg11_1_merged1143_1920_merged_banks_4_cache stg11_stg11_1_merged1143_1920_merged_banks_4;
  stg11_stg11_1_merged1143_1921_merged_banks_4_cache stg11_stg11_1_merged1143_1921_merged_banks_4;
  stg11_stg11_1_merged1143_1922_merged_banks_4_cache stg11_stg11_1_merged1143_1922_merged_banks_4;
  stg11_stg11_1_merged1143_1923_merged_banks_4_cache stg11_stg11_1_merged1143_1923_merged_banks_4;
  stg11_stg11_1_merged1143_1924_merged_banks_4_cache stg11_stg11_1_merged1143_1924_merged_banks_4;
  stg11_stg11_1_merged1143_1925_merged_banks_4_cache stg11_stg11_1_merged1143_1925_merged_banks_4;
  stg11_stg11_1_merged1143_1926_merged_banks_4_cache stg11_stg11_1_merged1143_1926_merged_banks_4;
  stg11_stg11_1_merged1143_1927_merged_banks_4_cache stg11_stg11_1_merged1143_1927_merged_banks_4;
  stg11_stg11_1_merged1143_1928_merged_banks_4_cache stg11_stg11_1_merged1143_1928_merged_banks_4;
  stg11_stg11_1_merged1143_1929_merged_banks_4_cache stg11_stg11_1_merged1143_1929_merged_banks_4;
  stg11_stg11_1_merged1143_1930_merged_banks_4_cache stg11_stg11_1_merged1143_1930_merged_banks_4;
  stg11_stg11_1_merged1143_1931_merged_banks_4_cache stg11_stg11_1_merged1143_1931_merged_banks_4;
  stg11_stg11_1_merged1143_1932_merged_banks_4_cache stg11_stg11_1_merged1143_1932_merged_banks_4;
  stg11_stg11_1_merged1143_1933_merged_banks_4_cache stg11_stg11_1_merged1143_1933_merged_banks_4;
  stg11_stg11_1_merged1143_1934_merged_banks_4_cache stg11_stg11_1_merged1143_1934_merged_banks_4;
  stg11_stg11_1_merged1143_1935_merged_banks_4_cache stg11_stg11_1_merged1143_1935_merged_banks_4;
  stg11_stg11_1_merged1143_1936_merged_banks_4_cache stg11_stg11_1_merged1143_1936_merged_banks_4;
  stg11_stg11_1_merged1143_1937_merged_banks_4_cache stg11_stg11_1_merged1143_1937_merged_banks_4;
  stg11_stg11_1_merged1143_1938_merged_banks_4_cache stg11_stg11_1_merged1143_1938_merged_banks_4;
  stg11_stg11_1_merged1143_1939_merged_banks_4_cache stg11_stg11_1_merged1143_1939_merged_banks_4;
  stg11_stg11_1_merged1143_1940_merged_banks_4_cache stg11_stg11_1_merged1143_1940_merged_banks_4;
  stg11_stg11_1_merged1143_1941_merged_banks_4_cache stg11_stg11_1_merged1143_1941_merged_banks_4;
  stg11_stg11_1_merged1143_1942_merged_banks_4_cache stg11_stg11_1_merged1143_1942_merged_banks_4;
  stg11_stg11_1_merged1143_1943_merged_banks_4_cache stg11_stg11_1_merged1143_1943_merged_banks_4;
  stg11_stg11_1_merged1143_1944_merged_banks_4_cache stg11_stg11_1_merged1143_1944_merged_banks_4;
  stg11_stg11_1_merged1143_1945_merged_banks_4_cache stg11_stg11_1_merged1143_1945_merged_banks_4;
  stg11_stg11_1_merged1143_1946_merged_banks_4_cache stg11_stg11_1_merged1143_1946_merged_banks_4;
  stg11_stg11_1_merged1143_1947_merged_banks_4_cache stg11_stg11_1_merged1143_1947_merged_banks_4;
  stg11_stg11_1_merged1143_1948_merged_banks_4_cache stg11_stg11_1_merged1143_1948_merged_banks_4;
  stg11_stg11_1_merged1143_1949_merged_banks_4_cache stg11_stg11_1_merged1143_1949_merged_banks_4;
  stg11_stg11_1_merged1143_1950_merged_banks_4_cache stg11_stg11_1_merged1143_1950_merged_banks_4;
  stg11_stg11_1_merged1143_1951_merged_banks_4_cache stg11_stg11_1_merged1143_1951_merged_banks_4;
};



inline void stg11_stg11_1_merged1143_1920_write(hw_uint<16>& stg11_stg11_1_merged1143_1920, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1920_merged_banks_4.push(stg11_stg11_1_merged1143_1920);
}

inline void stg11_stg11_1_merged1143_1921_write(hw_uint<16>& stg11_stg11_1_merged1143_1921, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1921_merged_banks_4.push(stg11_stg11_1_merged1143_1921);
}

inline void stg11_stg11_1_merged1143_1922_write(hw_uint<16>& stg11_stg11_1_merged1143_1922, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1922_merged_banks_4.push(stg11_stg11_1_merged1143_1922);
}

inline void stg11_stg11_1_merged1143_1923_write(hw_uint<16>& stg11_stg11_1_merged1143_1923, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1923_merged_banks_4.push(stg11_stg11_1_merged1143_1923);
}

inline void stg11_stg11_1_merged1143_1924_write(hw_uint<16>& stg11_stg11_1_merged1143_1924, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1924_merged_banks_4.push(stg11_stg11_1_merged1143_1924);
}

inline void stg11_stg11_1_merged1143_1925_write(hw_uint<16>& stg11_stg11_1_merged1143_1925, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1925_merged_banks_4.push(stg11_stg11_1_merged1143_1925);
}

inline void stg11_stg11_1_merged1143_1926_write(hw_uint<16>& stg11_stg11_1_merged1143_1926, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1926_merged_banks_4.push(stg11_stg11_1_merged1143_1926);
}

inline void stg11_stg11_1_merged1143_1927_write(hw_uint<16>& stg11_stg11_1_merged1143_1927, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1927_merged_banks_4.push(stg11_stg11_1_merged1143_1927);
}

inline void stg11_stg11_1_merged1143_1928_write(hw_uint<16>& stg11_stg11_1_merged1143_1928, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1928_merged_banks_4.push(stg11_stg11_1_merged1143_1928);
}

inline void stg11_stg11_1_merged1143_1929_write(hw_uint<16>& stg11_stg11_1_merged1143_1929, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1929_merged_banks_4.push(stg11_stg11_1_merged1143_1929);
}

inline void stg11_stg11_1_merged1143_1930_write(hw_uint<16>& stg11_stg11_1_merged1143_1930, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1930_merged_banks_4.push(stg11_stg11_1_merged1143_1930);
}

inline void stg11_stg11_1_merged1143_1931_write(hw_uint<16>& stg11_stg11_1_merged1143_1931, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1931_merged_banks_4.push(stg11_stg11_1_merged1143_1931);
}

inline void stg11_stg11_1_merged1143_1932_write(hw_uint<16>& stg11_stg11_1_merged1143_1932, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1932_merged_banks_4.push(stg11_stg11_1_merged1143_1932);
}

inline void stg11_stg11_1_merged1143_1933_write(hw_uint<16>& stg11_stg11_1_merged1143_1933, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1933_merged_banks_4.push(stg11_stg11_1_merged1143_1933);
}

inline void stg11_stg11_1_merged1143_1934_write(hw_uint<16>& stg11_stg11_1_merged1143_1934, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1934_merged_banks_4.push(stg11_stg11_1_merged1143_1934);
}

inline void stg11_stg11_1_merged1143_1935_write(hw_uint<16>& stg11_stg11_1_merged1143_1935, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1935_merged_banks_4.push(stg11_stg11_1_merged1143_1935);
}

inline void stg11_stg11_1_merged1143_1936_write(hw_uint<16>& stg11_stg11_1_merged1143_1936, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1936_merged_banks_4.push(stg11_stg11_1_merged1143_1936);
}

inline void stg11_stg11_1_merged1143_1937_write(hw_uint<16>& stg11_stg11_1_merged1143_1937, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1937_merged_banks_4.push(stg11_stg11_1_merged1143_1937);
}

inline void stg11_stg11_1_merged1143_1938_write(hw_uint<16>& stg11_stg11_1_merged1143_1938, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1938_merged_banks_4.push(stg11_stg11_1_merged1143_1938);
}

inline void stg11_stg11_1_merged1143_1939_write(hw_uint<16>& stg11_stg11_1_merged1143_1939, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1939_merged_banks_4.push(stg11_stg11_1_merged1143_1939);
}

inline void stg11_stg11_1_merged1143_1940_write(hw_uint<16>& stg11_stg11_1_merged1143_1940, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1940_merged_banks_4.push(stg11_stg11_1_merged1143_1940);
}

inline void stg11_stg11_1_merged1143_1941_write(hw_uint<16>& stg11_stg11_1_merged1143_1941, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1941_merged_banks_4.push(stg11_stg11_1_merged1143_1941);
}

inline void stg11_stg11_1_merged1143_1942_write(hw_uint<16>& stg11_stg11_1_merged1143_1942, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1942_merged_banks_4.push(stg11_stg11_1_merged1143_1942);
}

inline void stg11_stg11_1_merged1143_1943_write(hw_uint<16>& stg11_stg11_1_merged1143_1943, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1943_merged_banks_4.push(stg11_stg11_1_merged1143_1943);
}

inline void stg11_stg11_1_merged1143_1944_write(hw_uint<16>& stg11_stg11_1_merged1143_1944, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1944_merged_banks_4.push(stg11_stg11_1_merged1143_1944);
}

inline void stg11_stg11_1_merged1143_1945_write(hw_uint<16>& stg11_stg11_1_merged1143_1945, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1945_merged_banks_4.push(stg11_stg11_1_merged1143_1945);
}

inline void stg11_stg11_1_merged1143_1946_write(hw_uint<16>& stg11_stg11_1_merged1143_1946, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1946_merged_banks_4.push(stg11_stg11_1_merged1143_1946);
}

inline void stg11_stg11_1_merged1143_1947_write(hw_uint<16>& stg11_stg11_1_merged1143_1947, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1947_merged_banks_4.push(stg11_stg11_1_merged1143_1947);
}

inline void stg11_stg11_1_merged1143_1948_write(hw_uint<16>& stg11_stg11_1_merged1143_1948, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1948_merged_banks_4.push(stg11_stg11_1_merged1143_1948);
}

inline void stg11_stg11_1_merged1143_1949_write(hw_uint<16>& stg11_stg11_1_merged1143_1949, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1949_merged_banks_4.push(stg11_stg11_1_merged1143_1949);
}

inline void stg11_stg11_1_merged1143_1950_write(hw_uint<16>& stg11_stg11_1_merged1143_1950, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1950_merged_banks_4.push(stg11_stg11_1_merged1143_1950);
}

inline void stg11_stg11_1_merged1143_1951_write(hw_uint<16>& stg11_stg11_1_merged1143_1951, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1143_1951_merged_banks_4.push(stg11_stg11_1_merged1143_1951);
}

inline hw_uint<16> stg11_stg12_1_merged1146_1792_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1792 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1920 = stg11.stg11_stg11_1_merged1143_1920_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1920;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1793_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1793 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[1 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1921 = stg11.stg11_stg11_1_merged1143_1921_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1921;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1794_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1794 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[1 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1921 = stg11.stg11_stg11_1_merged1143_1921_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1921;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1795_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1795 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1922 = stg11.stg11_stg11_1_merged1143_1922_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1922;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1796_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1796 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[1 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1921 = stg11.stg11_stg11_1_merged1143_1921_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1921;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1797_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1797 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1922 = stg11.stg11_stg11_1_merged1143_1922_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1922;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1798_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1798 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1922 = stg11.stg11_stg11_1_merged1143_1922_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1922;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1799_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1799 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1923 = stg11.stg11_stg11_1_merged1143_1923_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1923;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1800_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1800 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[2 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1922 = stg11.stg11_stg11_1_merged1143_1922_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1922;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1801_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1801 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1923 = stg11.stg11_stg11_1_merged1143_1923_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1923;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1802_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1802 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1923 = stg11.stg11_stg11_1_merged1143_1923_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1923;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1803_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1803 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1924 = stg11.stg11_stg11_1_merged1143_1924_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1924;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1804_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1804 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[3 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1923 = stg11.stg11_stg11_1_merged1143_1923_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1923;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1805_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1805 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1924 = stg11.stg11_stg11_1_merged1143_1924_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1924;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1806_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1806 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1924 = stg11.stg11_stg11_1_merged1143_1924_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1924;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1807_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1807 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1925 = stg11.stg11_stg11_1_merged1143_1925_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1925;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1808_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1808 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[4 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1924 = stg11.stg11_stg11_1_merged1143_1924_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1924;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1809_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1809 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1925 = stg11.stg11_stg11_1_merged1143_1925_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1925;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1810_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1810 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1925 = stg11.stg11_stg11_1_merged1143_1925_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1925;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1811_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1811 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1926 = stg11.stg11_stg11_1_merged1143_1926_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1926;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1812_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1812 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[5 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1925 = stg11.stg11_stg11_1_merged1143_1925_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1925;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1813_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1813 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1926 = stg11.stg11_stg11_1_merged1143_1926_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1926;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1814_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1814 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1926 = stg11.stg11_stg11_1_merged1143_1926_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1926;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1815_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1815 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1927 = stg11.stg11_stg11_1_merged1143_1927_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1927;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1816_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1816 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[6 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1926 = stg11.stg11_stg11_1_merged1143_1926_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1926;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1817_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1817 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1927 = stg11.stg11_stg11_1_merged1143_1927_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1927;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1818_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1818 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1927 = stg11.stg11_stg11_1_merged1143_1927_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1927;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1819_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1819 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1928 = stg11.stg11_stg11_1_merged1143_1928_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1928;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1820_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1820 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[7 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1927 = stg11.stg11_stg11_1_merged1143_1927_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1927;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1821_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1821 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1928 = stg11.stg11_stg11_1_merged1143_1928_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1928;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1822_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1822 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1928 = stg11.stg11_stg11_1_merged1143_1928_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1928;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1823_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1823 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1929 = stg11.stg11_stg11_1_merged1143_1929_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1929;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1824_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1824 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[8 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1928 = stg11.stg11_stg11_1_merged1143_1928_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1928;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1825_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1825 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1929 = stg11.stg11_stg11_1_merged1143_1929_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1929;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1826_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1826 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1929 = stg11.stg11_stg11_1_merged1143_1929_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1929;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1827_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1827 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1930 = stg11.stg11_stg11_1_merged1143_1930_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1930;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1828_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1828 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[9 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1929 = stg11.stg11_stg11_1_merged1143_1929_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1929;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1829_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1829 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1930 = stg11.stg11_stg11_1_merged1143_1930_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1930;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1830_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1830 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1930 = stg11.stg11_stg11_1_merged1143_1930_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1930;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1831_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1831 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1931 = stg11.stg11_stg11_1_merged1143_1931_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1931;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1832_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1832 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[10 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1930 = stg11.stg11_stg11_1_merged1143_1930_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1930;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1833_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1833 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1931 = stg11.stg11_stg11_1_merged1143_1931_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1931;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1834_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1834 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1931 = stg11.stg11_stg11_1_merged1143_1931_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1931;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1835_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1835 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1932 = stg11.stg11_stg11_1_merged1143_1932_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1932;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1836_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1836 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[11 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1931 = stg11.stg11_stg11_1_merged1143_1931_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1931;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1837_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1837 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1932 = stg11.stg11_stg11_1_merged1143_1932_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1932;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1838_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1838 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1932 = stg11.stg11_stg11_1_merged1143_1932_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1932;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1839_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1839 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1933 = stg11.stg11_stg11_1_merged1143_1933_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1933;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1840_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1840 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[12 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1932 = stg11.stg11_stg11_1_merged1143_1932_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1932;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1841_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1841 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1933 = stg11.stg11_stg11_1_merged1143_1933_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1933;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1842_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1842 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1933 = stg11.stg11_stg11_1_merged1143_1933_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1933;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1843_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1843 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1934 = stg11.stg11_stg11_1_merged1143_1934_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1934;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1844_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1844 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[13 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1933 = stg11.stg11_stg11_1_merged1143_1933_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1933;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1845_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1845 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1934 = stg11.stg11_stg11_1_merged1143_1934_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1934;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1846_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1846 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1934 = stg11.stg11_stg11_1_merged1143_1934_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1934;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1847_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1847 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1935 = stg11.stg11_stg11_1_merged1143_1935_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1935;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1848_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1848 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[14 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1934 = stg11.stg11_stg11_1_merged1143_1934_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1934;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1849_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1849 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1935 = stg11.stg11_stg11_1_merged1143_1935_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1935;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1850_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1850 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1935 = stg11.stg11_stg11_1_merged1143_1935_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1935;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1851_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1851 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1936 = stg11.stg11_stg11_1_merged1143_1936_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1936;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1852_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1852 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[15 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1935 = stg11.stg11_stg11_1_merged1143_1935_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1935;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1853_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1853 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1936 = stg11.stg11_stg11_1_merged1143_1936_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1936;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1854_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1854 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1936 = stg11.stg11_stg11_1_merged1143_1936_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1936;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1855_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1855 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1937 = stg11.stg11_stg11_1_merged1143_1937_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1937;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1856_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1856 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[16 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1936 = stg11.stg11_stg11_1_merged1143_1936_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1936;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1857_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1857 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1937 = stg11.stg11_stg11_1_merged1143_1937_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1937;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1858_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1858 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1937 = stg11.stg11_stg11_1_merged1143_1937_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1937;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1859_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1859 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1938 = stg11.stg11_stg11_1_merged1143_1938_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1938;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1860_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1860 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[17 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1937 = stg11.stg11_stg11_1_merged1143_1937_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1937;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1861_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1861 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1938 = stg11.stg11_stg11_1_merged1143_1938_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1938;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1862_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1862 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1938 = stg11.stg11_stg11_1_merged1143_1938_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1938;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1863_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1863 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1939 = stg11.stg11_stg11_1_merged1143_1939_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1939;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1864_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1864 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[18 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1938 = stg11.stg11_stg11_1_merged1143_1938_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1938;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1865_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1865 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1939 = stg11.stg11_stg11_1_merged1143_1939_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1939;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1866_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1866 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1939 = stg11.stg11_stg11_1_merged1143_1939_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1939;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1867_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1867 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1940 = stg11.stg11_stg11_1_merged1143_1940_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1940;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1868_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1868 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[19 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1939 = stg11.stg11_stg11_1_merged1143_1939_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1939;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1869_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1869 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1940 = stg11.stg11_stg11_1_merged1143_1940_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1940;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1870_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1870 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1940 = stg11.stg11_stg11_1_merged1143_1940_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1940;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1871_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1871 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1941 = stg11.stg11_stg11_1_merged1143_1941_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1941;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1872_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1872 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[20 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1940 = stg11.stg11_stg11_1_merged1143_1940_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1940;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1873_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1873 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1941 = stg11.stg11_stg11_1_merged1143_1941_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1941;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1874_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1874 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1941 = stg11.stg11_stg11_1_merged1143_1941_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1941;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1875_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1875 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1942 = stg11.stg11_stg11_1_merged1143_1942_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1942;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1876_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1876 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[21 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1941 = stg11.stg11_stg11_1_merged1143_1941_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1941;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1877_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1877 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1942 = stg11.stg11_stg11_1_merged1143_1942_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1942;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1878_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1878 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1942 = stg11.stg11_stg11_1_merged1143_1942_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1942;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1879_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1879 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1943 = stg11.stg11_stg11_1_merged1143_1943_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1943;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1880_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1880 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[22 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1942 = stg11.stg11_stg11_1_merged1143_1942_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1942;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1881_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1881 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1943 = stg11.stg11_stg11_1_merged1143_1943_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1943;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1882_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1882 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1943 = stg11.stg11_stg11_1_merged1143_1943_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1943;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1883_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1883 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1944 = stg11.stg11_stg11_1_merged1143_1944_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1944;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1884_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1884 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[23 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1943 = stg11.stg11_stg11_1_merged1143_1943_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1943;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1885_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1885 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1944 = stg11.stg11_stg11_1_merged1143_1944_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1944;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1886_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1886 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1944 = stg11.stg11_stg11_1_merged1143_1944_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1944;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1887_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1887 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1945 = stg11.stg11_stg11_1_merged1143_1945_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1945;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1888_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1888 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[24 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1944 = stg11.stg11_stg11_1_merged1143_1944_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1944;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1889_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1889 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1945 = stg11.stg11_stg11_1_merged1143_1945_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1945;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1890_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1890 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1945 = stg11.stg11_stg11_1_merged1143_1945_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1945;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1891_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1891 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1946 = stg11.stg11_stg11_1_merged1143_1946_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1946;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1892_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1892 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[25 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1945 = stg11.stg11_stg11_1_merged1143_1945_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1945;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1893_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1893 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1946 = stg11.stg11_stg11_1_merged1143_1946_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1946;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1894_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1894 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1946 = stg11.stg11_stg11_1_merged1143_1946_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1946;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1895_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1895 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1947 = stg11.stg11_stg11_1_merged1143_1947_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1947;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1896_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1896 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[26 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1946 = stg11.stg11_stg11_1_merged1143_1946_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1946;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1897_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1897 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1947 = stg11.stg11_stg11_1_merged1143_1947_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1947;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1898_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1898 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1947 = stg11.stg11_stg11_1_merged1143_1947_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1947;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1899_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1899 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1948 = stg11.stg11_stg11_1_merged1143_1948_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1948;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1900_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1900 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[27 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1947 = stg11.stg11_stg11_1_merged1143_1947_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1947;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1901_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1901 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1948 = stg11.stg11_stg11_1_merged1143_1948_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1948;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1902_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1902 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1948 = stg11.stg11_stg11_1_merged1143_1948_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1948;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1903_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1903 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1949 = stg11.stg11_stg11_1_merged1143_1949_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1949;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1904_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1904 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[28 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1948 = stg11.stg11_stg11_1_merged1143_1948_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1948;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1905_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1905 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1949 = stg11.stg11_stg11_1_merged1143_1949_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1949;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1906_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1906 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1949 = stg11.stg11_stg11_1_merged1143_1949_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1949;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1907_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1907 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1950 = stg11.stg11_stg11_1_merged1143_1950_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1950;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1908_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1908 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[29 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1949 = stg11.stg11_stg11_1_merged1143_1949_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1949;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1909_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1909 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1950 = stg11.stg11_stg11_1_merged1143_1950_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1950;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1910_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1910 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1950 = stg11.stg11_stg11_1_merged1143_1950_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1950;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1911_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1911 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1951 = stg11.stg11_stg11_1_merged1143_1951_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1951;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1912_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1912 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[30 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1950 = stg11.stg11_stg11_1_merged1143_1950_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1950;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1913_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1913 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1951 = stg11.stg11_stg11_1_merged1143_1951_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1951;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1914_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1914 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1951 = stg11.stg11_stg11_1_merged1143_1951_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged1143_1951;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1915_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1915 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1920 = stg11.stg11_stg11_1_merged1143_1920_merged_banks_4.peek_63();
  return value_stg11_stg11_1_merged1143_1920;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1916_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1916 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[31 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1951 = stg11.stg11_stg11_1_merged1143_1951_merged_banks_4.peek_64();
  return value_stg11_stg11_1_merged1143_1951;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1917_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1917 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1920 = stg11.stg11_stg11_1_merged1143_1920_merged_banks_4.peek_63();
  return value_stg11_stg11_1_merged1143_1920;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1918_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1918 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[32 + 32stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1920 = stg11.stg11_stg11_1_merged1143_1920_merged_banks_4.peek_0();
  return value_stg11_stg11_1_merged1143_1920;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged1146_1919_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged1146_1919 read pattern: { stg12_1_merged1146[root = 0, stg12_0, stg12_1] -> stg11[33 + 32stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 61 }
  // Read schedule : { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  // Write schedule: { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
  auto value_stg11_stg11_1_merged1143_1921 = stg11.stg11_stg11_1_merged1143_1921_merged_banks_4.peek_63();
  return value_stg11_stg11_1_merged1143_1921;
  return 0;
}

// # of bundles = 2
// stg11_1_merged1143_write
//	stg11_stg11_1_merged1143_1920
//	stg11_stg11_1_merged1143_1921
//	stg11_stg11_1_merged1143_1922
//	stg11_stg11_1_merged1143_1923
//	stg11_stg11_1_merged1143_1924
//	stg11_stg11_1_merged1143_1925
//	stg11_stg11_1_merged1143_1926
//	stg11_stg11_1_merged1143_1927
//	stg11_stg11_1_merged1143_1928
//	stg11_stg11_1_merged1143_1929
//	stg11_stg11_1_merged1143_1930
//	stg11_stg11_1_merged1143_1931
//	stg11_stg11_1_merged1143_1932
//	stg11_stg11_1_merged1143_1933
//	stg11_stg11_1_merged1143_1934
//	stg11_stg11_1_merged1143_1935
//	stg11_stg11_1_merged1143_1936
//	stg11_stg11_1_merged1143_1937
//	stg11_stg11_1_merged1143_1938
//	stg11_stg11_1_merged1143_1939
//	stg11_stg11_1_merged1143_1940
//	stg11_stg11_1_merged1143_1941
//	stg11_stg11_1_merged1143_1942
//	stg11_stg11_1_merged1143_1943
//	stg11_stg11_1_merged1143_1944
//	stg11_stg11_1_merged1143_1945
//	stg11_stg11_1_merged1143_1946
//	stg11_stg11_1_merged1143_1947
//	stg11_stg11_1_merged1143_1948
//	stg11_stg11_1_merged1143_1949
//	stg11_stg11_1_merged1143_1950
//	stg11_stg11_1_merged1143_1951
inline void stg11_stg11_1_merged1143_write_bundle_write(hw_uint<512>& stg11_1_merged1143_write, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
	hw_uint<16> stg11_stg11_1_merged1143_1920_res = stg11_1_merged1143_write.extract<0, 15>();
	stg11_stg11_1_merged1143_1920_write(stg11_stg11_1_merged1143_1920_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1921_res = stg11_1_merged1143_write.extract<16, 31>();
	stg11_stg11_1_merged1143_1921_write(stg11_stg11_1_merged1143_1921_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1922_res = stg11_1_merged1143_write.extract<32, 47>();
	stg11_stg11_1_merged1143_1922_write(stg11_stg11_1_merged1143_1922_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1923_res = stg11_1_merged1143_write.extract<48, 63>();
	stg11_stg11_1_merged1143_1923_write(stg11_stg11_1_merged1143_1923_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1924_res = stg11_1_merged1143_write.extract<64, 79>();
	stg11_stg11_1_merged1143_1924_write(stg11_stg11_1_merged1143_1924_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1925_res = stg11_1_merged1143_write.extract<80, 95>();
	stg11_stg11_1_merged1143_1925_write(stg11_stg11_1_merged1143_1925_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1926_res = stg11_1_merged1143_write.extract<96, 111>();
	stg11_stg11_1_merged1143_1926_write(stg11_stg11_1_merged1143_1926_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1927_res = stg11_1_merged1143_write.extract<112, 127>();
	stg11_stg11_1_merged1143_1927_write(stg11_stg11_1_merged1143_1927_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1928_res = stg11_1_merged1143_write.extract<128, 143>();
	stg11_stg11_1_merged1143_1928_write(stg11_stg11_1_merged1143_1928_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1929_res = stg11_1_merged1143_write.extract<144, 159>();
	stg11_stg11_1_merged1143_1929_write(stg11_stg11_1_merged1143_1929_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1930_res = stg11_1_merged1143_write.extract<160, 175>();
	stg11_stg11_1_merged1143_1930_write(stg11_stg11_1_merged1143_1930_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1931_res = stg11_1_merged1143_write.extract<176, 191>();
	stg11_stg11_1_merged1143_1931_write(stg11_stg11_1_merged1143_1931_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1932_res = stg11_1_merged1143_write.extract<192, 207>();
	stg11_stg11_1_merged1143_1932_write(stg11_stg11_1_merged1143_1932_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1933_res = stg11_1_merged1143_write.extract<208, 223>();
	stg11_stg11_1_merged1143_1933_write(stg11_stg11_1_merged1143_1933_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1934_res = stg11_1_merged1143_write.extract<224, 239>();
	stg11_stg11_1_merged1143_1934_write(stg11_stg11_1_merged1143_1934_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1935_res = stg11_1_merged1143_write.extract<240, 255>();
	stg11_stg11_1_merged1143_1935_write(stg11_stg11_1_merged1143_1935_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1936_res = stg11_1_merged1143_write.extract<256, 271>();
	stg11_stg11_1_merged1143_1936_write(stg11_stg11_1_merged1143_1936_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1937_res = stg11_1_merged1143_write.extract<272, 287>();
	stg11_stg11_1_merged1143_1937_write(stg11_stg11_1_merged1143_1937_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1938_res = stg11_1_merged1143_write.extract<288, 303>();
	stg11_stg11_1_merged1143_1938_write(stg11_stg11_1_merged1143_1938_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1939_res = stg11_1_merged1143_write.extract<304, 319>();
	stg11_stg11_1_merged1143_1939_write(stg11_stg11_1_merged1143_1939_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1940_res = stg11_1_merged1143_write.extract<320, 335>();
	stg11_stg11_1_merged1143_1940_write(stg11_stg11_1_merged1143_1940_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1941_res = stg11_1_merged1143_write.extract<336, 351>();
	stg11_stg11_1_merged1143_1941_write(stg11_stg11_1_merged1143_1941_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1942_res = stg11_1_merged1143_write.extract<352, 367>();
	stg11_stg11_1_merged1143_1942_write(stg11_stg11_1_merged1143_1942_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1943_res = stg11_1_merged1143_write.extract<368, 383>();
	stg11_stg11_1_merged1143_1943_write(stg11_stg11_1_merged1143_1943_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1944_res = stg11_1_merged1143_write.extract<384, 399>();
	stg11_stg11_1_merged1143_1944_write(stg11_stg11_1_merged1143_1944_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1945_res = stg11_1_merged1143_write.extract<400, 415>();
	stg11_stg11_1_merged1143_1945_write(stg11_stg11_1_merged1143_1945_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1946_res = stg11_1_merged1143_write.extract<416, 431>();
	stg11_stg11_1_merged1143_1946_write(stg11_stg11_1_merged1143_1946_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1947_res = stg11_1_merged1143_write.extract<432, 447>();
	stg11_stg11_1_merged1143_1947_write(stg11_stg11_1_merged1143_1947_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1948_res = stg11_1_merged1143_write.extract<448, 463>();
	stg11_stg11_1_merged1143_1948_write(stg11_stg11_1_merged1143_1948_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1949_res = stg11_1_merged1143_write.extract<464, 479>();
	stg11_stg11_1_merged1143_1949_write(stg11_stg11_1_merged1143_1949_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1950_res = stg11_1_merged1143_write.extract<480, 495>();
	stg11_stg11_1_merged1143_1950_write(stg11_stg11_1_merged1143_1950_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1143_1951_res = stg11_1_merged1143_write.extract<496, 511>();
	stg11_stg11_1_merged1143_1951_write(stg11_stg11_1_merged1143_1951_res, stg11, root, stg11_0, stg11_1, dynamic_address);
}

// stg12_1_merged1146_read
//	stg11_stg12_1_merged1146_1792
//	stg11_stg12_1_merged1146_1793
//	stg11_stg12_1_merged1146_1794
//	stg11_stg12_1_merged1146_1795
//	stg11_stg12_1_merged1146_1796
//	stg11_stg12_1_merged1146_1797
//	stg11_stg12_1_merged1146_1798
//	stg11_stg12_1_merged1146_1799
//	stg11_stg12_1_merged1146_1800
//	stg11_stg12_1_merged1146_1801
//	stg11_stg12_1_merged1146_1802
//	stg11_stg12_1_merged1146_1803
//	stg11_stg12_1_merged1146_1804
//	stg11_stg12_1_merged1146_1805
//	stg11_stg12_1_merged1146_1806
//	stg11_stg12_1_merged1146_1807
//	stg11_stg12_1_merged1146_1808
//	stg11_stg12_1_merged1146_1809
//	stg11_stg12_1_merged1146_1810
//	stg11_stg12_1_merged1146_1811
//	stg11_stg12_1_merged1146_1812
//	stg11_stg12_1_merged1146_1813
//	stg11_stg12_1_merged1146_1814
//	stg11_stg12_1_merged1146_1815
//	stg11_stg12_1_merged1146_1816
//	stg11_stg12_1_merged1146_1817
//	stg11_stg12_1_merged1146_1818
//	stg11_stg12_1_merged1146_1819
//	stg11_stg12_1_merged1146_1820
//	stg11_stg12_1_merged1146_1821
//	stg11_stg12_1_merged1146_1822
//	stg11_stg12_1_merged1146_1823
//	stg11_stg12_1_merged1146_1824
//	stg11_stg12_1_merged1146_1825
//	stg11_stg12_1_merged1146_1826
//	stg11_stg12_1_merged1146_1827
//	stg11_stg12_1_merged1146_1828
//	stg11_stg12_1_merged1146_1829
//	stg11_stg12_1_merged1146_1830
//	stg11_stg12_1_merged1146_1831
//	stg11_stg12_1_merged1146_1832
//	stg11_stg12_1_merged1146_1833
//	stg11_stg12_1_merged1146_1834
//	stg11_stg12_1_merged1146_1835
//	stg11_stg12_1_merged1146_1836
//	stg11_stg12_1_merged1146_1837
//	stg11_stg12_1_merged1146_1838
//	stg11_stg12_1_merged1146_1839
//	stg11_stg12_1_merged1146_1840
//	stg11_stg12_1_merged1146_1841
//	stg11_stg12_1_merged1146_1842
//	stg11_stg12_1_merged1146_1843
//	stg11_stg12_1_merged1146_1844
//	stg11_stg12_1_merged1146_1845
//	stg11_stg12_1_merged1146_1846
//	stg11_stg12_1_merged1146_1847
//	stg11_stg12_1_merged1146_1848
//	stg11_stg12_1_merged1146_1849
//	stg11_stg12_1_merged1146_1850
//	stg11_stg12_1_merged1146_1851
//	stg11_stg12_1_merged1146_1852
//	stg11_stg12_1_merged1146_1853
//	stg11_stg12_1_merged1146_1854
//	stg11_stg12_1_merged1146_1855
//	stg11_stg12_1_merged1146_1856
//	stg11_stg12_1_merged1146_1857
//	stg11_stg12_1_merged1146_1858
//	stg11_stg12_1_merged1146_1859
//	stg11_stg12_1_merged1146_1860
//	stg11_stg12_1_merged1146_1861
//	stg11_stg12_1_merged1146_1862
//	stg11_stg12_1_merged1146_1863
//	stg11_stg12_1_merged1146_1864
//	stg11_stg12_1_merged1146_1865
//	stg11_stg12_1_merged1146_1866
//	stg11_stg12_1_merged1146_1867
//	stg11_stg12_1_merged1146_1868
//	stg11_stg12_1_merged1146_1869
//	stg11_stg12_1_merged1146_1870
//	stg11_stg12_1_merged1146_1871
//	stg11_stg12_1_merged1146_1872
//	stg11_stg12_1_merged1146_1873
//	stg11_stg12_1_merged1146_1874
//	stg11_stg12_1_merged1146_1875
//	stg11_stg12_1_merged1146_1876
//	stg11_stg12_1_merged1146_1877
//	stg11_stg12_1_merged1146_1878
//	stg11_stg12_1_merged1146_1879
//	stg11_stg12_1_merged1146_1880
//	stg11_stg12_1_merged1146_1881
//	stg11_stg12_1_merged1146_1882
//	stg11_stg12_1_merged1146_1883
//	stg11_stg12_1_merged1146_1884
//	stg11_stg12_1_merged1146_1885
//	stg11_stg12_1_merged1146_1886
//	stg11_stg12_1_merged1146_1887
//	stg11_stg12_1_merged1146_1888
//	stg11_stg12_1_merged1146_1889
//	stg11_stg12_1_merged1146_1890
//	stg11_stg12_1_merged1146_1891
//	stg11_stg12_1_merged1146_1892
//	stg11_stg12_1_merged1146_1893
//	stg11_stg12_1_merged1146_1894
//	stg11_stg12_1_merged1146_1895
//	stg11_stg12_1_merged1146_1896
//	stg11_stg12_1_merged1146_1897
//	stg11_stg12_1_merged1146_1898
//	stg11_stg12_1_merged1146_1899
//	stg11_stg12_1_merged1146_1900
//	stg11_stg12_1_merged1146_1901
//	stg11_stg12_1_merged1146_1902
//	stg11_stg12_1_merged1146_1903
//	stg11_stg12_1_merged1146_1904
//	stg11_stg12_1_merged1146_1905
//	stg11_stg12_1_merged1146_1906
//	stg11_stg12_1_merged1146_1907
//	stg11_stg12_1_merged1146_1908
//	stg11_stg12_1_merged1146_1909
//	stg11_stg12_1_merged1146_1910
//	stg11_stg12_1_merged1146_1911
//	stg11_stg12_1_merged1146_1912
//	stg11_stg12_1_merged1146_1913
//	stg11_stg12_1_merged1146_1914
//	stg11_stg12_1_merged1146_1915
//	stg11_stg12_1_merged1146_1916
//	stg11_stg12_1_merged1146_1917
//	stg11_stg12_1_merged1146_1918
//	stg11_stg12_1_merged1146_1919
inline hw_uint<2048> stg11_stg12_1_merged1146_read_bundle_read(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg11_stg12_1_merged1146_1792
    // stg11_stg12_1_merged1146_1793
    // stg11_stg12_1_merged1146_1794
    // stg11_stg12_1_merged1146_1795
    // stg11_stg12_1_merged1146_1796
    // stg11_stg12_1_merged1146_1797
    // stg11_stg12_1_merged1146_1798
    // stg11_stg12_1_merged1146_1799
    // stg11_stg12_1_merged1146_1800
    // stg11_stg12_1_merged1146_1801
    // stg11_stg12_1_merged1146_1802
    // stg11_stg12_1_merged1146_1803
    // stg11_stg12_1_merged1146_1804
    // stg11_stg12_1_merged1146_1805
    // stg11_stg12_1_merged1146_1806
    // stg11_stg12_1_merged1146_1807
    // stg11_stg12_1_merged1146_1808
    // stg11_stg12_1_merged1146_1809
    // stg11_stg12_1_merged1146_1810
    // stg11_stg12_1_merged1146_1811
    // stg11_stg12_1_merged1146_1812
    // stg11_stg12_1_merged1146_1813
    // stg11_stg12_1_merged1146_1814
    // stg11_stg12_1_merged1146_1815
    // stg11_stg12_1_merged1146_1816
    // stg11_stg12_1_merged1146_1817
    // stg11_stg12_1_merged1146_1818
    // stg11_stg12_1_merged1146_1819
    // stg11_stg12_1_merged1146_1820
    // stg11_stg12_1_merged1146_1821
    // stg11_stg12_1_merged1146_1822
    // stg11_stg12_1_merged1146_1823
    // stg11_stg12_1_merged1146_1824
    // stg11_stg12_1_merged1146_1825
    // stg11_stg12_1_merged1146_1826
    // stg11_stg12_1_merged1146_1827
    // stg11_stg12_1_merged1146_1828
    // stg11_stg12_1_merged1146_1829
    // stg11_stg12_1_merged1146_1830
    // stg11_stg12_1_merged1146_1831
    // stg11_stg12_1_merged1146_1832
    // stg11_stg12_1_merged1146_1833
    // stg11_stg12_1_merged1146_1834
    // stg11_stg12_1_merged1146_1835
    // stg11_stg12_1_merged1146_1836
    // stg11_stg12_1_merged1146_1837
    // stg11_stg12_1_merged1146_1838
    // stg11_stg12_1_merged1146_1839
    // stg11_stg12_1_merged1146_1840
    // stg11_stg12_1_merged1146_1841
    // stg11_stg12_1_merged1146_1842
    // stg11_stg12_1_merged1146_1843
    // stg11_stg12_1_merged1146_1844
    // stg11_stg12_1_merged1146_1845
    // stg11_stg12_1_merged1146_1846
    // stg11_stg12_1_merged1146_1847
    // stg11_stg12_1_merged1146_1848
    // stg11_stg12_1_merged1146_1849
    // stg11_stg12_1_merged1146_1850
    // stg11_stg12_1_merged1146_1851
    // stg11_stg12_1_merged1146_1852
    // stg11_stg12_1_merged1146_1853
    // stg11_stg12_1_merged1146_1854
    // stg11_stg12_1_merged1146_1855
    // stg11_stg12_1_merged1146_1856
    // stg11_stg12_1_merged1146_1857
    // stg11_stg12_1_merged1146_1858
    // stg11_stg12_1_merged1146_1859
    // stg11_stg12_1_merged1146_1860
    // stg11_stg12_1_merged1146_1861
    // stg11_stg12_1_merged1146_1862
    // stg11_stg12_1_merged1146_1863
    // stg11_stg12_1_merged1146_1864
    // stg11_stg12_1_merged1146_1865
    // stg11_stg12_1_merged1146_1866
    // stg11_stg12_1_merged1146_1867
    // stg11_stg12_1_merged1146_1868
    // stg11_stg12_1_merged1146_1869
    // stg11_stg12_1_merged1146_1870
    // stg11_stg12_1_merged1146_1871
    // stg11_stg12_1_merged1146_1872
    // stg11_stg12_1_merged1146_1873
    // stg11_stg12_1_merged1146_1874
    // stg11_stg12_1_merged1146_1875
    // stg11_stg12_1_merged1146_1876
    // stg11_stg12_1_merged1146_1877
    // stg11_stg12_1_merged1146_1878
    // stg11_stg12_1_merged1146_1879
    // stg11_stg12_1_merged1146_1880
    // stg11_stg12_1_merged1146_1881
    // stg11_stg12_1_merged1146_1882
    // stg11_stg12_1_merged1146_1883
    // stg11_stg12_1_merged1146_1884
    // stg11_stg12_1_merged1146_1885
    // stg11_stg12_1_merged1146_1886
    // stg11_stg12_1_merged1146_1887
    // stg11_stg12_1_merged1146_1888
    // stg11_stg12_1_merged1146_1889
    // stg11_stg12_1_merged1146_1890
    // stg11_stg12_1_merged1146_1891
    // stg11_stg12_1_merged1146_1892
    // stg11_stg12_1_merged1146_1893
    // stg11_stg12_1_merged1146_1894
    // stg11_stg12_1_merged1146_1895
    // stg11_stg12_1_merged1146_1896
    // stg11_stg12_1_merged1146_1897
    // stg11_stg12_1_merged1146_1898
    // stg11_stg12_1_merged1146_1899
    // stg11_stg12_1_merged1146_1900
    // stg11_stg12_1_merged1146_1901
    // stg11_stg12_1_merged1146_1902
    // stg11_stg12_1_merged1146_1903
    // stg11_stg12_1_merged1146_1904
    // stg11_stg12_1_merged1146_1905
    // stg11_stg12_1_merged1146_1906
    // stg11_stg12_1_merged1146_1907
    // stg11_stg12_1_merged1146_1908
    // stg11_stg12_1_merged1146_1909
    // stg11_stg12_1_merged1146_1910
    // stg11_stg12_1_merged1146_1911
    // stg11_stg12_1_merged1146_1912
    // stg11_stg12_1_merged1146_1913
    // stg11_stg12_1_merged1146_1914
    // stg11_stg12_1_merged1146_1915
    // stg11_stg12_1_merged1146_1916
    // stg11_stg12_1_merged1146_1917
    // stg11_stg12_1_merged1146_1918
    // stg11_stg12_1_merged1146_1919

	hw_uint<2048> result;
	hw_uint<16> stg11_stg12_1_merged1146_1792_res = stg11_stg12_1_merged1146_1792_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<0, 2048>(result, stg11_stg12_1_merged1146_1792_res);
	hw_uint<16> stg11_stg12_1_merged1146_1793_res = stg11_stg12_1_merged1146_1793_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<16, 2048>(result, stg11_stg12_1_merged1146_1793_res);
	hw_uint<16> stg11_stg12_1_merged1146_1794_res = stg11_stg12_1_merged1146_1794_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<32, 2048>(result, stg11_stg12_1_merged1146_1794_res);
	hw_uint<16> stg11_stg12_1_merged1146_1795_res = stg11_stg12_1_merged1146_1795_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<48, 2048>(result, stg11_stg12_1_merged1146_1795_res);
	hw_uint<16> stg11_stg12_1_merged1146_1796_res = stg11_stg12_1_merged1146_1796_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<64, 2048>(result, stg11_stg12_1_merged1146_1796_res);
	hw_uint<16> stg11_stg12_1_merged1146_1797_res = stg11_stg12_1_merged1146_1797_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<80, 2048>(result, stg11_stg12_1_merged1146_1797_res);
	hw_uint<16> stg11_stg12_1_merged1146_1798_res = stg11_stg12_1_merged1146_1798_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<96, 2048>(result, stg11_stg12_1_merged1146_1798_res);
	hw_uint<16> stg11_stg12_1_merged1146_1799_res = stg11_stg12_1_merged1146_1799_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<112, 2048>(result, stg11_stg12_1_merged1146_1799_res);
	hw_uint<16> stg11_stg12_1_merged1146_1800_res = stg11_stg12_1_merged1146_1800_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<128, 2048>(result, stg11_stg12_1_merged1146_1800_res);
	hw_uint<16> stg11_stg12_1_merged1146_1801_res = stg11_stg12_1_merged1146_1801_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<144, 2048>(result, stg11_stg12_1_merged1146_1801_res);
	hw_uint<16> stg11_stg12_1_merged1146_1802_res = stg11_stg12_1_merged1146_1802_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<160, 2048>(result, stg11_stg12_1_merged1146_1802_res);
	hw_uint<16> stg11_stg12_1_merged1146_1803_res = stg11_stg12_1_merged1146_1803_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<176, 2048>(result, stg11_stg12_1_merged1146_1803_res);
	hw_uint<16> stg11_stg12_1_merged1146_1804_res = stg11_stg12_1_merged1146_1804_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<192, 2048>(result, stg11_stg12_1_merged1146_1804_res);
	hw_uint<16> stg11_stg12_1_merged1146_1805_res = stg11_stg12_1_merged1146_1805_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<208, 2048>(result, stg11_stg12_1_merged1146_1805_res);
	hw_uint<16> stg11_stg12_1_merged1146_1806_res = stg11_stg12_1_merged1146_1806_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<224, 2048>(result, stg11_stg12_1_merged1146_1806_res);
	hw_uint<16> stg11_stg12_1_merged1146_1807_res = stg11_stg12_1_merged1146_1807_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<240, 2048>(result, stg11_stg12_1_merged1146_1807_res);
	hw_uint<16> stg11_stg12_1_merged1146_1808_res = stg11_stg12_1_merged1146_1808_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<256, 2048>(result, stg11_stg12_1_merged1146_1808_res);
	hw_uint<16> stg11_stg12_1_merged1146_1809_res = stg11_stg12_1_merged1146_1809_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<272, 2048>(result, stg11_stg12_1_merged1146_1809_res);
	hw_uint<16> stg11_stg12_1_merged1146_1810_res = stg11_stg12_1_merged1146_1810_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<288, 2048>(result, stg11_stg12_1_merged1146_1810_res);
	hw_uint<16> stg11_stg12_1_merged1146_1811_res = stg11_stg12_1_merged1146_1811_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<304, 2048>(result, stg11_stg12_1_merged1146_1811_res);
	hw_uint<16> stg11_stg12_1_merged1146_1812_res = stg11_stg12_1_merged1146_1812_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<320, 2048>(result, stg11_stg12_1_merged1146_1812_res);
	hw_uint<16> stg11_stg12_1_merged1146_1813_res = stg11_stg12_1_merged1146_1813_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<336, 2048>(result, stg11_stg12_1_merged1146_1813_res);
	hw_uint<16> stg11_stg12_1_merged1146_1814_res = stg11_stg12_1_merged1146_1814_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<352, 2048>(result, stg11_stg12_1_merged1146_1814_res);
	hw_uint<16> stg11_stg12_1_merged1146_1815_res = stg11_stg12_1_merged1146_1815_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<368, 2048>(result, stg11_stg12_1_merged1146_1815_res);
	hw_uint<16> stg11_stg12_1_merged1146_1816_res = stg11_stg12_1_merged1146_1816_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<384, 2048>(result, stg11_stg12_1_merged1146_1816_res);
	hw_uint<16> stg11_stg12_1_merged1146_1817_res = stg11_stg12_1_merged1146_1817_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<400, 2048>(result, stg11_stg12_1_merged1146_1817_res);
	hw_uint<16> stg11_stg12_1_merged1146_1818_res = stg11_stg12_1_merged1146_1818_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<416, 2048>(result, stg11_stg12_1_merged1146_1818_res);
	hw_uint<16> stg11_stg12_1_merged1146_1819_res = stg11_stg12_1_merged1146_1819_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<432, 2048>(result, stg11_stg12_1_merged1146_1819_res);
	hw_uint<16> stg11_stg12_1_merged1146_1820_res = stg11_stg12_1_merged1146_1820_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<448, 2048>(result, stg11_stg12_1_merged1146_1820_res);
	hw_uint<16> stg11_stg12_1_merged1146_1821_res = stg11_stg12_1_merged1146_1821_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<464, 2048>(result, stg11_stg12_1_merged1146_1821_res);
	hw_uint<16> stg11_stg12_1_merged1146_1822_res = stg11_stg12_1_merged1146_1822_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<480, 2048>(result, stg11_stg12_1_merged1146_1822_res);
	hw_uint<16> stg11_stg12_1_merged1146_1823_res = stg11_stg12_1_merged1146_1823_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<496, 2048>(result, stg11_stg12_1_merged1146_1823_res);
	hw_uint<16> stg11_stg12_1_merged1146_1824_res = stg11_stg12_1_merged1146_1824_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<512, 2048>(result, stg11_stg12_1_merged1146_1824_res);
	hw_uint<16> stg11_stg12_1_merged1146_1825_res = stg11_stg12_1_merged1146_1825_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<528, 2048>(result, stg11_stg12_1_merged1146_1825_res);
	hw_uint<16> stg11_stg12_1_merged1146_1826_res = stg11_stg12_1_merged1146_1826_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<544, 2048>(result, stg11_stg12_1_merged1146_1826_res);
	hw_uint<16> stg11_stg12_1_merged1146_1827_res = stg11_stg12_1_merged1146_1827_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<560, 2048>(result, stg11_stg12_1_merged1146_1827_res);
	hw_uint<16> stg11_stg12_1_merged1146_1828_res = stg11_stg12_1_merged1146_1828_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<576, 2048>(result, stg11_stg12_1_merged1146_1828_res);
	hw_uint<16> stg11_stg12_1_merged1146_1829_res = stg11_stg12_1_merged1146_1829_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<592, 2048>(result, stg11_stg12_1_merged1146_1829_res);
	hw_uint<16> stg11_stg12_1_merged1146_1830_res = stg11_stg12_1_merged1146_1830_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<608, 2048>(result, stg11_stg12_1_merged1146_1830_res);
	hw_uint<16> stg11_stg12_1_merged1146_1831_res = stg11_stg12_1_merged1146_1831_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<624, 2048>(result, stg11_stg12_1_merged1146_1831_res);
	hw_uint<16> stg11_stg12_1_merged1146_1832_res = stg11_stg12_1_merged1146_1832_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<640, 2048>(result, stg11_stg12_1_merged1146_1832_res);
	hw_uint<16> stg11_stg12_1_merged1146_1833_res = stg11_stg12_1_merged1146_1833_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<656, 2048>(result, stg11_stg12_1_merged1146_1833_res);
	hw_uint<16> stg11_stg12_1_merged1146_1834_res = stg11_stg12_1_merged1146_1834_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<672, 2048>(result, stg11_stg12_1_merged1146_1834_res);
	hw_uint<16> stg11_stg12_1_merged1146_1835_res = stg11_stg12_1_merged1146_1835_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<688, 2048>(result, stg11_stg12_1_merged1146_1835_res);
	hw_uint<16> stg11_stg12_1_merged1146_1836_res = stg11_stg12_1_merged1146_1836_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<704, 2048>(result, stg11_stg12_1_merged1146_1836_res);
	hw_uint<16> stg11_stg12_1_merged1146_1837_res = stg11_stg12_1_merged1146_1837_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<720, 2048>(result, stg11_stg12_1_merged1146_1837_res);
	hw_uint<16> stg11_stg12_1_merged1146_1838_res = stg11_stg12_1_merged1146_1838_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<736, 2048>(result, stg11_stg12_1_merged1146_1838_res);
	hw_uint<16> stg11_stg12_1_merged1146_1839_res = stg11_stg12_1_merged1146_1839_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<752, 2048>(result, stg11_stg12_1_merged1146_1839_res);
	hw_uint<16> stg11_stg12_1_merged1146_1840_res = stg11_stg12_1_merged1146_1840_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<768, 2048>(result, stg11_stg12_1_merged1146_1840_res);
	hw_uint<16> stg11_stg12_1_merged1146_1841_res = stg11_stg12_1_merged1146_1841_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<784, 2048>(result, stg11_stg12_1_merged1146_1841_res);
	hw_uint<16> stg11_stg12_1_merged1146_1842_res = stg11_stg12_1_merged1146_1842_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<800, 2048>(result, stg11_stg12_1_merged1146_1842_res);
	hw_uint<16> stg11_stg12_1_merged1146_1843_res = stg11_stg12_1_merged1146_1843_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<816, 2048>(result, stg11_stg12_1_merged1146_1843_res);
	hw_uint<16> stg11_stg12_1_merged1146_1844_res = stg11_stg12_1_merged1146_1844_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<832, 2048>(result, stg11_stg12_1_merged1146_1844_res);
	hw_uint<16> stg11_stg12_1_merged1146_1845_res = stg11_stg12_1_merged1146_1845_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<848, 2048>(result, stg11_stg12_1_merged1146_1845_res);
	hw_uint<16> stg11_stg12_1_merged1146_1846_res = stg11_stg12_1_merged1146_1846_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<864, 2048>(result, stg11_stg12_1_merged1146_1846_res);
	hw_uint<16> stg11_stg12_1_merged1146_1847_res = stg11_stg12_1_merged1146_1847_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<880, 2048>(result, stg11_stg12_1_merged1146_1847_res);
	hw_uint<16> stg11_stg12_1_merged1146_1848_res = stg11_stg12_1_merged1146_1848_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<896, 2048>(result, stg11_stg12_1_merged1146_1848_res);
	hw_uint<16> stg11_stg12_1_merged1146_1849_res = stg11_stg12_1_merged1146_1849_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<912, 2048>(result, stg11_stg12_1_merged1146_1849_res);
	hw_uint<16> stg11_stg12_1_merged1146_1850_res = stg11_stg12_1_merged1146_1850_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<928, 2048>(result, stg11_stg12_1_merged1146_1850_res);
	hw_uint<16> stg11_stg12_1_merged1146_1851_res = stg11_stg12_1_merged1146_1851_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<944, 2048>(result, stg11_stg12_1_merged1146_1851_res);
	hw_uint<16> stg11_stg12_1_merged1146_1852_res = stg11_stg12_1_merged1146_1852_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<960, 2048>(result, stg11_stg12_1_merged1146_1852_res);
	hw_uint<16> stg11_stg12_1_merged1146_1853_res = stg11_stg12_1_merged1146_1853_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<976, 2048>(result, stg11_stg12_1_merged1146_1853_res);
	hw_uint<16> stg11_stg12_1_merged1146_1854_res = stg11_stg12_1_merged1146_1854_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<992, 2048>(result, stg11_stg12_1_merged1146_1854_res);
	hw_uint<16> stg11_stg12_1_merged1146_1855_res = stg11_stg12_1_merged1146_1855_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1008, 2048>(result, stg11_stg12_1_merged1146_1855_res);
	hw_uint<16> stg11_stg12_1_merged1146_1856_res = stg11_stg12_1_merged1146_1856_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1024, 2048>(result, stg11_stg12_1_merged1146_1856_res);
	hw_uint<16> stg11_stg12_1_merged1146_1857_res = stg11_stg12_1_merged1146_1857_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1040, 2048>(result, stg11_stg12_1_merged1146_1857_res);
	hw_uint<16> stg11_stg12_1_merged1146_1858_res = stg11_stg12_1_merged1146_1858_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1056, 2048>(result, stg11_stg12_1_merged1146_1858_res);
	hw_uint<16> stg11_stg12_1_merged1146_1859_res = stg11_stg12_1_merged1146_1859_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1072, 2048>(result, stg11_stg12_1_merged1146_1859_res);
	hw_uint<16> stg11_stg12_1_merged1146_1860_res = stg11_stg12_1_merged1146_1860_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1088, 2048>(result, stg11_stg12_1_merged1146_1860_res);
	hw_uint<16> stg11_stg12_1_merged1146_1861_res = stg11_stg12_1_merged1146_1861_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1104, 2048>(result, stg11_stg12_1_merged1146_1861_res);
	hw_uint<16> stg11_stg12_1_merged1146_1862_res = stg11_stg12_1_merged1146_1862_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1120, 2048>(result, stg11_stg12_1_merged1146_1862_res);
	hw_uint<16> stg11_stg12_1_merged1146_1863_res = stg11_stg12_1_merged1146_1863_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1136, 2048>(result, stg11_stg12_1_merged1146_1863_res);
	hw_uint<16> stg11_stg12_1_merged1146_1864_res = stg11_stg12_1_merged1146_1864_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1152, 2048>(result, stg11_stg12_1_merged1146_1864_res);
	hw_uint<16> stg11_stg12_1_merged1146_1865_res = stg11_stg12_1_merged1146_1865_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1168, 2048>(result, stg11_stg12_1_merged1146_1865_res);
	hw_uint<16> stg11_stg12_1_merged1146_1866_res = stg11_stg12_1_merged1146_1866_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1184, 2048>(result, stg11_stg12_1_merged1146_1866_res);
	hw_uint<16> stg11_stg12_1_merged1146_1867_res = stg11_stg12_1_merged1146_1867_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1200, 2048>(result, stg11_stg12_1_merged1146_1867_res);
	hw_uint<16> stg11_stg12_1_merged1146_1868_res = stg11_stg12_1_merged1146_1868_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1216, 2048>(result, stg11_stg12_1_merged1146_1868_res);
	hw_uint<16> stg11_stg12_1_merged1146_1869_res = stg11_stg12_1_merged1146_1869_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1232, 2048>(result, stg11_stg12_1_merged1146_1869_res);
	hw_uint<16> stg11_stg12_1_merged1146_1870_res = stg11_stg12_1_merged1146_1870_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1248, 2048>(result, stg11_stg12_1_merged1146_1870_res);
	hw_uint<16> stg11_stg12_1_merged1146_1871_res = stg11_stg12_1_merged1146_1871_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1264, 2048>(result, stg11_stg12_1_merged1146_1871_res);
	hw_uint<16> stg11_stg12_1_merged1146_1872_res = stg11_stg12_1_merged1146_1872_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1280, 2048>(result, stg11_stg12_1_merged1146_1872_res);
	hw_uint<16> stg11_stg12_1_merged1146_1873_res = stg11_stg12_1_merged1146_1873_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1296, 2048>(result, stg11_stg12_1_merged1146_1873_res);
	hw_uint<16> stg11_stg12_1_merged1146_1874_res = stg11_stg12_1_merged1146_1874_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1312, 2048>(result, stg11_stg12_1_merged1146_1874_res);
	hw_uint<16> stg11_stg12_1_merged1146_1875_res = stg11_stg12_1_merged1146_1875_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1328, 2048>(result, stg11_stg12_1_merged1146_1875_res);
	hw_uint<16> stg11_stg12_1_merged1146_1876_res = stg11_stg12_1_merged1146_1876_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1344, 2048>(result, stg11_stg12_1_merged1146_1876_res);
	hw_uint<16> stg11_stg12_1_merged1146_1877_res = stg11_stg12_1_merged1146_1877_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1360, 2048>(result, stg11_stg12_1_merged1146_1877_res);
	hw_uint<16> stg11_stg12_1_merged1146_1878_res = stg11_stg12_1_merged1146_1878_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1376, 2048>(result, stg11_stg12_1_merged1146_1878_res);
	hw_uint<16> stg11_stg12_1_merged1146_1879_res = stg11_stg12_1_merged1146_1879_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1392, 2048>(result, stg11_stg12_1_merged1146_1879_res);
	hw_uint<16> stg11_stg12_1_merged1146_1880_res = stg11_stg12_1_merged1146_1880_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1408, 2048>(result, stg11_stg12_1_merged1146_1880_res);
	hw_uint<16> stg11_stg12_1_merged1146_1881_res = stg11_stg12_1_merged1146_1881_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1424, 2048>(result, stg11_stg12_1_merged1146_1881_res);
	hw_uint<16> stg11_stg12_1_merged1146_1882_res = stg11_stg12_1_merged1146_1882_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1440, 2048>(result, stg11_stg12_1_merged1146_1882_res);
	hw_uint<16> stg11_stg12_1_merged1146_1883_res = stg11_stg12_1_merged1146_1883_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1456, 2048>(result, stg11_stg12_1_merged1146_1883_res);
	hw_uint<16> stg11_stg12_1_merged1146_1884_res = stg11_stg12_1_merged1146_1884_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1472, 2048>(result, stg11_stg12_1_merged1146_1884_res);
	hw_uint<16> stg11_stg12_1_merged1146_1885_res = stg11_stg12_1_merged1146_1885_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1488, 2048>(result, stg11_stg12_1_merged1146_1885_res);
	hw_uint<16> stg11_stg12_1_merged1146_1886_res = stg11_stg12_1_merged1146_1886_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1504, 2048>(result, stg11_stg12_1_merged1146_1886_res);
	hw_uint<16> stg11_stg12_1_merged1146_1887_res = stg11_stg12_1_merged1146_1887_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1520, 2048>(result, stg11_stg12_1_merged1146_1887_res);
	hw_uint<16> stg11_stg12_1_merged1146_1888_res = stg11_stg12_1_merged1146_1888_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1536, 2048>(result, stg11_stg12_1_merged1146_1888_res);
	hw_uint<16> stg11_stg12_1_merged1146_1889_res = stg11_stg12_1_merged1146_1889_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1552, 2048>(result, stg11_stg12_1_merged1146_1889_res);
	hw_uint<16> stg11_stg12_1_merged1146_1890_res = stg11_stg12_1_merged1146_1890_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1568, 2048>(result, stg11_stg12_1_merged1146_1890_res);
	hw_uint<16> stg11_stg12_1_merged1146_1891_res = stg11_stg12_1_merged1146_1891_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1584, 2048>(result, stg11_stg12_1_merged1146_1891_res);
	hw_uint<16> stg11_stg12_1_merged1146_1892_res = stg11_stg12_1_merged1146_1892_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1600, 2048>(result, stg11_stg12_1_merged1146_1892_res);
	hw_uint<16> stg11_stg12_1_merged1146_1893_res = stg11_stg12_1_merged1146_1893_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1616, 2048>(result, stg11_stg12_1_merged1146_1893_res);
	hw_uint<16> stg11_stg12_1_merged1146_1894_res = stg11_stg12_1_merged1146_1894_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1632, 2048>(result, stg11_stg12_1_merged1146_1894_res);
	hw_uint<16> stg11_stg12_1_merged1146_1895_res = stg11_stg12_1_merged1146_1895_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1648, 2048>(result, stg11_stg12_1_merged1146_1895_res);
	hw_uint<16> stg11_stg12_1_merged1146_1896_res = stg11_stg12_1_merged1146_1896_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1664, 2048>(result, stg11_stg12_1_merged1146_1896_res);
	hw_uint<16> stg11_stg12_1_merged1146_1897_res = stg11_stg12_1_merged1146_1897_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1680, 2048>(result, stg11_stg12_1_merged1146_1897_res);
	hw_uint<16> stg11_stg12_1_merged1146_1898_res = stg11_stg12_1_merged1146_1898_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1696, 2048>(result, stg11_stg12_1_merged1146_1898_res);
	hw_uint<16> stg11_stg12_1_merged1146_1899_res = stg11_stg12_1_merged1146_1899_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1712, 2048>(result, stg11_stg12_1_merged1146_1899_res);
	hw_uint<16> stg11_stg12_1_merged1146_1900_res = stg11_stg12_1_merged1146_1900_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1728, 2048>(result, stg11_stg12_1_merged1146_1900_res);
	hw_uint<16> stg11_stg12_1_merged1146_1901_res = stg11_stg12_1_merged1146_1901_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1744, 2048>(result, stg11_stg12_1_merged1146_1901_res);
	hw_uint<16> stg11_stg12_1_merged1146_1902_res = stg11_stg12_1_merged1146_1902_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1760, 2048>(result, stg11_stg12_1_merged1146_1902_res);
	hw_uint<16> stg11_stg12_1_merged1146_1903_res = stg11_stg12_1_merged1146_1903_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1776, 2048>(result, stg11_stg12_1_merged1146_1903_res);
	hw_uint<16> stg11_stg12_1_merged1146_1904_res = stg11_stg12_1_merged1146_1904_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1792, 2048>(result, stg11_stg12_1_merged1146_1904_res);
	hw_uint<16> stg11_stg12_1_merged1146_1905_res = stg11_stg12_1_merged1146_1905_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1808, 2048>(result, stg11_stg12_1_merged1146_1905_res);
	hw_uint<16> stg11_stg12_1_merged1146_1906_res = stg11_stg12_1_merged1146_1906_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1824, 2048>(result, stg11_stg12_1_merged1146_1906_res);
	hw_uint<16> stg11_stg12_1_merged1146_1907_res = stg11_stg12_1_merged1146_1907_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1840, 2048>(result, stg11_stg12_1_merged1146_1907_res);
	hw_uint<16> stg11_stg12_1_merged1146_1908_res = stg11_stg12_1_merged1146_1908_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1856, 2048>(result, stg11_stg12_1_merged1146_1908_res);
	hw_uint<16> stg11_stg12_1_merged1146_1909_res = stg11_stg12_1_merged1146_1909_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1872, 2048>(result, stg11_stg12_1_merged1146_1909_res);
	hw_uint<16> stg11_stg12_1_merged1146_1910_res = stg11_stg12_1_merged1146_1910_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1888, 2048>(result, stg11_stg12_1_merged1146_1910_res);
	hw_uint<16> stg11_stg12_1_merged1146_1911_res = stg11_stg12_1_merged1146_1911_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1904, 2048>(result, stg11_stg12_1_merged1146_1911_res);
	hw_uint<16> stg11_stg12_1_merged1146_1912_res = stg11_stg12_1_merged1146_1912_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1920, 2048>(result, stg11_stg12_1_merged1146_1912_res);
	hw_uint<16> stg11_stg12_1_merged1146_1913_res = stg11_stg12_1_merged1146_1913_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1936, 2048>(result, stg11_stg12_1_merged1146_1913_res);
	hw_uint<16> stg11_stg12_1_merged1146_1914_res = stg11_stg12_1_merged1146_1914_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1952, 2048>(result, stg11_stg12_1_merged1146_1914_res);
	hw_uint<16> stg11_stg12_1_merged1146_1915_res = stg11_stg12_1_merged1146_1915_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1968, 2048>(result, stg11_stg12_1_merged1146_1915_res);
	hw_uint<16> stg11_stg12_1_merged1146_1916_res = stg11_stg12_1_merged1146_1916_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1984, 2048>(result, stg11_stg12_1_merged1146_1916_res);
	hw_uint<16> stg11_stg12_1_merged1146_1917_res = stg11_stg12_1_merged1146_1917_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<2000, 2048>(result, stg11_stg12_1_merged1146_1917_res);
	hw_uint<16> stg11_stg12_1_merged1146_1918_res = stg11_stg12_1_merged1146_1918_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<2016, 2048>(result, stg11_stg12_1_merged1146_1918_res);
	hw_uint<16> stg11_stg12_1_merged1146_1919_res = stg11_stg12_1_merged1146_1919_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<2032, 2048>(result, stg11_stg12_1_merged1146_1919_res);
	return result;
}

struct stg12_stg12_1_merged1146_1760_merged_banks_4_cache {
	// RAM Box: {[0, 1952], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 62, 63
	hw_uint<16> f0;
	fifo<hw_uint<16>, 61> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_62() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1761_merged_banks_4_cache {
	// RAM Box: {[1, 1953], [0, 1080]}
	// Capacity: 64
	// # of read delays: 4
  // 0, 1, 62, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1762_merged_banks_4_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1763_merged_banks_4_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1764_merged_banks_4_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1765_merged_banks_4_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1766_merged_banks_4_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1767_merged_banks_4_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1768_merged_banks_4_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1769_merged_banks_4_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1770_merged_banks_4_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1771_merged_banks_4_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1772_merged_banks_4_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1773_merged_banks_4_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1774_merged_banks_4_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1775_merged_banks_4_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1776_merged_banks_4_cache {
	// RAM Box: {[16, 1936], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1777_merged_banks_4_cache {
	// RAM Box: {[17, 1937], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1778_merged_banks_4_cache {
	// RAM Box: {[18, 1938], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1779_merged_banks_4_cache {
	// RAM Box: {[19, 1939], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1780_merged_banks_4_cache {
	// RAM Box: {[20, 1940], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1781_merged_banks_4_cache {
	// RAM Box: {[21, 1941], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1782_merged_banks_4_cache {
	// RAM Box: {[22, 1942], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1783_merged_banks_4_cache {
	// RAM Box: {[23, 1943], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1784_merged_banks_4_cache {
	// RAM Box: {[24, 1944], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1785_merged_banks_4_cache {
	// RAM Box: {[25, 1945], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1786_merged_banks_4_cache {
	// RAM Box: {[26, 1946], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1787_merged_banks_4_cache {
	// RAM Box: {[27, 1947], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1788_merged_banks_4_cache {
	// RAM Box: {[28, 1948], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1789_merged_banks_4_cache {
	// RAM Box: {[29, 1949], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1790_merged_banks_4_cache {
	// RAM Box: {[30, 1950], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged1146_1791_merged_banks_4_cache {
	// RAM Box: {[31, 1951], [0, 1081]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_cache {
  // Reader addrs...
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[1 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[1 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[1 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
    // { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[33 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // # of banks: 32
  stg12_stg12_1_merged1146_1760_merged_banks_4_cache stg12_stg12_1_merged1146_1760_merged_banks_4;
  stg12_stg12_1_merged1146_1761_merged_banks_4_cache stg12_stg12_1_merged1146_1761_merged_banks_4;
  stg12_stg12_1_merged1146_1762_merged_banks_4_cache stg12_stg12_1_merged1146_1762_merged_banks_4;
  stg12_stg12_1_merged1146_1763_merged_banks_4_cache stg12_stg12_1_merged1146_1763_merged_banks_4;
  stg12_stg12_1_merged1146_1764_merged_banks_4_cache stg12_stg12_1_merged1146_1764_merged_banks_4;
  stg12_stg12_1_merged1146_1765_merged_banks_4_cache stg12_stg12_1_merged1146_1765_merged_banks_4;
  stg12_stg12_1_merged1146_1766_merged_banks_4_cache stg12_stg12_1_merged1146_1766_merged_banks_4;
  stg12_stg12_1_merged1146_1767_merged_banks_4_cache stg12_stg12_1_merged1146_1767_merged_banks_4;
  stg12_stg12_1_merged1146_1768_merged_banks_4_cache stg12_stg12_1_merged1146_1768_merged_banks_4;
  stg12_stg12_1_merged1146_1769_merged_banks_4_cache stg12_stg12_1_merged1146_1769_merged_banks_4;
  stg12_stg12_1_merged1146_1770_merged_banks_4_cache stg12_stg12_1_merged1146_1770_merged_banks_4;
  stg12_stg12_1_merged1146_1771_merged_banks_4_cache stg12_stg12_1_merged1146_1771_merged_banks_4;
  stg12_stg12_1_merged1146_1772_merged_banks_4_cache stg12_stg12_1_merged1146_1772_merged_banks_4;
  stg12_stg12_1_merged1146_1773_merged_banks_4_cache stg12_stg12_1_merged1146_1773_merged_banks_4;
  stg12_stg12_1_merged1146_1774_merged_banks_4_cache stg12_stg12_1_merged1146_1774_merged_banks_4;
  stg12_stg12_1_merged1146_1775_merged_banks_4_cache stg12_stg12_1_merged1146_1775_merged_banks_4;
  stg12_stg12_1_merged1146_1776_merged_banks_4_cache stg12_stg12_1_merged1146_1776_merged_banks_4;
  stg12_stg12_1_merged1146_1777_merged_banks_4_cache stg12_stg12_1_merged1146_1777_merged_banks_4;
  stg12_stg12_1_merged1146_1778_merged_banks_4_cache stg12_stg12_1_merged1146_1778_merged_banks_4;
  stg12_stg12_1_merged1146_1779_merged_banks_4_cache stg12_stg12_1_merged1146_1779_merged_banks_4;
  stg12_stg12_1_merged1146_1780_merged_banks_4_cache stg12_stg12_1_merged1146_1780_merged_banks_4;
  stg12_stg12_1_merged1146_1781_merged_banks_4_cache stg12_stg12_1_merged1146_1781_merged_banks_4;
  stg12_stg12_1_merged1146_1782_merged_banks_4_cache stg12_stg12_1_merged1146_1782_merged_banks_4;
  stg12_stg12_1_merged1146_1783_merged_banks_4_cache stg12_stg12_1_merged1146_1783_merged_banks_4;
  stg12_stg12_1_merged1146_1784_merged_banks_4_cache stg12_stg12_1_merged1146_1784_merged_banks_4;
  stg12_stg12_1_merged1146_1785_merged_banks_4_cache stg12_stg12_1_merged1146_1785_merged_banks_4;
  stg12_stg12_1_merged1146_1786_merged_banks_4_cache stg12_stg12_1_merged1146_1786_merged_banks_4;
  stg12_stg12_1_merged1146_1787_merged_banks_4_cache stg12_stg12_1_merged1146_1787_merged_banks_4;
  stg12_stg12_1_merged1146_1788_merged_banks_4_cache stg12_stg12_1_merged1146_1788_merged_banks_4;
  stg12_stg12_1_merged1146_1789_merged_banks_4_cache stg12_stg12_1_merged1146_1789_merged_banks_4;
  stg12_stg12_1_merged1146_1790_merged_banks_4_cache stg12_stg12_1_merged1146_1790_merged_banks_4;
  stg12_stg12_1_merged1146_1791_merged_banks_4_cache stg12_stg12_1_merged1146_1791_merged_banks_4;
};



inline void stg12_stg12_1_merged1146_1760_write(hw_uint<16>& stg12_stg12_1_merged1146_1760, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1760_merged_banks_4.push(stg12_stg12_1_merged1146_1760);
}

inline void stg12_stg12_1_merged1146_1761_write(hw_uint<16>& stg12_stg12_1_merged1146_1761, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1761_merged_banks_4.push(stg12_stg12_1_merged1146_1761);
}

inline void stg12_stg12_1_merged1146_1762_write(hw_uint<16>& stg12_stg12_1_merged1146_1762, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1762_merged_banks_4.push(stg12_stg12_1_merged1146_1762);
}

inline void stg12_stg12_1_merged1146_1763_write(hw_uint<16>& stg12_stg12_1_merged1146_1763, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1763_merged_banks_4.push(stg12_stg12_1_merged1146_1763);
}

inline void stg12_stg12_1_merged1146_1764_write(hw_uint<16>& stg12_stg12_1_merged1146_1764, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1764_merged_banks_4.push(stg12_stg12_1_merged1146_1764);
}

inline void stg12_stg12_1_merged1146_1765_write(hw_uint<16>& stg12_stg12_1_merged1146_1765, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1765_merged_banks_4.push(stg12_stg12_1_merged1146_1765);
}

inline void stg12_stg12_1_merged1146_1766_write(hw_uint<16>& stg12_stg12_1_merged1146_1766, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1766_merged_banks_4.push(stg12_stg12_1_merged1146_1766);
}

inline void stg12_stg12_1_merged1146_1767_write(hw_uint<16>& stg12_stg12_1_merged1146_1767, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1767_merged_banks_4.push(stg12_stg12_1_merged1146_1767);
}

inline void stg12_stg12_1_merged1146_1768_write(hw_uint<16>& stg12_stg12_1_merged1146_1768, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1768_merged_banks_4.push(stg12_stg12_1_merged1146_1768);
}

inline void stg12_stg12_1_merged1146_1769_write(hw_uint<16>& stg12_stg12_1_merged1146_1769, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1769_merged_banks_4.push(stg12_stg12_1_merged1146_1769);
}

inline void stg12_stg12_1_merged1146_1770_write(hw_uint<16>& stg12_stg12_1_merged1146_1770, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1770_merged_banks_4.push(stg12_stg12_1_merged1146_1770);
}

inline void stg12_stg12_1_merged1146_1771_write(hw_uint<16>& stg12_stg12_1_merged1146_1771, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1771_merged_banks_4.push(stg12_stg12_1_merged1146_1771);
}

inline void stg12_stg12_1_merged1146_1772_write(hw_uint<16>& stg12_stg12_1_merged1146_1772, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1772_merged_banks_4.push(stg12_stg12_1_merged1146_1772);
}

inline void stg12_stg12_1_merged1146_1773_write(hw_uint<16>& stg12_stg12_1_merged1146_1773, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1773_merged_banks_4.push(stg12_stg12_1_merged1146_1773);
}

inline void stg12_stg12_1_merged1146_1774_write(hw_uint<16>& stg12_stg12_1_merged1146_1774, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1774_merged_banks_4.push(stg12_stg12_1_merged1146_1774);
}

inline void stg12_stg12_1_merged1146_1775_write(hw_uint<16>& stg12_stg12_1_merged1146_1775, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1775_merged_banks_4.push(stg12_stg12_1_merged1146_1775);
}

inline void stg12_stg12_1_merged1146_1776_write(hw_uint<16>& stg12_stg12_1_merged1146_1776, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1776_merged_banks_4.push(stg12_stg12_1_merged1146_1776);
}

inline void stg12_stg12_1_merged1146_1777_write(hw_uint<16>& stg12_stg12_1_merged1146_1777, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1777_merged_banks_4.push(stg12_stg12_1_merged1146_1777);
}

inline void stg12_stg12_1_merged1146_1778_write(hw_uint<16>& stg12_stg12_1_merged1146_1778, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1778_merged_banks_4.push(stg12_stg12_1_merged1146_1778);
}

inline void stg12_stg12_1_merged1146_1779_write(hw_uint<16>& stg12_stg12_1_merged1146_1779, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1779_merged_banks_4.push(stg12_stg12_1_merged1146_1779);
}

inline void stg12_stg12_1_merged1146_1780_write(hw_uint<16>& stg12_stg12_1_merged1146_1780, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1780_merged_banks_4.push(stg12_stg12_1_merged1146_1780);
}

inline void stg12_stg12_1_merged1146_1781_write(hw_uint<16>& stg12_stg12_1_merged1146_1781, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1781_merged_banks_4.push(stg12_stg12_1_merged1146_1781);
}

inline void stg12_stg12_1_merged1146_1782_write(hw_uint<16>& stg12_stg12_1_merged1146_1782, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1782_merged_banks_4.push(stg12_stg12_1_merged1146_1782);
}

inline void stg12_stg12_1_merged1146_1783_write(hw_uint<16>& stg12_stg12_1_merged1146_1783, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1783_merged_banks_4.push(stg12_stg12_1_merged1146_1783);
}

inline void stg12_stg12_1_merged1146_1784_write(hw_uint<16>& stg12_stg12_1_merged1146_1784, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1784_merged_banks_4.push(stg12_stg12_1_merged1146_1784);
}

inline void stg12_stg12_1_merged1146_1785_write(hw_uint<16>& stg12_stg12_1_merged1146_1785, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1785_merged_banks_4.push(stg12_stg12_1_merged1146_1785);
}

inline void stg12_stg12_1_merged1146_1786_write(hw_uint<16>& stg12_stg12_1_merged1146_1786, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1786_merged_banks_4.push(stg12_stg12_1_merged1146_1786);
}

inline void stg12_stg12_1_merged1146_1787_write(hw_uint<16>& stg12_stg12_1_merged1146_1787, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1787_merged_banks_4.push(stg12_stg12_1_merged1146_1787);
}

inline void stg12_stg12_1_merged1146_1788_write(hw_uint<16>& stg12_stg12_1_merged1146_1788, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1788_merged_banks_4.push(stg12_stg12_1_merged1146_1788);
}

inline void stg12_stg12_1_merged1146_1789_write(hw_uint<16>& stg12_stg12_1_merged1146_1789, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1789_merged_banks_4.push(stg12_stg12_1_merged1146_1789);
}

inline void stg12_stg12_1_merged1146_1790_write(hw_uint<16>& stg12_stg12_1_merged1146_1790, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1790_merged_banks_4.push(stg12_stg12_1_merged1146_1790);
}

inline void stg12_stg12_1_merged1146_1791_write(hw_uint<16>& stg12_stg12_1_merged1146_1791, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1146_1791_merged_banks_4.push(stg12_stg12_1_merged1146_1791);
}

inline hw_uint<16> stg12_stg13_1_merged1149_1632_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1632 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1760 = stg12.stg12_stg12_1_merged1146_1760_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1760;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1633_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1633 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[1 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1761 = stg12.stg12_stg12_1_merged1146_1761_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1761;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1634_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1634 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[1 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1761 = stg12.stg12_stg12_1_merged1146_1761_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1761;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1635_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1635 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1762 = stg12.stg12_stg12_1_merged1146_1762_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1762;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1636_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1636 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[1 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1761 = stg12.stg12_stg12_1_merged1146_1761_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1761;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1637_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1637 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1762 = stg12.stg12_stg12_1_merged1146_1762_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1762;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1638_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1638 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1762 = stg12.stg12_stg12_1_merged1146_1762_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1762;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1639_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1639 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1763 = stg12.stg12_stg12_1_merged1146_1763_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1763;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1640_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1640 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[2 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1762 = stg12.stg12_stg12_1_merged1146_1762_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1762;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1641_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1641 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1763 = stg12.stg12_stg12_1_merged1146_1763_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1763;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1642_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1642 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1763 = stg12.stg12_stg12_1_merged1146_1763_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1763;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1643_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1643 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1764 = stg12.stg12_stg12_1_merged1146_1764_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1764;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1644_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1644 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[3 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1763 = stg12.stg12_stg12_1_merged1146_1763_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1763;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1645_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1645 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1764 = stg12.stg12_stg12_1_merged1146_1764_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1764;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1646_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1646 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1764 = stg12.stg12_stg12_1_merged1146_1764_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1764;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1647_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1647 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1765 = stg12.stg12_stg12_1_merged1146_1765_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1765;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1648_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1648 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[4 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1764 = stg12.stg12_stg12_1_merged1146_1764_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1764;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1649_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1649 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1765 = stg12.stg12_stg12_1_merged1146_1765_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1765;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1650_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1650 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1765 = stg12.stg12_stg12_1_merged1146_1765_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1765;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1651_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1651 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1766 = stg12.stg12_stg12_1_merged1146_1766_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1766;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1652_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1652 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[5 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1765 = stg12.stg12_stg12_1_merged1146_1765_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1765;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1653_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1653 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1766 = stg12.stg12_stg12_1_merged1146_1766_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1766;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1654_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1654 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1766 = stg12.stg12_stg12_1_merged1146_1766_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1766;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1655_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1655 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1767 = stg12.stg12_stg12_1_merged1146_1767_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1767;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1656_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1656 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[6 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1766 = stg12.stg12_stg12_1_merged1146_1766_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1766;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1657_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1657 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1767 = stg12.stg12_stg12_1_merged1146_1767_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1767;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1658_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1658 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1767 = stg12.stg12_stg12_1_merged1146_1767_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1767;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1659_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1659 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1768 = stg12.stg12_stg12_1_merged1146_1768_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1768;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1660_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1660 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[7 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1767 = stg12.stg12_stg12_1_merged1146_1767_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1767;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1661_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1661 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1768 = stg12.stg12_stg12_1_merged1146_1768_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1768;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1662_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1662 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1768 = stg12.stg12_stg12_1_merged1146_1768_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1768;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1663_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1663 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1769 = stg12.stg12_stg12_1_merged1146_1769_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1769;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1664_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1664 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[8 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1768 = stg12.stg12_stg12_1_merged1146_1768_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1768;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1665_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1665 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1769 = stg12.stg12_stg12_1_merged1146_1769_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1769;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1666_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1666 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1769 = stg12.stg12_stg12_1_merged1146_1769_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1769;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1667_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1667 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1770 = stg12.stg12_stg12_1_merged1146_1770_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1770;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1668_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1668 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[9 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1769 = stg12.stg12_stg12_1_merged1146_1769_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1769;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1669_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1669 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1770 = stg12.stg12_stg12_1_merged1146_1770_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1770;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1670_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1670 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1770 = stg12.stg12_stg12_1_merged1146_1770_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1770;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1671_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1671 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1771 = stg12.stg12_stg12_1_merged1146_1771_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1771;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1672_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1672 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[10 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1770 = stg12.stg12_stg12_1_merged1146_1770_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1770;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1673_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1673 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1771 = stg12.stg12_stg12_1_merged1146_1771_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1771;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1674_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1674 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1771 = stg12.stg12_stg12_1_merged1146_1771_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1771;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1675_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1675 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1772 = stg12.stg12_stg12_1_merged1146_1772_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1772;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1676_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1676 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[11 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1771 = stg12.stg12_stg12_1_merged1146_1771_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1771;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1677_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1677 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1772 = stg12.stg12_stg12_1_merged1146_1772_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1772;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1678_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1678 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1772 = stg12.stg12_stg12_1_merged1146_1772_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1772;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1679_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1679 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1773 = stg12.stg12_stg12_1_merged1146_1773_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1773;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1680_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1680 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[12 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1772 = stg12.stg12_stg12_1_merged1146_1772_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1772;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1681_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1681 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1773 = stg12.stg12_stg12_1_merged1146_1773_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1773;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1682_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1682 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1773 = stg12.stg12_stg12_1_merged1146_1773_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1773;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1683_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1683 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1774 = stg12.stg12_stg12_1_merged1146_1774_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1774;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1684_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1684 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[13 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1773 = stg12.stg12_stg12_1_merged1146_1773_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1773;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1685_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1685 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1774 = stg12.stg12_stg12_1_merged1146_1774_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1774;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1686_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1686 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1774 = stg12.stg12_stg12_1_merged1146_1774_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1774;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1687_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1687 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1775 = stg12.stg12_stg12_1_merged1146_1775_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1775;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1688_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1688 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[14 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1774 = stg12.stg12_stg12_1_merged1146_1774_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1774;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1689_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1689 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1775 = stg12.stg12_stg12_1_merged1146_1775_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1775;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1690_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1690 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1775 = stg12.stg12_stg12_1_merged1146_1775_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1775;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1691_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1691 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1776 = stg12.stg12_stg12_1_merged1146_1776_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1776;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1692_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1692 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[15 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1775 = stg12.stg12_stg12_1_merged1146_1775_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1775;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1693_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1693 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1776 = stg12.stg12_stg12_1_merged1146_1776_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1776;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1694_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1694 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1776 = stg12.stg12_stg12_1_merged1146_1776_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1776;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1695_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1695 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1777 = stg12.stg12_stg12_1_merged1146_1777_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1777;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1696_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1696 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[16 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1776 = stg12.stg12_stg12_1_merged1146_1776_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1776;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1697_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1697 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1777 = stg12.stg12_stg12_1_merged1146_1777_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1777;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1698_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1698 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1777 = stg12.stg12_stg12_1_merged1146_1777_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1777;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1699_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1699 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1778 = stg12.stg12_stg12_1_merged1146_1778_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1778;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1700_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1700 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[17 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1777 = stg12.stg12_stg12_1_merged1146_1777_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1777;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1701_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1701 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1778 = stg12.stg12_stg12_1_merged1146_1778_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1778;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1702_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1702 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1778 = stg12.stg12_stg12_1_merged1146_1778_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1778;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1703_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1703 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1779 = stg12.stg12_stg12_1_merged1146_1779_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1779;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1704_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1704 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[18 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1778 = stg12.stg12_stg12_1_merged1146_1778_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1778;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1705_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1705 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1779 = stg12.stg12_stg12_1_merged1146_1779_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1779;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1706_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1706 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1779 = stg12.stg12_stg12_1_merged1146_1779_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1779;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1707_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1707 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1780 = stg12.stg12_stg12_1_merged1146_1780_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1780;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1708_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1708 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[19 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1779 = stg12.stg12_stg12_1_merged1146_1779_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1779;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1709_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1709 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1780 = stg12.stg12_stg12_1_merged1146_1780_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1780;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1710_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1710 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1780 = stg12.stg12_stg12_1_merged1146_1780_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1780;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1711_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1711 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1781 = stg12.stg12_stg12_1_merged1146_1781_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1781;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1712_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1712 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[20 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1780 = stg12.stg12_stg12_1_merged1146_1780_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1780;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1713_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1713 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1781 = stg12.stg12_stg12_1_merged1146_1781_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1781;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1714_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1714 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1781 = stg12.stg12_stg12_1_merged1146_1781_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1781;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1715_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1715 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1782 = stg12.stg12_stg12_1_merged1146_1782_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1782;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1716_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1716 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[21 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1781 = stg12.stg12_stg12_1_merged1146_1781_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1781;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1717_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1717 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1782 = stg12.stg12_stg12_1_merged1146_1782_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1782;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1718_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1718 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1782 = stg12.stg12_stg12_1_merged1146_1782_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1782;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1719_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1719 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1783 = stg12.stg12_stg12_1_merged1146_1783_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1783;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1720_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1720 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[22 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1782 = stg12.stg12_stg12_1_merged1146_1782_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1782;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1721_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1721 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1783 = stg12.stg12_stg12_1_merged1146_1783_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1783;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1722_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1722 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1783 = stg12.stg12_stg12_1_merged1146_1783_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1783;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1723_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1723 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1784 = stg12.stg12_stg12_1_merged1146_1784_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1784;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1724_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1724 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[23 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1783 = stg12.stg12_stg12_1_merged1146_1783_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1783;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1725_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1725 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1784 = stg12.stg12_stg12_1_merged1146_1784_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1784;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1726_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1726 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1784 = stg12.stg12_stg12_1_merged1146_1784_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1784;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1727_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1727 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1785 = stg12.stg12_stg12_1_merged1146_1785_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1785;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1728_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1728 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[24 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1784 = stg12.stg12_stg12_1_merged1146_1784_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1784;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1729_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1729 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1785 = stg12.stg12_stg12_1_merged1146_1785_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1785;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1730_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1730 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1785 = stg12.stg12_stg12_1_merged1146_1785_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1785;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1731_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1731 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1786 = stg12.stg12_stg12_1_merged1146_1786_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1786;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1732_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1732 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[25 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1785 = stg12.stg12_stg12_1_merged1146_1785_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1785;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1733_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1733 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1786 = stg12.stg12_stg12_1_merged1146_1786_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1786;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1734_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1734 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1786 = stg12.stg12_stg12_1_merged1146_1786_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1786;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1735_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1735 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1787 = stg12.stg12_stg12_1_merged1146_1787_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1787;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1736_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1736 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[26 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1786 = stg12.stg12_stg12_1_merged1146_1786_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1786;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1737_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1737 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1787 = stg12.stg12_stg12_1_merged1146_1787_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1787;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1738_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1738 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1787 = stg12.stg12_stg12_1_merged1146_1787_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1787;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1739_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1739 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1788 = stg12.stg12_stg12_1_merged1146_1788_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1788;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1740_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1740 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[27 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1787 = stg12.stg12_stg12_1_merged1146_1787_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1787;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1741_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1741 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1788 = stg12.stg12_stg12_1_merged1146_1788_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1788;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1742_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1742 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1788 = stg12.stg12_stg12_1_merged1146_1788_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1788;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1743_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1743 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1789 = stg12.stg12_stg12_1_merged1146_1789_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1789;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1744_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1744 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[28 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1788 = stg12.stg12_stg12_1_merged1146_1788_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1788;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1745_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1745 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1789 = stg12.stg12_stg12_1_merged1146_1789_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1789;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1746_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1746 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1789 = stg12.stg12_stg12_1_merged1146_1789_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1789;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1747_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1747 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1790 = stg12.stg12_stg12_1_merged1146_1790_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1790;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1748_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1748 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[29 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1789 = stg12.stg12_stg12_1_merged1146_1789_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1789;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1749_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1749 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1790 = stg12.stg12_stg12_1_merged1146_1790_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1790;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1750_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1750 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1790 = stg12.stg12_stg12_1_merged1146_1790_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1790;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1751_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1751 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1791 = stg12.stg12_stg12_1_merged1146_1791_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1791;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1752_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1752 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[30 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1790 = stg12.stg12_stg12_1_merged1146_1790_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1790;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1753_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1753 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1791 = stg12.stg12_stg12_1_merged1146_1791_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1791;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1754_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1754 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1791 = stg12.stg12_stg12_1_merged1146_1791_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged1146_1791;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1755_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1755 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1760 = stg12.stg12_stg12_1_merged1146_1760_merged_banks_4.peek_62();
  return value_stg12_stg12_1_merged1146_1760;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1756_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1756 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[31 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1791 = stg12.stg12_stg12_1_merged1146_1791_merged_banks_4.peek_63();
  return value_stg12_stg12_1_merged1146_1791;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1757_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1757 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1760 = stg12.stg12_stg12_1_merged1146_1760_merged_banks_4.peek_62();
  return value_stg12_stg12_1_merged1146_1760;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1758_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1758 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[32 + 32stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1760 = stg12.stg12_stg12_1_merged1146_1760_merged_banks_4.peek_0();
  return value_stg12_stg12_1_merged1146_1760;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged1149_1759_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged1149_1759 read pattern: { stg13_1_merged1149[root = 0, stg13_0, stg13_1] -> stg12[33 + 32stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 60 }
  // Read schedule : { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  // Write schedule: { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
  auto value_stg12_stg12_1_merged1146_1761 = stg12.stg12_stg12_1_merged1146_1761_merged_banks_4.peek_62();
  return value_stg12_stg12_1_merged1146_1761;
  return 0;
}

// # of bundles = 2
// stg12_1_merged1146_write
//	stg12_stg12_1_merged1146_1760
//	stg12_stg12_1_merged1146_1761
//	stg12_stg12_1_merged1146_1762
//	stg12_stg12_1_merged1146_1763
//	stg12_stg12_1_merged1146_1764
//	stg12_stg12_1_merged1146_1765
//	stg12_stg12_1_merged1146_1766
//	stg12_stg12_1_merged1146_1767
//	stg12_stg12_1_merged1146_1768
//	stg12_stg12_1_merged1146_1769
//	stg12_stg12_1_merged1146_1770
//	stg12_stg12_1_merged1146_1771
//	stg12_stg12_1_merged1146_1772
//	stg12_stg12_1_merged1146_1773
//	stg12_stg12_1_merged1146_1774
//	stg12_stg12_1_merged1146_1775
//	stg12_stg12_1_merged1146_1776
//	stg12_stg12_1_merged1146_1777
//	stg12_stg12_1_merged1146_1778
//	stg12_stg12_1_merged1146_1779
//	stg12_stg12_1_merged1146_1780
//	stg12_stg12_1_merged1146_1781
//	stg12_stg12_1_merged1146_1782
//	stg12_stg12_1_merged1146_1783
//	stg12_stg12_1_merged1146_1784
//	stg12_stg12_1_merged1146_1785
//	stg12_stg12_1_merged1146_1786
//	stg12_stg12_1_merged1146_1787
//	stg12_stg12_1_merged1146_1788
//	stg12_stg12_1_merged1146_1789
//	stg12_stg12_1_merged1146_1790
//	stg12_stg12_1_merged1146_1791
inline void stg12_stg12_1_merged1146_write_bundle_write(hw_uint<512>& stg12_1_merged1146_write, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
	hw_uint<16> stg12_stg12_1_merged1146_1760_res = stg12_1_merged1146_write.extract<0, 15>();
	stg12_stg12_1_merged1146_1760_write(stg12_stg12_1_merged1146_1760_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1761_res = stg12_1_merged1146_write.extract<16, 31>();
	stg12_stg12_1_merged1146_1761_write(stg12_stg12_1_merged1146_1761_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1762_res = stg12_1_merged1146_write.extract<32, 47>();
	stg12_stg12_1_merged1146_1762_write(stg12_stg12_1_merged1146_1762_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1763_res = stg12_1_merged1146_write.extract<48, 63>();
	stg12_stg12_1_merged1146_1763_write(stg12_stg12_1_merged1146_1763_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1764_res = stg12_1_merged1146_write.extract<64, 79>();
	stg12_stg12_1_merged1146_1764_write(stg12_stg12_1_merged1146_1764_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1765_res = stg12_1_merged1146_write.extract<80, 95>();
	stg12_stg12_1_merged1146_1765_write(stg12_stg12_1_merged1146_1765_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1766_res = stg12_1_merged1146_write.extract<96, 111>();
	stg12_stg12_1_merged1146_1766_write(stg12_stg12_1_merged1146_1766_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1767_res = stg12_1_merged1146_write.extract<112, 127>();
	stg12_stg12_1_merged1146_1767_write(stg12_stg12_1_merged1146_1767_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1768_res = stg12_1_merged1146_write.extract<128, 143>();
	stg12_stg12_1_merged1146_1768_write(stg12_stg12_1_merged1146_1768_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1769_res = stg12_1_merged1146_write.extract<144, 159>();
	stg12_stg12_1_merged1146_1769_write(stg12_stg12_1_merged1146_1769_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1770_res = stg12_1_merged1146_write.extract<160, 175>();
	stg12_stg12_1_merged1146_1770_write(stg12_stg12_1_merged1146_1770_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1771_res = stg12_1_merged1146_write.extract<176, 191>();
	stg12_stg12_1_merged1146_1771_write(stg12_stg12_1_merged1146_1771_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1772_res = stg12_1_merged1146_write.extract<192, 207>();
	stg12_stg12_1_merged1146_1772_write(stg12_stg12_1_merged1146_1772_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1773_res = stg12_1_merged1146_write.extract<208, 223>();
	stg12_stg12_1_merged1146_1773_write(stg12_stg12_1_merged1146_1773_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1774_res = stg12_1_merged1146_write.extract<224, 239>();
	stg12_stg12_1_merged1146_1774_write(stg12_stg12_1_merged1146_1774_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1775_res = stg12_1_merged1146_write.extract<240, 255>();
	stg12_stg12_1_merged1146_1775_write(stg12_stg12_1_merged1146_1775_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1776_res = stg12_1_merged1146_write.extract<256, 271>();
	stg12_stg12_1_merged1146_1776_write(stg12_stg12_1_merged1146_1776_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1777_res = stg12_1_merged1146_write.extract<272, 287>();
	stg12_stg12_1_merged1146_1777_write(stg12_stg12_1_merged1146_1777_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1778_res = stg12_1_merged1146_write.extract<288, 303>();
	stg12_stg12_1_merged1146_1778_write(stg12_stg12_1_merged1146_1778_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1779_res = stg12_1_merged1146_write.extract<304, 319>();
	stg12_stg12_1_merged1146_1779_write(stg12_stg12_1_merged1146_1779_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1780_res = stg12_1_merged1146_write.extract<320, 335>();
	stg12_stg12_1_merged1146_1780_write(stg12_stg12_1_merged1146_1780_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1781_res = stg12_1_merged1146_write.extract<336, 351>();
	stg12_stg12_1_merged1146_1781_write(stg12_stg12_1_merged1146_1781_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1782_res = stg12_1_merged1146_write.extract<352, 367>();
	stg12_stg12_1_merged1146_1782_write(stg12_stg12_1_merged1146_1782_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1783_res = stg12_1_merged1146_write.extract<368, 383>();
	stg12_stg12_1_merged1146_1783_write(stg12_stg12_1_merged1146_1783_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1784_res = stg12_1_merged1146_write.extract<384, 399>();
	stg12_stg12_1_merged1146_1784_write(stg12_stg12_1_merged1146_1784_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1785_res = stg12_1_merged1146_write.extract<400, 415>();
	stg12_stg12_1_merged1146_1785_write(stg12_stg12_1_merged1146_1785_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1786_res = stg12_1_merged1146_write.extract<416, 431>();
	stg12_stg12_1_merged1146_1786_write(stg12_stg12_1_merged1146_1786_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1787_res = stg12_1_merged1146_write.extract<432, 447>();
	stg12_stg12_1_merged1146_1787_write(stg12_stg12_1_merged1146_1787_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1788_res = stg12_1_merged1146_write.extract<448, 463>();
	stg12_stg12_1_merged1146_1788_write(stg12_stg12_1_merged1146_1788_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1789_res = stg12_1_merged1146_write.extract<464, 479>();
	stg12_stg12_1_merged1146_1789_write(stg12_stg12_1_merged1146_1789_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1790_res = stg12_1_merged1146_write.extract<480, 495>();
	stg12_stg12_1_merged1146_1790_write(stg12_stg12_1_merged1146_1790_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1146_1791_res = stg12_1_merged1146_write.extract<496, 511>();
	stg12_stg12_1_merged1146_1791_write(stg12_stg12_1_merged1146_1791_res, stg12, root, stg12_0, stg12_1, dynamic_address);
}

// stg13_1_merged1149_read
//	stg12_stg13_1_merged1149_1632
//	stg12_stg13_1_merged1149_1633
//	stg12_stg13_1_merged1149_1634
//	stg12_stg13_1_merged1149_1635
//	stg12_stg13_1_merged1149_1636
//	stg12_stg13_1_merged1149_1637
//	stg12_stg13_1_merged1149_1638
//	stg12_stg13_1_merged1149_1639
//	stg12_stg13_1_merged1149_1640
//	stg12_stg13_1_merged1149_1641
//	stg12_stg13_1_merged1149_1642
//	stg12_stg13_1_merged1149_1643
//	stg12_stg13_1_merged1149_1644
//	stg12_stg13_1_merged1149_1645
//	stg12_stg13_1_merged1149_1646
//	stg12_stg13_1_merged1149_1647
//	stg12_stg13_1_merged1149_1648
//	stg12_stg13_1_merged1149_1649
//	stg12_stg13_1_merged1149_1650
//	stg12_stg13_1_merged1149_1651
//	stg12_stg13_1_merged1149_1652
//	stg12_stg13_1_merged1149_1653
//	stg12_stg13_1_merged1149_1654
//	stg12_stg13_1_merged1149_1655
//	stg12_stg13_1_merged1149_1656
//	stg12_stg13_1_merged1149_1657
//	stg12_stg13_1_merged1149_1658
//	stg12_stg13_1_merged1149_1659
//	stg12_stg13_1_merged1149_1660
//	stg12_stg13_1_merged1149_1661
//	stg12_stg13_1_merged1149_1662
//	stg12_stg13_1_merged1149_1663
//	stg12_stg13_1_merged1149_1664
//	stg12_stg13_1_merged1149_1665
//	stg12_stg13_1_merged1149_1666
//	stg12_stg13_1_merged1149_1667
//	stg12_stg13_1_merged1149_1668
//	stg12_stg13_1_merged1149_1669
//	stg12_stg13_1_merged1149_1670
//	stg12_stg13_1_merged1149_1671
//	stg12_stg13_1_merged1149_1672
//	stg12_stg13_1_merged1149_1673
//	stg12_stg13_1_merged1149_1674
//	stg12_stg13_1_merged1149_1675
//	stg12_stg13_1_merged1149_1676
//	stg12_stg13_1_merged1149_1677
//	stg12_stg13_1_merged1149_1678
//	stg12_stg13_1_merged1149_1679
//	stg12_stg13_1_merged1149_1680
//	stg12_stg13_1_merged1149_1681
//	stg12_stg13_1_merged1149_1682
//	stg12_stg13_1_merged1149_1683
//	stg12_stg13_1_merged1149_1684
//	stg12_stg13_1_merged1149_1685
//	stg12_stg13_1_merged1149_1686
//	stg12_stg13_1_merged1149_1687
//	stg12_stg13_1_merged1149_1688
//	stg12_stg13_1_merged1149_1689
//	stg12_stg13_1_merged1149_1690
//	stg12_stg13_1_merged1149_1691
//	stg12_stg13_1_merged1149_1692
//	stg12_stg13_1_merged1149_1693
//	stg12_stg13_1_merged1149_1694
//	stg12_stg13_1_merged1149_1695
//	stg12_stg13_1_merged1149_1696
//	stg12_stg13_1_merged1149_1697
//	stg12_stg13_1_merged1149_1698
//	stg12_stg13_1_merged1149_1699
//	stg12_stg13_1_merged1149_1700
//	stg12_stg13_1_merged1149_1701
//	stg12_stg13_1_merged1149_1702
//	stg12_stg13_1_merged1149_1703
//	stg12_stg13_1_merged1149_1704
//	stg12_stg13_1_merged1149_1705
//	stg12_stg13_1_merged1149_1706
//	stg12_stg13_1_merged1149_1707
//	stg12_stg13_1_merged1149_1708
//	stg12_stg13_1_merged1149_1709
//	stg12_stg13_1_merged1149_1710
//	stg12_stg13_1_merged1149_1711
//	stg12_stg13_1_merged1149_1712
//	stg12_stg13_1_merged1149_1713
//	stg12_stg13_1_merged1149_1714
//	stg12_stg13_1_merged1149_1715
//	stg12_stg13_1_merged1149_1716
//	stg12_stg13_1_merged1149_1717
//	stg12_stg13_1_merged1149_1718
//	stg12_stg13_1_merged1149_1719
//	stg12_stg13_1_merged1149_1720
//	stg12_stg13_1_merged1149_1721
//	stg12_stg13_1_merged1149_1722
//	stg12_stg13_1_merged1149_1723
//	stg12_stg13_1_merged1149_1724
//	stg12_stg13_1_merged1149_1725
//	stg12_stg13_1_merged1149_1726
//	stg12_stg13_1_merged1149_1727
//	stg12_stg13_1_merged1149_1728
//	stg12_stg13_1_merged1149_1729
//	stg12_stg13_1_merged1149_1730
//	stg12_stg13_1_merged1149_1731
//	stg12_stg13_1_merged1149_1732
//	stg12_stg13_1_merged1149_1733
//	stg12_stg13_1_merged1149_1734
//	stg12_stg13_1_merged1149_1735
//	stg12_stg13_1_merged1149_1736
//	stg12_stg13_1_merged1149_1737
//	stg12_stg13_1_merged1149_1738
//	stg12_stg13_1_merged1149_1739
//	stg12_stg13_1_merged1149_1740
//	stg12_stg13_1_merged1149_1741
//	stg12_stg13_1_merged1149_1742
//	stg12_stg13_1_merged1149_1743
//	stg12_stg13_1_merged1149_1744
//	stg12_stg13_1_merged1149_1745
//	stg12_stg13_1_merged1149_1746
//	stg12_stg13_1_merged1149_1747
//	stg12_stg13_1_merged1149_1748
//	stg12_stg13_1_merged1149_1749
//	stg12_stg13_1_merged1149_1750
//	stg12_stg13_1_merged1149_1751
//	stg12_stg13_1_merged1149_1752
//	stg12_stg13_1_merged1149_1753
//	stg12_stg13_1_merged1149_1754
//	stg12_stg13_1_merged1149_1755
//	stg12_stg13_1_merged1149_1756
//	stg12_stg13_1_merged1149_1757
//	stg12_stg13_1_merged1149_1758
//	stg12_stg13_1_merged1149_1759
inline hw_uint<2048> stg12_stg13_1_merged1149_read_bundle_read(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg12_stg13_1_merged1149_1632
    // stg12_stg13_1_merged1149_1633
    // stg12_stg13_1_merged1149_1634
    // stg12_stg13_1_merged1149_1635
    // stg12_stg13_1_merged1149_1636
    // stg12_stg13_1_merged1149_1637
    // stg12_stg13_1_merged1149_1638
    // stg12_stg13_1_merged1149_1639
    // stg12_stg13_1_merged1149_1640
    // stg12_stg13_1_merged1149_1641
    // stg12_stg13_1_merged1149_1642
    // stg12_stg13_1_merged1149_1643
    // stg12_stg13_1_merged1149_1644
    // stg12_stg13_1_merged1149_1645
    // stg12_stg13_1_merged1149_1646
    // stg12_stg13_1_merged1149_1647
    // stg12_stg13_1_merged1149_1648
    // stg12_stg13_1_merged1149_1649
    // stg12_stg13_1_merged1149_1650
    // stg12_stg13_1_merged1149_1651
    // stg12_stg13_1_merged1149_1652
    // stg12_stg13_1_merged1149_1653
    // stg12_stg13_1_merged1149_1654
    // stg12_stg13_1_merged1149_1655
    // stg12_stg13_1_merged1149_1656
    // stg12_stg13_1_merged1149_1657
    // stg12_stg13_1_merged1149_1658
    // stg12_stg13_1_merged1149_1659
    // stg12_stg13_1_merged1149_1660
    // stg12_stg13_1_merged1149_1661
    // stg12_stg13_1_merged1149_1662
    // stg12_stg13_1_merged1149_1663
    // stg12_stg13_1_merged1149_1664
    // stg12_stg13_1_merged1149_1665
    // stg12_stg13_1_merged1149_1666
    // stg12_stg13_1_merged1149_1667
    // stg12_stg13_1_merged1149_1668
    // stg12_stg13_1_merged1149_1669
    // stg12_stg13_1_merged1149_1670
    // stg12_stg13_1_merged1149_1671
    // stg12_stg13_1_merged1149_1672
    // stg12_stg13_1_merged1149_1673
    // stg12_stg13_1_merged1149_1674
    // stg12_stg13_1_merged1149_1675
    // stg12_stg13_1_merged1149_1676
    // stg12_stg13_1_merged1149_1677
    // stg12_stg13_1_merged1149_1678
    // stg12_stg13_1_merged1149_1679
    // stg12_stg13_1_merged1149_1680
    // stg12_stg13_1_merged1149_1681
    // stg12_stg13_1_merged1149_1682
    // stg12_stg13_1_merged1149_1683
    // stg12_stg13_1_merged1149_1684
    // stg12_stg13_1_merged1149_1685
    // stg12_stg13_1_merged1149_1686
    // stg12_stg13_1_merged1149_1687
    // stg12_stg13_1_merged1149_1688
    // stg12_stg13_1_merged1149_1689
    // stg12_stg13_1_merged1149_1690
    // stg12_stg13_1_merged1149_1691
    // stg12_stg13_1_merged1149_1692
    // stg12_stg13_1_merged1149_1693
    // stg12_stg13_1_merged1149_1694
    // stg12_stg13_1_merged1149_1695
    // stg12_stg13_1_merged1149_1696
    // stg12_stg13_1_merged1149_1697
    // stg12_stg13_1_merged1149_1698
    // stg12_stg13_1_merged1149_1699
    // stg12_stg13_1_merged1149_1700
    // stg12_stg13_1_merged1149_1701
    // stg12_stg13_1_merged1149_1702
    // stg12_stg13_1_merged1149_1703
    // stg12_stg13_1_merged1149_1704
    // stg12_stg13_1_merged1149_1705
    // stg12_stg13_1_merged1149_1706
    // stg12_stg13_1_merged1149_1707
    // stg12_stg13_1_merged1149_1708
    // stg12_stg13_1_merged1149_1709
    // stg12_stg13_1_merged1149_1710
    // stg12_stg13_1_merged1149_1711
    // stg12_stg13_1_merged1149_1712
    // stg12_stg13_1_merged1149_1713
    // stg12_stg13_1_merged1149_1714
    // stg12_stg13_1_merged1149_1715
    // stg12_stg13_1_merged1149_1716
    // stg12_stg13_1_merged1149_1717
    // stg12_stg13_1_merged1149_1718
    // stg12_stg13_1_merged1149_1719
    // stg12_stg13_1_merged1149_1720
    // stg12_stg13_1_merged1149_1721
    // stg12_stg13_1_merged1149_1722
    // stg12_stg13_1_merged1149_1723
    // stg12_stg13_1_merged1149_1724
    // stg12_stg13_1_merged1149_1725
    // stg12_stg13_1_merged1149_1726
    // stg12_stg13_1_merged1149_1727
    // stg12_stg13_1_merged1149_1728
    // stg12_stg13_1_merged1149_1729
    // stg12_stg13_1_merged1149_1730
    // stg12_stg13_1_merged1149_1731
    // stg12_stg13_1_merged1149_1732
    // stg12_stg13_1_merged1149_1733
    // stg12_stg13_1_merged1149_1734
    // stg12_stg13_1_merged1149_1735
    // stg12_stg13_1_merged1149_1736
    // stg12_stg13_1_merged1149_1737
    // stg12_stg13_1_merged1149_1738
    // stg12_stg13_1_merged1149_1739
    // stg12_stg13_1_merged1149_1740
    // stg12_stg13_1_merged1149_1741
    // stg12_stg13_1_merged1149_1742
    // stg12_stg13_1_merged1149_1743
    // stg12_stg13_1_merged1149_1744
    // stg12_stg13_1_merged1149_1745
    // stg12_stg13_1_merged1149_1746
    // stg12_stg13_1_merged1149_1747
    // stg12_stg13_1_merged1149_1748
    // stg12_stg13_1_merged1149_1749
    // stg12_stg13_1_merged1149_1750
    // stg12_stg13_1_merged1149_1751
    // stg12_stg13_1_merged1149_1752
    // stg12_stg13_1_merged1149_1753
    // stg12_stg13_1_merged1149_1754
    // stg12_stg13_1_merged1149_1755
    // stg12_stg13_1_merged1149_1756
    // stg12_stg13_1_merged1149_1757
    // stg12_stg13_1_merged1149_1758
    // stg12_stg13_1_merged1149_1759

	hw_uint<2048> result;
	hw_uint<16> stg12_stg13_1_merged1149_1632_res = stg12_stg13_1_merged1149_1632_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<0, 2048>(result, stg12_stg13_1_merged1149_1632_res);
	hw_uint<16> stg12_stg13_1_merged1149_1633_res = stg12_stg13_1_merged1149_1633_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<16, 2048>(result, stg12_stg13_1_merged1149_1633_res);
	hw_uint<16> stg12_stg13_1_merged1149_1634_res = stg12_stg13_1_merged1149_1634_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<32, 2048>(result, stg12_stg13_1_merged1149_1634_res);
	hw_uint<16> stg12_stg13_1_merged1149_1635_res = stg12_stg13_1_merged1149_1635_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<48, 2048>(result, stg12_stg13_1_merged1149_1635_res);
	hw_uint<16> stg12_stg13_1_merged1149_1636_res = stg12_stg13_1_merged1149_1636_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<64, 2048>(result, stg12_stg13_1_merged1149_1636_res);
	hw_uint<16> stg12_stg13_1_merged1149_1637_res = stg12_stg13_1_merged1149_1637_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<80, 2048>(result, stg12_stg13_1_merged1149_1637_res);
	hw_uint<16> stg12_stg13_1_merged1149_1638_res = stg12_stg13_1_merged1149_1638_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<96, 2048>(result, stg12_stg13_1_merged1149_1638_res);
	hw_uint<16> stg12_stg13_1_merged1149_1639_res = stg12_stg13_1_merged1149_1639_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<112, 2048>(result, stg12_stg13_1_merged1149_1639_res);
	hw_uint<16> stg12_stg13_1_merged1149_1640_res = stg12_stg13_1_merged1149_1640_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<128, 2048>(result, stg12_stg13_1_merged1149_1640_res);
	hw_uint<16> stg12_stg13_1_merged1149_1641_res = stg12_stg13_1_merged1149_1641_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<144, 2048>(result, stg12_stg13_1_merged1149_1641_res);
	hw_uint<16> stg12_stg13_1_merged1149_1642_res = stg12_stg13_1_merged1149_1642_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<160, 2048>(result, stg12_stg13_1_merged1149_1642_res);
	hw_uint<16> stg12_stg13_1_merged1149_1643_res = stg12_stg13_1_merged1149_1643_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<176, 2048>(result, stg12_stg13_1_merged1149_1643_res);
	hw_uint<16> stg12_stg13_1_merged1149_1644_res = stg12_stg13_1_merged1149_1644_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<192, 2048>(result, stg12_stg13_1_merged1149_1644_res);
	hw_uint<16> stg12_stg13_1_merged1149_1645_res = stg12_stg13_1_merged1149_1645_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<208, 2048>(result, stg12_stg13_1_merged1149_1645_res);
	hw_uint<16> stg12_stg13_1_merged1149_1646_res = stg12_stg13_1_merged1149_1646_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<224, 2048>(result, stg12_stg13_1_merged1149_1646_res);
	hw_uint<16> stg12_stg13_1_merged1149_1647_res = stg12_stg13_1_merged1149_1647_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<240, 2048>(result, stg12_stg13_1_merged1149_1647_res);
	hw_uint<16> stg12_stg13_1_merged1149_1648_res = stg12_stg13_1_merged1149_1648_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<256, 2048>(result, stg12_stg13_1_merged1149_1648_res);
	hw_uint<16> stg12_stg13_1_merged1149_1649_res = stg12_stg13_1_merged1149_1649_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<272, 2048>(result, stg12_stg13_1_merged1149_1649_res);
	hw_uint<16> stg12_stg13_1_merged1149_1650_res = stg12_stg13_1_merged1149_1650_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<288, 2048>(result, stg12_stg13_1_merged1149_1650_res);
	hw_uint<16> stg12_stg13_1_merged1149_1651_res = stg12_stg13_1_merged1149_1651_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<304, 2048>(result, stg12_stg13_1_merged1149_1651_res);
	hw_uint<16> stg12_stg13_1_merged1149_1652_res = stg12_stg13_1_merged1149_1652_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<320, 2048>(result, stg12_stg13_1_merged1149_1652_res);
	hw_uint<16> stg12_stg13_1_merged1149_1653_res = stg12_stg13_1_merged1149_1653_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<336, 2048>(result, stg12_stg13_1_merged1149_1653_res);
	hw_uint<16> stg12_stg13_1_merged1149_1654_res = stg12_stg13_1_merged1149_1654_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<352, 2048>(result, stg12_stg13_1_merged1149_1654_res);
	hw_uint<16> stg12_stg13_1_merged1149_1655_res = stg12_stg13_1_merged1149_1655_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<368, 2048>(result, stg12_stg13_1_merged1149_1655_res);
	hw_uint<16> stg12_stg13_1_merged1149_1656_res = stg12_stg13_1_merged1149_1656_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<384, 2048>(result, stg12_stg13_1_merged1149_1656_res);
	hw_uint<16> stg12_stg13_1_merged1149_1657_res = stg12_stg13_1_merged1149_1657_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<400, 2048>(result, stg12_stg13_1_merged1149_1657_res);
	hw_uint<16> stg12_stg13_1_merged1149_1658_res = stg12_stg13_1_merged1149_1658_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<416, 2048>(result, stg12_stg13_1_merged1149_1658_res);
	hw_uint<16> stg12_stg13_1_merged1149_1659_res = stg12_stg13_1_merged1149_1659_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<432, 2048>(result, stg12_stg13_1_merged1149_1659_res);
	hw_uint<16> stg12_stg13_1_merged1149_1660_res = stg12_stg13_1_merged1149_1660_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<448, 2048>(result, stg12_stg13_1_merged1149_1660_res);
	hw_uint<16> stg12_stg13_1_merged1149_1661_res = stg12_stg13_1_merged1149_1661_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<464, 2048>(result, stg12_stg13_1_merged1149_1661_res);
	hw_uint<16> stg12_stg13_1_merged1149_1662_res = stg12_stg13_1_merged1149_1662_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<480, 2048>(result, stg12_stg13_1_merged1149_1662_res);
	hw_uint<16> stg12_stg13_1_merged1149_1663_res = stg12_stg13_1_merged1149_1663_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<496, 2048>(result, stg12_stg13_1_merged1149_1663_res);
	hw_uint<16> stg12_stg13_1_merged1149_1664_res = stg12_stg13_1_merged1149_1664_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<512, 2048>(result, stg12_stg13_1_merged1149_1664_res);
	hw_uint<16> stg12_stg13_1_merged1149_1665_res = stg12_stg13_1_merged1149_1665_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<528, 2048>(result, stg12_stg13_1_merged1149_1665_res);
	hw_uint<16> stg12_stg13_1_merged1149_1666_res = stg12_stg13_1_merged1149_1666_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<544, 2048>(result, stg12_stg13_1_merged1149_1666_res);
	hw_uint<16> stg12_stg13_1_merged1149_1667_res = stg12_stg13_1_merged1149_1667_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<560, 2048>(result, stg12_stg13_1_merged1149_1667_res);
	hw_uint<16> stg12_stg13_1_merged1149_1668_res = stg12_stg13_1_merged1149_1668_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<576, 2048>(result, stg12_stg13_1_merged1149_1668_res);
	hw_uint<16> stg12_stg13_1_merged1149_1669_res = stg12_stg13_1_merged1149_1669_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<592, 2048>(result, stg12_stg13_1_merged1149_1669_res);
	hw_uint<16> stg12_stg13_1_merged1149_1670_res = stg12_stg13_1_merged1149_1670_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<608, 2048>(result, stg12_stg13_1_merged1149_1670_res);
	hw_uint<16> stg12_stg13_1_merged1149_1671_res = stg12_stg13_1_merged1149_1671_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<624, 2048>(result, stg12_stg13_1_merged1149_1671_res);
	hw_uint<16> stg12_stg13_1_merged1149_1672_res = stg12_stg13_1_merged1149_1672_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<640, 2048>(result, stg12_stg13_1_merged1149_1672_res);
	hw_uint<16> stg12_stg13_1_merged1149_1673_res = stg12_stg13_1_merged1149_1673_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<656, 2048>(result, stg12_stg13_1_merged1149_1673_res);
	hw_uint<16> stg12_stg13_1_merged1149_1674_res = stg12_stg13_1_merged1149_1674_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<672, 2048>(result, stg12_stg13_1_merged1149_1674_res);
	hw_uint<16> stg12_stg13_1_merged1149_1675_res = stg12_stg13_1_merged1149_1675_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<688, 2048>(result, stg12_stg13_1_merged1149_1675_res);
	hw_uint<16> stg12_stg13_1_merged1149_1676_res = stg12_stg13_1_merged1149_1676_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<704, 2048>(result, stg12_stg13_1_merged1149_1676_res);
	hw_uint<16> stg12_stg13_1_merged1149_1677_res = stg12_stg13_1_merged1149_1677_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<720, 2048>(result, stg12_stg13_1_merged1149_1677_res);
	hw_uint<16> stg12_stg13_1_merged1149_1678_res = stg12_stg13_1_merged1149_1678_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<736, 2048>(result, stg12_stg13_1_merged1149_1678_res);
	hw_uint<16> stg12_stg13_1_merged1149_1679_res = stg12_stg13_1_merged1149_1679_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<752, 2048>(result, stg12_stg13_1_merged1149_1679_res);
	hw_uint<16> stg12_stg13_1_merged1149_1680_res = stg12_stg13_1_merged1149_1680_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<768, 2048>(result, stg12_stg13_1_merged1149_1680_res);
	hw_uint<16> stg12_stg13_1_merged1149_1681_res = stg12_stg13_1_merged1149_1681_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<784, 2048>(result, stg12_stg13_1_merged1149_1681_res);
	hw_uint<16> stg12_stg13_1_merged1149_1682_res = stg12_stg13_1_merged1149_1682_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<800, 2048>(result, stg12_stg13_1_merged1149_1682_res);
	hw_uint<16> stg12_stg13_1_merged1149_1683_res = stg12_stg13_1_merged1149_1683_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<816, 2048>(result, stg12_stg13_1_merged1149_1683_res);
	hw_uint<16> stg12_stg13_1_merged1149_1684_res = stg12_stg13_1_merged1149_1684_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<832, 2048>(result, stg12_stg13_1_merged1149_1684_res);
	hw_uint<16> stg12_stg13_1_merged1149_1685_res = stg12_stg13_1_merged1149_1685_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<848, 2048>(result, stg12_stg13_1_merged1149_1685_res);
	hw_uint<16> stg12_stg13_1_merged1149_1686_res = stg12_stg13_1_merged1149_1686_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<864, 2048>(result, stg12_stg13_1_merged1149_1686_res);
	hw_uint<16> stg12_stg13_1_merged1149_1687_res = stg12_stg13_1_merged1149_1687_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<880, 2048>(result, stg12_stg13_1_merged1149_1687_res);
	hw_uint<16> stg12_stg13_1_merged1149_1688_res = stg12_stg13_1_merged1149_1688_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<896, 2048>(result, stg12_stg13_1_merged1149_1688_res);
	hw_uint<16> stg12_stg13_1_merged1149_1689_res = stg12_stg13_1_merged1149_1689_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<912, 2048>(result, stg12_stg13_1_merged1149_1689_res);
	hw_uint<16> stg12_stg13_1_merged1149_1690_res = stg12_stg13_1_merged1149_1690_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<928, 2048>(result, stg12_stg13_1_merged1149_1690_res);
	hw_uint<16> stg12_stg13_1_merged1149_1691_res = stg12_stg13_1_merged1149_1691_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<944, 2048>(result, stg12_stg13_1_merged1149_1691_res);
	hw_uint<16> stg12_stg13_1_merged1149_1692_res = stg12_stg13_1_merged1149_1692_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<960, 2048>(result, stg12_stg13_1_merged1149_1692_res);
	hw_uint<16> stg12_stg13_1_merged1149_1693_res = stg12_stg13_1_merged1149_1693_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<976, 2048>(result, stg12_stg13_1_merged1149_1693_res);
	hw_uint<16> stg12_stg13_1_merged1149_1694_res = stg12_stg13_1_merged1149_1694_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<992, 2048>(result, stg12_stg13_1_merged1149_1694_res);
	hw_uint<16> stg12_stg13_1_merged1149_1695_res = stg12_stg13_1_merged1149_1695_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1008, 2048>(result, stg12_stg13_1_merged1149_1695_res);
	hw_uint<16> stg12_stg13_1_merged1149_1696_res = stg12_stg13_1_merged1149_1696_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1024, 2048>(result, stg12_stg13_1_merged1149_1696_res);
	hw_uint<16> stg12_stg13_1_merged1149_1697_res = stg12_stg13_1_merged1149_1697_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1040, 2048>(result, stg12_stg13_1_merged1149_1697_res);
	hw_uint<16> stg12_stg13_1_merged1149_1698_res = stg12_stg13_1_merged1149_1698_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1056, 2048>(result, stg12_stg13_1_merged1149_1698_res);
	hw_uint<16> stg12_stg13_1_merged1149_1699_res = stg12_stg13_1_merged1149_1699_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1072, 2048>(result, stg12_stg13_1_merged1149_1699_res);
	hw_uint<16> stg12_stg13_1_merged1149_1700_res = stg12_stg13_1_merged1149_1700_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1088, 2048>(result, stg12_stg13_1_merged1149_1700_res);
	hw_uint<16> stg12_stg13_1_merged1149_1701_res = stg12_stg13_1_merged1149_1701_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1104, 2048>(result, stg12_stg13_1_merged1149_1701_res);
	hw_uint<16> stg12_stg13_1_merged1149_1702_res = stg12_stg13_1_merged1149_1702_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1120, 2048>(result, stg12_stg13_1_merged1149_1702_res);
	hw_uint<16> stg12_stg13_1_merged1149_1703_res = stg12_stg13_1_merged1149_1703_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1136, 2048>(result, stg12_stg13_1_merged1149_1703_res);
	hw_uint<16> stg12_stg13_1_merged1149_1704_res = stg12_stg13_1_merged1149_1704_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1152, 2048>(result, stg12_stg13_1_merged1149_1704_res);
	hw_uint<16> stg12_stg13_1_merged1149_1705_res = stg12_stg13_1_merged1149_1705_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1168, 2048>(result, stg12_stg13_1_merged1149_1705_res);
	hw_uint<16> stg12_stg13_1_merged1149_1706_res = stg12_stg13_1_merged1149_1706_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1184, 2048>(result, stg12_stg13_1_merged1149_1706_res);
	hw_uint<16> stg12_stg13_1_merged1149_1707_res = stg12_stg13_1_merged1149_1707_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1200, 2048>(result, stg12_stg13_1_merged1149_1707_res);
	hw_uint<16> stg12_stg13_1_merged1149_1708_res = stg12_stg13_1_merged1149_1708_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1216, 2048>(result, stg12_stg13_1_merged1149_1708_res);
	hw_uint<16> stg12_stg13_1_merged1149_1709_res = stg12_stg13_1_merged1149_1709_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1232, 2048>(result, stg12_stg13_1_merged1149_1709_res);
	hw_uint<16> stg12_stg13_1_merged1149_1710_res = stg12_stg13_1_merged1149_1710_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1248, 2048>(result, stg12_stg13_1_merged1149_1710_res);
	hw_uint<16> stg12_stg13_1_merged1149_1711_res = stg12_stg13_1_merged1149_1711_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1264, 2048>(result, stg12_stg13_1_merged1149_1711_res);
	hw_uint<16> stg12_stg13_1_merged1149_1712_res = stg12_stg13_1_merged1149_1712_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1280, 2048>(result, stg12_stg13_1_merged1149_1712_res);
	hw_uint<16> stg12_stg13_1_merged1149_1713_res = stg12_stg13_1_merged1149_1713_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1296, 2048>(result, stg12_stg13_1_merged1149_1713_res);
	hw_uint<16> stg12_stg13_1_merged1149_1714_res = stg12_stg13_1_merged1149_1714_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1312, 2048>(result, stg12_stg13_1_merged1149_1714_res);
	hw_uint<16> stg12_stg13_1_merged1149_1715_res = stg12_stg13_1_merged1149_1715_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1328, 2048>(result, stg12_stg13_1_merged1149_1715_res);
	hw_uint<16> stg12_stg13_1_merged1149_1716_res = stg12_stg13_1_merged1149_1716_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1344, 2048>(result, stg12_stg13_1_merged1149_1716_res);
	hw_uint<16> stg12_stg13_1_merged1149_1717_res = stg12_stg13_1_merged1149_1717_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1360, 2048>(result, stg12_stg13_1_merged1149_1717_res);
	hw_uint<16> stg12_stg13_1_merged1149_1718_res = stg12_stg13_1_merged1149_1718_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1376, 2048>(result, stg12_stg13_1_merged1149_1718_res);
	hw_uint<16> stg12_stg13_1_merged1149_1719_res = stg12_stg13_1_merged1149_1719_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1392, 2048>(result, stg12_stg13_1_merged1149_1719_res);
	hw_uint<16> stg12_stg13_1_merged1149_1720_res = stg12_stg13_1_merged1149_1720_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1408, 2048>(result, stg12_stg13_1_merged1149_1720_res);
	hw_uint<16> stg12_stg13_1_merged1149_1721_res = stg12_stg13_1_merged1149_1721_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1424, 2048>(result, stg12_stg13_1_merged1149_1721_res);
	hw_uint<16> stg12_stg13_1_merged1149_1722_res = stg12_stg13_1_merged1149_1722_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1440, 2048>(result, stg12_stg13_1_merged1149_1722_res);
	hw_uint<16> stg12_stg13_1_merged1149_1723_res = stg12_stg13_1_merged1149_1723_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1456, 2048>(result, stg12_stg13_1_merged1149_1723_res);
	hw_uint<16> stg12_stg13_1_merged1149_1724_res = stg12_stg13_1_merged1149_1724_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1472, 2048>(result, stg12_stg13_1_merged1149_1724_res);
	hw_uint<16> stg12_stg13_1_merged1149_1725_res = stg12_stg13_1_merged1149_1725_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1488, 2048>(result, stg12_stg13_1_merged1149_1725_res);
	hw_uint<16> stg12_stg13_1_merged1149_1726_res = stg12_stg13_1_merged1149_1726_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1504, 2048>(result, stg12_stg13_1_merged1149_1726_res);
	hw_uint<16> stg12_stg13_1_merged1149_1727_res = stg12_stg13_1_merged1149_1727_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1520, 2048>(result, stg12_stg13_1_merged1149_1727_res);
	hw_uint<16> stg12_stg13_1_merged1149_1728_res = stg12_stg13_1_merged1149_1728_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1536, 2048>(result, stg12_stg13_1_merged1149_1728_res);
	hw_uint<16> stg12_stg13_1_merged1149_1729_res = stg12_stg13_1_merged1149_1729_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1552, 2048>(result, stg12_stg13_1_merged1149_1729_res);
	hw_uint<16> stg12_stg13_1_merged1149_1730_res = stg12_stg13_1_merged1149_1730_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1568, 2048>(result, stg12_stg13_1_merged1149_1730_res);
	hw_uint<16> stg12_stg13_1_merged1149_1731_res = stg12_stg13_1_merged1149_1731_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1584, 2048>(result, stg12_stg13_1_merged1149_1731_res);
	hw_uint<16> stg12_stg13_1_merged1149_1732_res = stg12_stg13_1_merged1149_1732_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1600, 2048>(result, stg12_stg13_1_merged1149_1732_res);
	hw_uint<16> stg12_stg13_1_merged1149_1733_res = stg12_stg13_1_merged1149_1733_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1616, 2048>(result, stg12_stg13_1_merged1149_1733_res);
	hw_uint<16> stg12_stg13_1_merged1149_1734_res = stg12_stg13_1_merged1149_1734_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1632, 2048>(result, stg12_stg13_1_merged1149_1734_res);
	hw_uint<16> stg12_stg13_1_merged1149_1735_res = stg12_stg13_1_merged1149_1735_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1648, 2048>(result, stg12_stg13_1_merged1149_1735_res);
	hw_uint<16> stg12_stg13_1_merged1149_1736_res = stg12_stg13_1_merged1149_1736_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1664, 2048>(result, stg12_stg13_1_merged1149_1736_res);
	hw_uint<16> stg12_stg13_1_merged1149_1737_res = stg12_stg13_1_merged1149_1737_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1680, 2048>(result, stg12_stg13_1_merged1149_1737_res);
	hw_uint<16> stg12_stg13_1_merged1149_1738_res = stg12_stg13_1_merged1149_1738_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1696, 2048>(result, stg12_stg13_1_merged1149_1738_res);
	hw_uint<16> stg12_stg13_1_merged1149_1739_res = stg12_stg13_1_merged1149_1739_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1712, 2048>(result, stg12_stg13_1_merged1149_1739_res);
	hw_uint<16> stg12_stg13_1_merged1149_1740_res = stg12_stg13_1_merged1149_1740_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1728, 2048>(result, stg12_stg13_1_merged1149_1740_res);
	hw_uint<16> stg12_stg13_1_merged1149_1741_res = stg12_stg13_1_merged1149_1741_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1744, 2048>(result, stg12_stg13_1_merged1149_1741_res);
	hw_uint<16> stg12_stg13_1_merged1149_1742_res = stg12_stg13_1_merged1149_1742_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1760, 2048>(result, stg12_stg13_1_merged1149_1742_res);
	hw_uint<16> stg12_stg13_1_merged1149_1743_res = stg12_stg13_1_merged1149_1743_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1776, 2048>(result, stg12_stg13_1_merged1149_1743_res);
	hw_uint<16> stg12_stg13_1_merged1149_1744_res = stg12_stg13_1_merged1149_1744_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1792, 2048>(result, stg12_stg13_1_merged1149_1744_res);
	hw_uint<16> stg12_stg13_1_merged1149_1745_res = stg12_stg13_1_merged1149_1745_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1808, 2048>(result, stg12_stg13_1_merged1149_1745_res);
	hw_uint<16> stg12_stg13_1_merged1149_1746_res = stg12_stg13_1_merged1149_1746_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1824, 2048>(result, stg12_stg13_1_merged1149_1746_res);
	hw_uint<16> stg12_stg13_1_merged1149_1747_res = stg12_stg13_1_merged1149_1747_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1840, 2048>(result, stg12_stg13_1_merged1149_1747_res);
	hw_uint<16> stg12_stg13_1_merged1149_1748_res = stg12_stg13_1_merged1149_1748_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1856, 2048>(result, stg12_stg13_1_merged1149_1748_res);
	hw_uint<16> stg12_stg13_1_merged1149_1749_res = stg12_stg13_1_merged1149_1749_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1872, 2048>(result, stg12_stg13_1_merged1149_1749_res);
	hw_uint<16> stg12_stg13_1_merged1149_1750_res = stg12_stg13_1_merged1149_1750_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1888, 2048>(result, stg12_stg13_1_merged1149_1750_res);
	hw_uint<16> stg12_stg13_1_merged1149_1751_res = stg12_stg13_1_merged1149_1751_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1904, 2048>(result, stg12_stg13_1_merged1149_1751_res);
	hw_uint<16> stg12_stg13_1_merged1149_1752_res = stg12_stg13_1_merged1149_1752_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1920, 2048>(result, stg12_stg13_1_merged1149_1752_res);
	hw_uint<16> stg12_stg13_1_merged1149_1753_res = stg12_stg13_1_merged1149_1753_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1936, 2048>(result, stg12_stg13_1_merged1149_1753_res);
	hw_uint<16> stg12_stg13_1_merged1149_1754_res = stg12_stg13_1_merged1149_1754_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1952, 2048>(result, stg12_stg13_1_merged1149_1754_res);
	hw_uint<16> stg12_stg13_1_merged1149_1755_res = stg12_stg13_1_merged1149_1755_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1968, 2048>(result, stg12_stg13_1_merged1149_1755_res);
	hw_uint<16> stg12_stg13_1_merged1149_1756_res = stg12_stg13_1_merged1149_1756_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1984, 2048>(result, stg12_stg13_1_merged1149_1756_res);
	hw_uint<16> stg12_stg13_1_merged1149_1757_res = stg12_stg13_1_merged1149_1757_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<2000, 2048>(result, stg12_stg13_1_merged1149_1757_res);
	hw_uint<16> stg12_stg13_1_merged1149_1758_res = stg12_stg13_1_merged1149_1758_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<2016, 2048>(result, stg12_stg13_1_merged1149_1758_res);
	hw_uint<16> stg12_stg13_1_merged1149_1759_res = stg12_stg13_1_merged1149_1759_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<2032, 2048>(result, stg12_stg13_1_merged1149_1759_res);
	return result;
}

struct stg13_stg13_1_merged1149_1600_merged_banks_4_cache {
	// RAM Box: {[0, 1920], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 61, 62
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1601_merged_banks_4_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 63
	// # of read delays: 4
  // 0, 1, 61, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_61() {
		return f4;
	}

	inline hw_uint<16> peek_62() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1602_merged_banks_4_cache {
	// RAM Box: {[2, 1890], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1603_merged_banks_4_cache {
	// RAM Box: {[3, 1891], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1604_merged_banks_4_cache {
	// RAM Box: {[4, 1892], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1605_merged_banks_4_cache {
	// RAM Box: {[5, 1893], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1606_merged_banks_4_cache {
	// RAM Box: {[6, 1894], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1607_merged_banks_4_cache {
	// RAM Box: {[7, 1895], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1608_merged_banks_4_cache {
	// RAM Box: {[8, 1896], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1609_merged_banks_4_cache {
	// RAM Box: {[9, 1897], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1610_merged_banks_4_cache {
	// RAM Box: {[10, 1898], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1611_merged_banks_4_cache {
	// RAM Box: {[11, 1899], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1612_merged_banks_4_cache {
	// RAM Box: {[12, 1900], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1613_merged_banks_4_cache {
	// RAM Box: {[13, 1901], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1614_merged_banks_4_cache {
	// RAM Box: {[14, 1902], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1615_merged_banks_4_cache {
	// RAM Box: {[15, 1903], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1616_merged_banks_4_cache {
	// RAM Box: {[16, 1904], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1617_merged_banks_4_cache {
	// RAM Box: {[17, 1905], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1618_merged_banks_4_cache {
	// RAM Box: {[18, 1906], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1619_merged_banks_4_cache {
	// RAM Box: {[19, 1907], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1620_merged_banks_4_cache {
	// RAM Box: {[20, 1908], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1621_merged_banks_4_cache {
	// RAM Box: {[21, 1909], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1622_merged_banks_4_cache {
	// RAM Box: {[22, 1910], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1623_merged_banks_4_cache {
	// RAM Box: {[23, 1911], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1624_merged_banks_4_cache {
	// RAM Box: {[24, 1912], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1625_merged_banks_4_cache {
	// RAM Box: {[25, 1913], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1626_merged_banks_4_cache {
	// RAM Box: {[26, 1914], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1627_merged_banks_4_cache {
	// RAM Box: {[27, 1915], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1628_merged_banks_4_cache {
	// RAM Box: {[28, 1916], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1629_merged_banks_4_cache {
	// RAM Box: {[29, 1917], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1630_merged_banks_4_cache {
	// RAM Box: {[30, 1918], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged1149_1631_merged_banks_4_cache {
	// RAM Box: {[31, 1919], [0, 1080]}
	// Capacity: 63
	// # of read delays: 3
  // 0, 1, 62
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_cache {
  // Reader addrs...
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[1 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[1 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[1 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
    // { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[33 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // # of banks: 32
  stg13_stg13_1_merged1149_1600_merged_banks_4_cache stg13_stg13_1_merged1149_1600_merged_banks_4;
  stg13_stg13_1_merged1149_1601_merged_banks_4_cache stg13_stg13_1_merged1149_1601_merged_banks_4;
  stg13_stg13_1_merged1149_1602_merged_banks_4_cache stg13_stg13_1_merged1149_1602_merged_banks_4;
  stg13_stg13_1_merged1149_1603_merged_banks_4_cache stg13_stg13_1_merged1149_1603_merged_banks_4;
  stg13_stg13_1_merged1149_1604_merged_banks_4_cache stg13_stg13_1_merged1149_1604_merged_banks_4;
  stg13_stg13_1_merged1149_1605_merged_banks_4_cache stg13_stg13_1_merged1149_1605_merged_banks_4;
  stg13_stg13_1_merged1149_1606_merged_banks_4_cache stg13_stg13_1_merged1149_1606_merged_banks_4;
  stg13_stg13_1_merged1149_1607_merged_banks_4_cache stg13_stg13_1_merged1149_1607_merged_banks_4;
  stg13_stg13_1_merged1149_1608_merged_banks_4_cache stg13_stg13_1_merged1149_1608_merged_banks_4;
  stg13_stg13_1_merged1149_1609_merged_banks_4_cache stg13_stg13_1_merged1149_1609_merged_banks_4;
  stg13_stg13_1_merged1149_1610_merged_banks_4_cache stg13_stg13_1_merged1149_1610_merged_banks_4;
  stg13_stg13_1_merged1149_1611_merged_banks_4_cache stg13_stg13_1_merged1149_1611_merged_banks_4;
  stg13_stg13_1_merged1149_1612_merged_banks_4_cache stg13_stg13_1_merged1149_1612_merged_banks_4;
  stg13_stg13_1_merged1149_1613_merged_banks_4_cache stg13_stg13_1_merged1149_1613_merged_banks_4;
  stg13_stg13_1_merged1149_1614_merged_banks_4_cache stg13_stg13_1_merged1149_1614_merged_banks_4;
  stg13_stg13_1_merged1149_1615_merged_banks_4_cache stg13_stg13_1_merged1149_1615_merged_banks_4;
  stg13_stg13_1_merged1149_1616_merged_banks_4_cache stg13_stg13_1_merged1149_1616_merged_banks_4;
  stg13_stg13_1_merged1149_1617_merged_banks_4_cache stg13_stg13_1_merged1149_1617_merged_banks_4;
  stg13_stg13_1_merged1149_1618_merged_banks_4_cache stg13_stg13_1_merged1149_1618_merged_banks_4;
  stg13_stg13_1_merged1149_1619_merged_banks_4_cache stg13_stg13_1_merged1149_1619_merged_banks_4;
  stg13_stg13_1_merged1149_1620_merged_banks_4_cache stg13_stg13_1_merged1149_1620_merged_banks_4;
  stg13_stg13_1_merged1149_1621_merged_banks_4_cache stg13_stg13_1_merged1149_1621_merged_banks_4;
  stg13_stg13_1_merged1149_1622_merged_banks_4_cache stg13_stg13_1_merged1149_1622_merged_banks_4;
  stg13_stg13_1_merged1149_1623_merged_banks_4_cache stg13_stg13_1_merged1149_1623_merged_banks_4;
  stg13_stg13_1_merged1149_1624_merged_banks_4_cache stg13_stg13_1_merged1149_1624_merged_banks_4;
  stg13_stg13_1_merged1149_1625_merged_banks_4_cache stg13_stg13_1_merged1149_1625_merged_banks_4;
  stg13_stg13_1_merged1149_1626_merged_banks_4_cache stg13_stg13_1_merged1149_1626_merged_banks_4;
  stg13_stg13_1_merged1149_1627_merged_banks_4_cache stg13_stg13_1_merged1149_1627_merged_banks_4;
  stg13_stg13_1_merged1149_1628_merged_banks_4_cache stg13_stg13_1_merged1149_1628_merged_banks_4;
  stg13_stg13_1_merged1149_1629_merged_banks_4_cache stg13_stg13_1_merged1149_1629_merged_banks_4;
  stg13_stg13_1_merged1149_1630_merged_banks_4_cache stg13_stg13_1_merged1149_1630_merged_banks_4;
  stg13_stg13_1_merged1149_1631_merged_banks_4_cache stg13_stg13_1_merged1149_1631_merged_banks_4;
};



inline void stg13_stg13_1_merged1149_1600_write(hw_uint<16>& stg13_stg13_1_merged1149_1600, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1600_merged_banks_4.push(stg13_stg13_1_merged1149_1600);
}

inline void stg13_stg13_1_merged1149_1601_write(hw_uint<16>& stg13_stg13_1_merged1149_1601, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1601_merged_banks_4.push(stg13_stg13_1_merged1149_1601);
}

inline void stg13_stg13_1_merged1149_1602_write(hw_uint<16>& stg13_stg13_1_merged1149_1602, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1602_merged_banks_4.push(stg13_stg13_1_merged1149_1602);
}

inline void stg13_stg13_1_merged1149_1603_write(hw_uint<16>& stg13_stg13_1_merged1149_1603, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1603_merged_banks_4.push(stg13_stg13_1_merged1149_1603);
}

inline void stg13_stg13_1_merged1149_1604_write(hw_uint<16>& stg13_stg13_1_merged1149_1604, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1604_merged_banks_4.push(stg13_stg13_1_merged1149_1604);
}

inline void stg13_stg13_1_merged1149_1605_write(hw_uint<16>& stg13_stg13_1_merged1149_1605, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1605_merged_banks_4.push(stg13_stg13_1_merged1149_1605);
}

inline void stg13_stg13_1_merged1149_1606_write(hw_uint<16>& stg13_stg13_1_merged1149_1606, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1606_merged_banks_4.push(stg13_stg13_1_merged1149_1606);
}

inline void stg13_stg13_1_merged1149_1607_write(hw_uint<16>& stg13_stg13_1_merged1149_1607, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1607_merged_banks_4.push(stg13_stg13_1_merged1149_1607);
}

inline void stg13_stg13_1_merged1149_1608_write(hw_uint<16>& stg13_stg13_1_merged1149_1608, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1608_merged_banks_4.push(stg13_stg13_1_merged1149_1608);
}

inline void stg13_stg13_1_merged1149_1609_write(hw_uint<16>& stg13_stg13_1_merged1149_1609, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1609_merged_banks_4.push(stg13_stg13_1_merged1149_1609);
}

inline void stg13_stg13_1_merged1149_1610_write(hw_uint<16>& stg13_stg13_1_merged1149_1610, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1610_merged_banks_4.push(stg13_stg13_1_merged1149_1610);
}

inline void stg13_stg13_1_merged1149_1611_write(hw_uint<16>& stg13_stg13_1_merged1149_1611, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1611_merged_banks_4.push(stg13_stg13_1_merged1149_1611);
}

inline void stg13_stg13_1_merged1149_1612_write(hw_uint<16>& stg13_stg13_1_merged1149_1612, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1612_merged_banks_4.push(stg13_stg13_1_merged1149_1612);
}

inline void stg13_stg13_1_merged1149_1613_write(hw_uint<16>& stg13_stg13_1_merged1149_1613, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1613_merged_banks_4.push(stg13_stg13_1_merged1149_1613);
}

inline void stg13_stg13_1_merged1149_1614_write(hw_uint<16>& stg13_stg13_1_merged1149_1614, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1614_merged_banks_4.push(stg13_stg13_1_merged1149_1614);
}

inline void stg13_stg13_1_merged1149_1615_write(hw_uint<16>& stg13_stg13_1_merged1149_1615, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1615_merged_banks_4.push(stg13_stg13_1_merged1149_1615);
}

inline void stg13_stg13_1_merged1149_1616_write(hw_uint<16>& stg13_stg13_1_merged1149_1616, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1616_merged_banks_4.push(stg13_stg13_1_merged1149_1616);
}

inline void stg13_stg13_1_merged1149_1617_write(hw_uint<16>& stg13_stg13_1_merged1149_1617, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1617_merged_banks_4.push(stg13_stg13_1_merged1149_1617);
}

inline void stg13_stg13_1_merged1149_1618_write(hw_uint<16>& stg13_stg13_1_merged1149_1618, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1618_merged_banks_4.push(stg13_stg13_1_merged1149_1618);
}

inline void stg13_stg13_1_merged1149_1619_write(hw_uint<16>& stg13_stg13_1_merged1149_1619, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1619_merged_banks_4.push(stg13_stg13_1_merged1149_1619);
}

inline void stg13_stg13_1_merged1149_1620_write(hw_uint<16>& stg13_stg13_1_merged1149_1620, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1620_merged_banks_4.push(stg13_stg13_1_merged1149_1620);
}

inline void stg13_stg13_1_merged1149_1621_write(hw_uint<16>& stg13_stg13_1_merged1149_1621, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1621_merged_banks_4.push(stg13_stg13_1_merged1149_1621);
}

inline void stg13_stg13_1_merged1149_1622_write(hw_uint<16>& stg13_stg13_1_merged1149_1622, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1622_merged_banks_4.push(stg13_stg13_1_merged1149_1622);
}

inline void stg13_stg13_1_merged1149_1623_write(hw_uint<16>& stg13_stg13_1_merged1149_1623, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1623_merged_banks_4.push(stg13_stg13_1_merged1149_1623);
}

inline void stg13_stg13_1_merged1149_1624_write(hw_uint<16>& stg13_stg13_1_merged1149_1624, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1624_merged_banks_4.push(stg13_stg13_1_merged1149_1624);
}

inline void stg13_stg13_1_merged1149_1625_write(hw_uint<16>& stg13_stg13_1_merged1149_1625, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1625_merged_banks_4.push(stg13_stg13_1_merged1149_1625);
}

inline void stg13_stg13_1_merged1149_1626_write(hw_uint<16>& stg13_stg13_1_merged1149_1626, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1626_merged_banks_4.push(stg13_stg13_1_merged1149_1626);
}

inline void stg13_stg13_1_merged1149_1627_write(hw_uint<16>& stg13_stg13_1_merged1149_1627, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1627_merged_banks_4.push(stg13_stg13_1_merged1149_1627);
}

inline void stg13_stg13_1_merged1149_1628_write(hw_uint<16>& stg13_stg13_1_merged1149_1628, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1628_merged_banks_4.push(stg13_stg13_1_merged1149_1628);
}

inline void stg13_stg13_1_merged1149_1629_write(hw_uint<16>& stg13_stg13_1_merged1149_1629, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1629_merged_banks_4.push(stg13_stg13_1_merged1149_1629);
}

inline void stg13_stg13_1_merged1149_1630_write(hw_uint<16>& stg13_stg13_1_merged1149_1630, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1630_merged_banks_4.push(stg13_stg13_1_merged1149_1630);
}

inline void stg13_stg13_1_merged1149_1631_write(hw_uint<16>& stg13_stg13_1_merged1149_1631, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1149_1631_merged_banks_4.push(stg13_stg13_1_merged1149_1631);
}

inline hw_uint<16> stg13_stg14_1_merged1152_1472_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1472 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1600 = stg13.stg13_stg13_1_merged1149_1600_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1600;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1473_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1473 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[1 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1601 = stg13.stg13_stg13_1_merged1149_1601_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1601;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1474_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1474 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[1 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1601 = stg13.stg13_stg13_1_merged1149_1601_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1601;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1475_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1475 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1602 = stg13.stg13_stg13_1_merged1149_1602_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1602;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1476_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1476 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[1 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1601 = stg13.stg13_stg13_1_merged1149_1601_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1601;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1477_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1477 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1602 = stg13.stg13_stg13_1_merged1149_1602_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1602;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1478_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1478 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1602 = stg13.stg13_stg13_1_merged1149_1602_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1602;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1479_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1479 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1603 = stg13.stg13_stg13_1_merged1149_1603_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1603;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1480_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1480 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[2 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1602 = stg13.stg13_stg13_1_merged1149_1602_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1602;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1481_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1481 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1603 = stg13.stg13_stg13_1_merged1149_1603_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1603;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1482_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1482 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1603 = stg13.stg13_stg13_1_merged1149_1603_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1603;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1483_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1483 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1604 = stg13.stg13_stg13_1_merged1149_1604_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1604;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1484_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1484 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[3 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1603 = stg13.stg13_stg13_1_merged1149_1603_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1603;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1485_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1485 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1604 = stg13.stg13_stg13_1_merged1149_1604_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1604;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1486_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1486 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1604 = stg13.stg13_stg13_1_merged1149_1604_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1604;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1487_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1487 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1605 = stg13.stg13_stg13_1_merged1149_1605_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1605;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1488_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1488 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[4 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1604 = stg13.stg13_stg13_1_merged1149_1604_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1604;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1489_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1489 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1605 = stg13.stg13_stg13_1_merged1149_1605_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1605;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1490_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1490 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1605 = stg13.stg13_stg13_1_merged1149_1605_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1605;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1491_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1491 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1606 = stg13.stg13_stg13_1_merged1149_1606_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1606;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1492_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1492 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[5 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1605 = stg13.stg13_stg13_1_merged1149_1605_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1605;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1493_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1493 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1606 = stg13.stg13_stg13_1_merged1149_1606_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1606;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1494_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1494 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1606 = stg13.stg13_stg13_1_merged1149_1606_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1606;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1495_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1495 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1607 = stg13.stg13_stg13_1_merged1149_1607_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1607;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1496_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1496 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[6 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1606 = stg13.stg13_stg13_1_merged1149_1606_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1606;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1497_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1497 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1607 = stg13.stg13_stg13_1_merged1149_1607_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1607;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1498_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1498 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1607 = stg13.stg13_stg13_1_merged1149_1607_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1607;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1499_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1499 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1608 = stg13.stg13_stg13_1_merged1149_1608_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1608;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1500_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1500 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[7 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1607 = stg13.stg13_stg13_1_merged1149_1607_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1607;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1501_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1501 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1608 = stg13.stg13_stg13_1_merged1149_1608_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1608;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1502_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1502 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1608 = stg13.stg13_stg13_1_merged1149_1608_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1608;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1503_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1503 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1609 = stg13.stg13_stg13_1_merged1149_1609_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1609;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1504_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1504 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[8 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1608 = stg13.stg13_stg13_1_merged1149_1608_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1608;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1505_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1505 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1609 = stg13.stg13_stg13_1_merged1149_1609_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1609;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1506_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1506 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1609 = stg13.stg13_stg13_1_merged1149_1609_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1609;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1507_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1507 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1610 = stg13.stg13_stg13_1_merged1149_1610_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1610;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1508_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1508 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[9 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1609 = stg13.stg13_stg13_1_merged1149_1609_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1609;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1509_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1509 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1610 = stg13.stg13_stg13_1_merged1149_1610_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1610;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1510_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1510 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1610 = stg13.stg13_stg13_1_merged1149_1610_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1610;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1511_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1511 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1611 = stg13.stg13_stg13_1_merged1149_1611_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1611;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1512_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1512 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[10 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1610 = stg13.stg13_stg13_1_merged1149_1610_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1610;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1513_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1513 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1611 = stg13.stg13_stg13_1_merged1149_1611_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1611;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1514_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1514 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1611 = stg13.stg13_stg13_1_merged1149_1611_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1611;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1515_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1515 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1612 = stg13.stg13_stg13_1_merged1149_1612_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1612;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1516_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1516 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[11 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1611 = stg13.stg13_stg13_1_merged1149_1611_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1611;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1517_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1517 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1612 = stg13.stg13_stg13_1_merged1149_1612_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1612;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1518_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1518 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1612 = stg13.stg13_stg13_1_merged1149_1612_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1612;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1519_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1519 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1613 = stg13.stg13_stg13_1_merged1149_1613_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1613;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1520_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1520 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[12 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1612 = stg13.stg13_stg13_1_merged1149_1612_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1612;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1521_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1521 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1613 = stg13.stg13_stg13_1_merged1149_1613_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1613;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1522_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1522 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1613 = stg13.stg13_stg13_1_merged1149_1613_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1613;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1523_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1523 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1614 = stg13.stg13_stg13_1_merged1149_1614_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1614;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1524_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1524 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[13 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1613 = stg13.stg13_stg13_1_merged1149_1613_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1613;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1525_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1525 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1614 = stg13.stg13_stg13_1_merged1149_1614_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1614;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1526_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1526 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1614 = stg13.stg13_stg13_1_merged1149_1614_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1614;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1527_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1527 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1615 = stg13.stg13_stg13_1_merged1149_1615_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1615;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1528_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1528 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[14 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1614 = stg13.stg13_stg13_1_merged1149_1614_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1614;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1529_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1529 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1615 = stg13.stg13_stg13_1_merged1149_1615_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1615;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1530_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1530 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1615 = stg13.stg13_stg13_1_merged1149_1615_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1615;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1531_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1531 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1616 = stg13.stg13_stg13_1_merged1149_1616_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1616;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1532_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1532 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[15 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1615 = stg13.stg13_stg13_1_merged1149_1615_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1615;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1533_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1533 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1616 = stg13.stg13_stg13_1_merged1149_1616_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1616;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1534_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1534 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1616 = stg13.stg13_stg13_1_merged1149_1616_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1616;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1535_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1535 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1617 = stg13.stg13_stg13_1_merged1149_1617_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1617;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1536_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1536 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[16 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1616 = stg13.stg13_stg13_1_merged1149_1616_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1616;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1537_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1537 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1617 = stg13.stg13_stg13_1_merged1149_1617_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1617;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1538_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1538 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1617 = stg13.stg13_stg13_1_merged1149_1617_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1617;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1539_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1539 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1618 = stg13.stg13_stg13_1_merged1149_1618_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1618;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1540_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1540 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[17 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1617 = stg13.stg13_stg13_1_merged1149_1617_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1617;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1541_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1541 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1618 = stg13.stg13_stg13_1_merged1149_1618_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1618;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1542_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1542 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1618 = stg13.stg13_stg13_1_merged1149_1618_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1618;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1543_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1543 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1619 = stg13.stg13_stg13_1_merged1149_1619_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1619;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1544_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1544 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[18 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1618 = stg13.stg13_stg13_1_merged1149_1618_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1618;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1545_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1545 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1619 = stg13.stg13_stg13_1_merged1149_1619_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1619;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1546_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1546 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1619 = stg13.stg13_stg13_1_merged1149_1619_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1619;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1547_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1547 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1620 = stg13.stg13_stg13_1_merged1149_1620_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1620;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1548_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1548 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[19 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1619 = stg13.stg13_stg13_1_merged1149_1619_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1619;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1549_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1549 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1620 = stg13.stg13_stg13_1_merged1149_1620_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1620;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1550_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1550 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1620 = stg13.stg13_stg13_1_merged1149_1620_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1620;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1551_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1551 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1621 = stg13.stg13_stg13_1_merged1149_1621_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1621;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1552_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1552 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[20 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1620 = stg13.stg13_stg13_1_merged1149_1620_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1620;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1553_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1553 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1621 = stg13.stg13_stg13_1_merged1149_1621_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1621;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1554_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1554 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1621 = stg13.stg13_stg13_1_merged1149_1621_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1621;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1555_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1555 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1622 = stg13.stg13_stg13_1_merged1149_1622_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1622;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1556_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1556 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[21 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1621 = stg13.stg13_stg13_1_merged1149_1621_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1621;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1557_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1557 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1622 = stg13.stg13_stg13_1_merged1149_1622_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1622;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1558_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1558 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1622 = stg13.stg13_stg13_1_merged1149_1622_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1622;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1559_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1559 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1623 = stg13.stg13_stg13_1_merged1149_1623_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1623;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1560_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1560 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[22 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1622 = stg13.stg13_stg13_1_merged1149_1622_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1622;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1561_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1561 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1623 = stg13.stg13_stg13_1_merged1149_1623_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1623;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1562_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1562 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1623 = stg13.stg13_stg13_1_merged1149_1623_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1623;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1563_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1563 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1624 = stg13.stg13_stg13_1_merged1149_1624_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1624;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1564_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1564 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[23 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1623 = stg13.stg13_stg13_1_merged1149_1623_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1623;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1565_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1565 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1624 = stg13.stg13_stg13_1_merged1149_1624_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1624;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1566_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1566 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1624 = stg13.stg13_stg13_1_merged1149_1624_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1624;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1567_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1567 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1625 = stg13.stg13_stg13_1_merged1149_1625_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1625;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1568_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1568 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[24 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1624 = stg13.stg13_stg13_1_merged1149_1624_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1624;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1569_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1569 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1625 = stg13.stg13_stg13_1_merged1149_1625_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1625;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1570_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1570 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1625 = stg13.stg13_stg13_1_merged1149_1625_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1625;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1571_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1571 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1626 = stg13.stg13_stg13_1_merged1149_1626_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1626;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1572_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1572 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[25 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1625 = stg13.stg13_stg13_1_merged1149_1625_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1625;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1573_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1573 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1626 = stg13.stg13_stg13_1_merged1149_1626_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1626;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1574_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1574 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1626 = stg13.stg13_stg13_1_merged1149_1626_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1626;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1575_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1575 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1627 = stg13.stg13_stg13_1_merged1149_1627_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1627;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1576_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1576 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[26 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1626 = stg13.stg13_stg13_1_merged1149_1626_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1626;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1577_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1577 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1627 = stg13.stg13_stg13_1_merged1149_1627_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1627;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1578_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1578 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1627 = stg13.stg13_stg13_1_merged1149_1627_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1627;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1579_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1579 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1628 = stg13.stg13_stg13_1_merged1149_1628_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1628;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1580_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1580 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[27 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1627 = stg13.stg13_stg13_1_merged1149_1627_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1627;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1581_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1581 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1628 = stg13.stg13_stg13_1_merged1149_1628_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1628;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1582_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1582 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1628 = stg13.stg13_stg13_1_merged1149_1628_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1628;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1583_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1583 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1629 = stg13.stg13_stg13_1_merged1149_1629_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1629;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1584_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1584 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[28 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1628 = stg13.stg13_stg13_1_merged1149_1628_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1628;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1585_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1585 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1629 = stg13.stg13_stg13_1_merged1149_1629_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1629;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1586_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1586 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1629 = stg13.stg13_stg13_1_merged1149_1629_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1629;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1587_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1587 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1630 = stg13.stg13_stg13_1_merged1149_1630_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1630;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1588_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1588 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[29 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1629 = stg13.stg13_stg13_1_merged1149_1629_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1629;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1589_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1589 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1630 = stg13.stg13_stg13_1_merged1149_1630_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1630;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1590_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1590 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1630 = stg13.stg13_stg13_1_merged1149_1630_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1630;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1591_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1591 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1631 = stg13.stg13_stg13_1_merged1149_1631_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1631;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1592_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1592 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[30 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1630 = stg13.stg13_stg13_1_merged1149_1630_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1630;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1593_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1593 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1631 = stg13.stg13_stg13_1_merged1149_1631_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1631;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1594_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1594 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1631 = stg13.stg13_stg13_1_merged1149_1631_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged1149_1631;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1595_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1595 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1600 = stg13.stg13_stg13_1_merged1149_1600_merged_banks_4.peek_61();
  return value_stg13_stg13_1_merged1149_1600;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1596_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1596 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[31 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1631 = stg13.stg13_stg13_1_merged1149_1631_merged_banks_4.peek_62();
  return value_stg13_stg13_1_merged1149_1631;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1597_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1597 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1600 = stg13.stg13_stg13_1_merged1149_1600_merged_banks_4.peek_61();
  return value_stg13_stg13_1_merged1149_1600;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1598_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1598 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[32 + 32stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1600 = stg13.stg13_stg13_1_merged1149_1600_merged_banks_4.peek_0();
  return value_stg13_stg13_1_merged1149_1600;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged1152_1599_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged1152_1599 read pattern: { stg14_1_merged1152[root = 0, stg14_0, stg14_1] -> stg13[33 + 32stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 59 }
  // Read schedule : { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
  auto value_stg13_stg13_1_merged1149_1601 = stg13.stg13_stg13_1_merged1149_1601_merged_banks_4.peek_61();
  return value_stg13_stg13_1_merged1149_1601;
  return 0;
}

// # of bundles = 2
// stg13_1_merged1149_write
//	stg13_stg13_1_merged1149_1600
//	stg13_stg13_1_merged1149_1601
//	stg13_stg13_1_merged1149_1602
//	stg13_stg13_1_merged1149_1603
//	stg13_stg13_1_merged1149_1604
//	stg13_stg13_1_merged1149_1605
//	stg13_stg13_1_merged1149_1606
//	stg13_stg13_1_merged1149_1607
//	stg13_stg13_1_merged1149_1608
//	stg13_stg13_1_merged1149_1609
//	stg13_stg13_1_merged1149_1610
//	stg13_stg13_1_merged1149_1611
//	stg13_stg13_1_merged1149_1612
//	stg13_stg13_1_merged1149_1613
//	stg13_stg13_1_merged1149_1614
//	stg13_stg13_1_merged1149_1615
//	stg13_stg13_1_merged1149_1616
//	stg13_stg13_1_merged1149_1617
//	stg13_stg13_1_merged1149_1618
//	stg13_stg13_1_merged1149_1619
//	stg13_stg13_1_merged1149_1620
//	stg13_stg13_1_merged1149_1621
//	stg13_stg13_1_merged1149_1622
//	stg13_stg13_1_merged1149_1623
//	stg13_stg13_1_merged1149_1624
//	stg13_stg13_1_merged1149_1625
//	stg13_stg13_1_merged1149_1626
//	stg13_stg13_1_merged1149_1627
//	stg13_stg13_1_merged1149_1628
//	stg13_stg13_1_merged1149_1629
//	stg13_stg13_1_merged1149_1630
//	stg13_stg13_1_merged1149_1631
inline void stg13_stg13_1_merged1149_write_bundle_write(hw_uint<512>& stg13_1_merged1149_write, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
	hw_uint<16> stg13_stg13_1_merged1149_1600_res = stg13_1_merged1149_write.extract<0, 15>();
	stg13_stg13_1_merged1149_1600_write(stg13_stg13_1_merged1149_1600_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1601_res = stg13_1_merged1149_write.extract<16, 31>();
	stg13_stg13_1_merged1149_1601_write(stg13_stg13_1_merged1149_1601_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1602_res = stg13_1_merged1149_write.extract<32, 47>();
	stg13_stg13_1_merged1149_1602_write(stg13_stg13_1_merged1149_1602_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1603_res = stg13_1_merged1149_write.extract<48, 63>();
	stg13_stg13_1_merged1149_1603_write(stg13_stg13_1_merged1149_1603_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1604_res = stg13_1_merged1149_write.extract<64, 79>();
	stg13_stg13_1_merged1149_1604_write(stg13_stg13_1_merged1149_1604_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1605_res = stg13_1_merged1149_write.extract<80, 95>();
	stg13_stg13_1_merged1149_1605_write(stg13_stg13_1_merged1149_1605_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1606_res = stg13_1_merged1149_write.extract<96, 111>();
	stg13_stg13_1_merged1149_1606_write(stg13_stg13_1_merged1149_1606_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1607_res = stg13_1_merged1149_write.extract<112, 127>();
	stg13_stg13_1_merged1149_1607_write(stg13_stg13_1_merged1149_1607_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1608_res = stg13_1_merged1149_write.extract<128, 143>();
	stg13_stg13_1_merged1149_1608_write(stg13_stg13_1_merged1149_1608_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1609_res = stg13_1_merged1149_write.extract<144, 159>();
	stg13_stg13_1_merged1149_1609_write(stg13_stg13_1_merged1149_1609_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1610_res = stg13_1_merged1149_write.extract<160, 175>();
	stg13_stg13_1_merged1149_1610_write(stg13_stg13_1_merged1149_1610_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1611_res = stg13_1_merged1149_write.extract<176, 191>();
	stg13_stg13_1_merged1149_1611_write(stg13_stg13_1_merged1149_1611_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1612_res = stg13_1_merged1149_write.extract<192, 207>();
	stg13_stg13_1_merged1149_1612_write(stg13_stg13_1_merged1149_1612_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1613_res = stg13_1_merged1149_write.extract<208, 223>();
	stg13_stg13_1_merged1149_1613_write(stg13_stg13_1_merged1149_1613_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1614_res = stg13_1_merged1149_write.extract<224, 239>();
	stg13_stg13_1_merged1149_1614_write(stg13_stg13_1_merged1149_1614_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1615_res = stg13_1_merged1149_write.extract<240, 255>();
	stg13_stg13_1_merged1149_1615_write(stg13_stg13_1_merged1149_1615_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1616_res = stg13_1_merged1149_write.extract<256, 271>();
	stg13_stg13_1_merged1149_1616_write(stg13_stg13_1_merged1149_1616_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1617_res = stg13_1_merged1149_write.extract<272, 287>();
	stg13_stg13_1_merged1149_1617_write(stg13_stg13_1_merged1149_1617_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1618_res = stg13_1_merged1149_write.extract<288, 303>();
	stg13_stg13_1_merged1149_1618_write(stg13_stg13_1_merged1149_1618_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1619_res = stg13_1_merged1149_write.extract<304, 319>();
	stg13_stg13_1_merged1149_1619_write(stg13_stg13_1_merged1149_1619_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1620_res = stg13_1_merged1149_write.extract<320, 335>();
	stg13_stg13_1_merged1149_1620_write(stg13_stg13_1_merged1149_1620_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1621_res = stg13_1_merged1149_write.extract<336, 351>();
	stg13_stg13_1_merged1149_1621_write(stg13_stg13_1_merged1149_1621_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1622_res = stg13_1_merged1149_write.extract<352, 367>();
	stg13_stg13_1_merged1149_1622_write(stg13_stg13_1_merged1149_1622_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1623_res = stg13_1_merged1149_write.extract<368, 383>();
	stg13_stg13_1_merged1149_1623_write(stg13_stg13_1_merged1149_1623_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1624_res = stg13_1_merged1149_write.extract<384, 399>();
	stg13_stg13_1_merged1149_1624_write(stg13_stg13_1_merged1149_1624_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1625_res = stg13_1_merged1149_write.extract<400, 415>();
	stg13_stg13_1_merged1149_1625_write(stg13_stg13_1_merged1149_1625_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1626_res = stg13_1_merged1149_write.extract<416, 431>();
	stg13_stg13_1_merged1149_1626_write(stg13_stg13_1_merged1149_1626_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1627_res = stg13_1_merged1149_write.extract<432, 447>();
	stg13_stg13_1_merged1149_1627_write(stg13_stg13_1_merged1149_1627_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1628_res = stg13_1_merged1149_write.extract<448, 463>();
	stg13_stg13_1_merged1149_1628_write(stg13_stg13_1_merged1149_1628_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1629_res = stg13_1_merged1149_write.extract<464, 479>();
	stg13_stg13_1_merged1149_1629_write(stg13_stg13_1_merged1149_1629_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1630_res = stg13_1_merged1149_write.extract<480, 495>();
	stg13_stg13_1_merged1149_1630_write(stg13_stg13_1_merged1149_1630_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1149_1631_res = stg13_1_merged1149_write.extract<496, 511>();
	stg13_stg13_1_merged1149_1631_write(stg13_stg13_1_merged1149_1631_res, stg13, root, stg13_0, stg13_1, dynamic_address);
}

// stg14_1_merged1152_read
//	stg13_stg14_1_merged1152_1472
//	stg13_stg14_1_merged1152_1473
//	stg13_stg14_1_merged1152_1474
//	stg13_stg14_1_merged1152_1475
//	stg13_stg14_1_merged1152_1476
//	stg13_stg14_1_merged1152_1477
//	stg13_stg14_1_merged1152_1478
//	stg13_stg14_1_merged1152_1479
//	stg13_stg14_1_merged1152_1480
//	stg13_stg14_1_merged1152_1481
//	stg13_stg14_1_merged1152_1482
//	stg13_stg14_1_merged1152_1483
//	stg13_stg14_1_merged1152_1484
//	stg13_stg14_1_merged1152_1485
//	stg13_stg14_1_merged1152_1486
//	stg13_stg14_1_merged1152_1487
//	stg13_stg14_1_merged1152_1488
//	stg13_stg14_1_merged1152_1489
//	stg13_stg14_1_merged1152_1490
//	stg13_stg14_1_merged1152_1491
//	stg13_stg14_1_merged1152_1492
//	stg13_stg14_1_merged1152_1493
//	stg13_stg14_1_merged1152_1494
//	stg13_stg14_1_merged1152_1495
//	stg13_stg14_1_merged1152_1496
//	stg13_stg14_1_merged1152_1497
//	stg13_stg14_1_merged1152_1498
//	stg13_stg14_1_merged1152_1499
//	stg13_stg14_1_merged1152_1500
//	stg13_stg14_1_merged1152_1501
//	stg13_stg14_1_merged1152_1502
//	stg13_stg14_1_merged1152_1503
//	stg13_stg14_1_merged1152_1504
//	stg13_stg14_1_merged1152_1505
//	stg13_stg14_1_merged1152_1506
//	stg13_stg14_1_merged1152_1507
//	stg13_stg14_1_merged1152_1508
//	stg13_stg14_1_merged1152_1509
//	stg13_stg14_1_merged1152_1510
//	stg13_stg14_1_merged1152_1511
//	stg13_stg14_1_merged1152_1512
//	stg13_stg14_1_merged1152_1513
//	stg13_stg14_1_merged1152_1514
//	stg13_stg14_1_merged1152_1515
//	stg13_stg14_1_merged1152_1516
//	stg13_stg14_1_merged1152_1517
//	stg13_stg14_1_merged1152_1518
//	stg13_stg14_1_merged1152_1519
//	stg13_stg14_1_merged1152_1520
//	stg13_stg14_1_merged1152_1521
//	stg13_stg14_1_merged1152_1522
//	stg13_stg14_1_merged1152_1523
//	stg13_stg14_1_merged1152_1524
//	stg13_stg14_1_merged1152_1525
//	stg13_stg14_1_merged1152_1526
//	stg13_stg14_1_merged1152_1527
//	stg13_stg14_1_merged1152_1528
//	stg13_stg14_1_merged1152_1529
//	stg13_stg14_1_merged1152_1530
//	stg13_stg14_1_merged1152_1531
//	stg13_stg14_1_merged1152_1532
//	stg13_stg14_1_merged1152_1533
//	stg13_stg14_1_merged1152_1534
//	stg13_stg14_1_merged1152_1535
//	stg13_stg14_1_merged1152_1536
//	stg13_stg14_1_merged1152_1537
//	stg13_stg14_1_merged1152_1538
//	stg13_stg14_1_merged1152_1539
//	stg13_stg14_1_merged1152_1540
//	stg13_stg14_1_merged1152_1541
//	stg13_stg14_1_merged1152_1542
//	stg13_stg14_1_merged1152_1543
//	stg13_stg14_1_merged1152_1544
//	stg13_stg14_1_merged1152_1545
//	stg13_stg14_1_merged1152_1546
//	stg13_stg14_1_merged1152_1547
//	stg13_stg14_1_merged1152_1548
//	stg13_stg14_1_merged1152_1549
//	stg13_stg14_1_merged1152_1550
//	stg13_stg14_1_merged1152_1551
//	stg13_stg14_1_merged1152_1552
//	stg13_stg14_1_merged1152_1553
//	stg13_stg14_1_merged1152_1554
//	stg13_stg14_1_merged1152_1555
//	stg13_stg14_1_merged1152_1556
//	stg13_stg14_1_merged1152_1557
//	stg13_stg14_1_merged1152_1558
//	stg13_stg14_1_merged1152_1559
//	stg13_stg14_1_merged1152_1560
//	stg13_stg14_1_merged1152_1561
//	stg13_stg14_1_merged1152_1562
//	stg13_stg14_1_merged1152_1563
//	stg13_stg14_1_merged1152_1564
//	stg13_stg14_1_merged1152_1565
//	stg13_stg14_1_merged1152_1566
//	stg13_stg14_1_merged1152_1567
//	stg13_stg14_1_merged1152_1568
//	stg13_stg14_1_merged1152_1569
//	stg13_stg14_1_merged1152_1570
//	stg13_stg14_1_merged1152_1571
//	stg13_stg14_1_merged1152_1572
//	stg13_stg14_1_merged1152_1573
//	stg13_stg14_1_merged1152_1574
//	stg13_stg14_1_merged1152_1575
//	stg13_stg14_1_merged1152_1576
//	stg13_stg14_1_merged1152_1577
//	stg13_stg14_1_merged1152_1578
//	stg13_stg14_1_merged1152_1579
//	stg13_stg14_1_merged1152_1580
//	stg13_stg14_1_merged1152_1581
//	stg13_stg14_1_merged1152_1582
//	stg13_stg14_1_merged1152_1583
//	stg13_stg14_1_merged1152_1584
//	stg13_stg14_1_merged1152_1585
//	stg13_stg14_1_merged1152_1586
//	stg13_stg14_1_merged1152_1587
//	stg13_stg14_1_merged1152_1588
//	stg13_stg14_1_merged1152_1589
//	stg13_stg14_1_merged1152_1590
//	stg13_stg14_1_merged1152_1591
//	stg13_stg14_1_merged1152_1592
//	stg13_stg14_1_merged1152_1593
//	stg13_stg14_1_merged1152_1594
//	stg13_stg14_1_merged1152_1595
//	stg13_stg14_1_merged1152_1596
//	stg13_stg14_1_merged1152_1597
//	stg13_stg14_1_merged1152_1598
//	stg13_stg14_1_merged1152_1599
inline hw_uint<2048> stg13_stg14_1_merged1152_read_bundle_read(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg13_stg14_1_merged1152_1472
    // stg13_stg14_1_merged1152_1473
    // stg13_stg14_1_merged1152_1474
    // stg13_stg14_1_merged1152_1475
    // stg13_stg14_1_merged1152_1476
    // stg13_stg14_1_merged1152_1477
    // stg13_stg14_1_merged1152_1478
    // stg13_stg14_1_merged1152_1479
    // stg13_stg14_1_merged1152_1480
    // stg13_stg14_1_merged1152_1481
    // stg13_stg14_1_merged1152_1482
    // stg13_stg14_1_merged1152_1483
    // stg13_stg14_1_merged1152_1484
    // stg13_stg14_1_merged1152_1485
    // stg13_stg14_1_merged1152_1486
    // stg13_stg14_1_merged1152_1487
    // stg13_stg14_1_merged1152_1488
    // stg13_stg14_1_merged1152_1489
    // stg13_stg14_1_merged1152_1490
    // stg13_stg14_1_merged1152_1491
    // stg13_stg14_1_merged1152_1492
    // stg13_stg14_1_merged1152_1493
    // stg13_stg14_1_merged1152_1494
    // stg13_stg14_1_merged1152_1495
    // stg13_stg14_1_merged1152_1496
    // stg13_stg14_1_merged1152_1497
    // stg13_stg14_1_merged1152_1498
    // stg13_stg14_1_merged1152_1499
    // stg13_stg14_1_merged1152_1500
    // stg13_stg14_1_merged1152_1501
    // stg13_stg14_1_merged1152_1502
    // stg13_stg14_1_merged1152_1503
    // stg13_stg14_1_merged1152_1504
    // stg13_stg14_1_merged1152_1505
    // stg13_stg14_1_merged1152_1506
    // stg13_stg14_1_merged1152_1507
    // stg13_stg14_1_merged1152_1508
    // stg13_stg14_1_merged1152_1509
    // stg13_stg14_1_merged1152_1510
    // stg13_stg14_1_merged1152_1511
    // stg13_stg14_1_merged1152_1512
    // stg13_stg14_1_merged1152_1513
    // stg13_stg14_1_merged1152_1514
    // stg13_stg14_1_merged1152_1515
    // stg13_stg14_1_merged1152_1516
    // stg13_stg14_1_merged1152_1517
    // stg13_stg14_1_merged1152_1518
    // stg13_stg14_1_merged1152_1519
    // stg13_stg14_1_merged1152_1520
    // stg13_stg14_1_merged1152_1521
    // stg13_stg14_1_merged1152_1522
    // stg13_stg14_1_merged1152_1523
    // stg13_stg14_1_merged1152_1524
    // stg13_stg14_1_merged1152_1525
    // stg13_stg14_1_merged1152_1526
    // stg13_stg14_1_merged1152_1527
    // stg13_stg14_1_merged1152_1528
    // stg13_stg14_1_merged1152_1529
    // stg13_stg14_1_merged1152_1530
    // stg13_stg14_1_merged1152_1531
    // stg13_stg14_1_merged1152_1532
    // stg13_stg14_1_merged1152_1533
    // stg13_stg14_1_merged1152_1534
    // stg13_stg14_1_merged1152_1535
    // stg13_stg14_1_merged1152_1536
    // stg13_stg14_1_merged1152_1537
    // stg13_stg14_1_merged1152_1538
    // stg13_stg14_1_merged1152_1539
    // stg13_stg14_1_merged1152_1540
    // stg13_stg14_1_merged1152_1541
    // stg13_stg14_1_merged1152_1542
    // stg13_stg14_1_merged1152_1543
    // stg13_stg14_1_merged1152_1544
    // stg13_stg14_1_merged1152_1545
    // stg13_stg14_1_merged1152_1546
    // stg13_stg14_1_merged1152_1547
    // stg13_stg14_1_merged1152_1548
    // stg13_stg14_1_merged1152_1549
    // stg13_stg14_1_merged1152_1550
    // stg13_stg14_1_merged1152_1551
    // stg13_stg14_1_merged1152_1552
    // stg13_stg14_1_merged1152_1553
    // stg13_stg14_1_merged1152_1554
    // stg13_stg14_1_merged1152_1555
    // stg13_stg14_1_merged1152_1556
    // stg13_stg14_1_merged1152_1557
    // stg13_stg14_1_merged1152_1558
    // stg13_stg14_1_merged1152_1559
    // stg13_stg14_1_merged1152_1560
    // stg13_stg14_1_merged1152_1561
    // stg13_stg14_1_merged1152_1562
    // stg13_stg14_1_merged1152_1563
    // stg13_stg14_1_merged1152_1564
    // stg13_stg14_1_merged1152_1565
    // stg13_stg14_1_merged1152_1566
    // stg13_stg14_1_merged1152_1567
    // stg13_stg14_1_merged1152_1568
    // stg13_stg14_1_merged1152_1569
    // stg13_stg14_1_merged1152_1570
    // stg13_stg14_1_merged1152_1571
    // stg13_stg14_1_merged1152_1572
    // stg13_stg14_1_merged1152_1573
    // stg13_stg14_1_merged1152_1574
    // stg13_stg14_1_merged1152_1575
    // stg13_stg14_1_merged1152_1576
    // stg13_stg14_1_merged1152_1577
    // stg13_stg14_1_merged1152_1578
    // stg13_stg14_1_merged1152_1579
    // stg13_stg14_1_merged1152_1580
    // stg13_stg14_1_merged1152_1581
    // stg13_stg14_1_merged1152_1582
    // stg13_stg14_1_merged1152_1583
    // stg13_stg14_1_merged1152_1584
    // stg13_stg14_1_merged1152_1585
    // stg13_stg14_1_merged1152_1586
    // stg13_stg14_1_merged1152_1587
    // stg13_stg14_1_merged1152_1588
    // stg13_stg14_1_merged1152_1589
    // stg13_stg14_1_merged1152_1590
    // stg13_stg14_1_merged1152_1591
    // stg13_stg14_1_merged1152_1592
    // stg13_stg14_1_merged1152_1593
    // stg13_stg14_1_merged1152_1594
    // stg13_stg14_1_merged1152_1595
    // stg13_stg14_1_merged1152_1596
    // stg13_stg14_1_merged1152_1597
    // stg13_stg14_1_merged1152_1598
    // stg13_stg14_1_merged1152_1599

	hw_uint<2048> result;
	hw_uint<16> stg13_stg14_1_merged1152_1472_res = stg13_stg14_1_merged1152_1472_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<0, 2048>(result, stg13_stg14_1_merged1152_1472_res);
	hw_uint<16> stg13_stg14_1_merged1152_1473_res = stg13_stg14_1_merged1152_1473_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<16, 2048>(result, stg13_stg14_1_merged1152_1473_res);
	hw_uint<16> stg13_stg14_1_merged1152_1474_res = stg13_stg14_1_merged1152_1474_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<32, 2048>(result, stg13_stg14_1_merged1152_1474_res);
	hw_uint<16> stg13_stg14_1_merged1152_1475_res = stg13_stg14_1_merged1152_1475_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<48, 2048>(result, stg13_stg14_1_merged1152_1475_res);
	hw_uint<16> stg13_stg14_1_merged1152_1476_res = stg13_stg14_1_merged1152_1476_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<64, 2048>(result, stg13_stg14_1_merged1152_1476_res);
	hw_uint<16> stg13_stg14_1_merged1152_1477_res = stg13_stg14_1_merged1152_1477_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<80, 2048>(result, stg13_stg14_1_merged1152_1477_res);
	hw_uint<16> stg13_stg14_1_merged1152_1478_res = stg13_stg14_1_merged1152_1478_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<96, 2048>(result, stg13_stg14_1_merged1152_1478_res);
	hw_uint<16> stg13_stg14_1_merged1152_1479_res = stg13_stg14_1_merged1152_1479_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<112, 2048>(result, stg13_stg14_1_merged1152_1479_res);
	hw_uint<16> stg13_stg14_1_merged1152_1480_res = stg13_stg14_1_merged1152_1480_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<128, 2048>(result, stg13_stg14_1_merged1152_1480_res);
	hw_uint<16> stg13_stg14_1_merged1152_1481_res = stg13_stg14_1_merged1152_1481_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<144, 2048>(result, stg13_stg14_1_merged1152_1481_res);
	hw_uint<16> stg13_stg14_1_merged1152_1482_res = stg13_stg14_1_merged1152_1482_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<160, 2048>(result, stg13_stg14_1_merged1152_1482_res);
	hw_uint<16> stg13_stg14_1_merged1152_1483_res = stg13_stg14_1_merged1152_1483_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<176, 2048>(result, stg13_stg14_1_merged1152_1483_res);
	hw_uint<16> stg13_stg14_1_merged1152_1484_res = stg13_stg14_1_merged1152_1484_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<192, 2048>(result, stg13_stg14_1_merged1152_1484_res);
	hw_uint<16> stg13_stg14_1_merged1152_1485_res = stg13_stg14_1_merged1152_1485_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<208, 2048>(result, stg13_stg14_1_merged1152_1485_res);
	hw_uint<16> stg13_stg14_1_merged1152_1486_res = stg13_stg14_1_merged1152_1486_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<224, 2048>(result, stg13_stg14_1_merged1152_1486_res);
	hw_uint<16> stg13_stg14_1_merged1152_1487_res = stg13_stg14_1_merged1152_1487_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<240, 2048>(result, stg13_stg14_1_merged1152_1487_res);
	hw_uint<16> stg13_stg14_1_merged1152_1488_res = stg13_stg14_1_merged1152_1488_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<256, 2048>(result, stg13_stg14_1_merged1152_1488_res);
	hw_uint<16> stg13_stg14_1_merged1152_1489_res = stg13_stg14_1_merged1152_1489_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<272, 2048>(result, stg13_stg14_1_merged1152_1489_res);
	hw_uint<16> stg13_stg14_1_merged1152_1490_res = stg13_stg14_1_merged1152_1490_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<288, 2048>(result, stg13_stg14_1_merged1152_1490_res);
	hw_uint<16> stg13_stg14_1_merged1152_1491_res = stg13_stg14_1_merged1152_1491_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<304, 2048>(result, stg13_stg14_1_merged1152_1491_res);
	hw_uint<16> stg13_stg14_1_merged1152_1492_res = stg13_stg14_1_merged1152_1492_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<320, 2048>(result, stg13_stg14_1_merged1152_1492_res);
	hw_uint<16> stg13_stg14_1_merged1152_1493_res = stg13_stg14_1_merged1152_1493_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<336, 2048>(result, stg13_stg14_1_merged1152_1493_res);
	hw_uint<16> stg13_stg14_1_merged1152_1494_res = stg13_stg14_1_merged1152_1494_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<352, 2048>(result, stg13_stg14_1_merged1152_1494_res);
	hw_uint<16> stg13_stg14_1_merged1152_1495_res = stg13_stg14_1_merged1152_1495_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<368, 2048>(result, stg13_stg14_1_merged1152_1495_res);
	hw_uint<16> stg13_stg14_1_merged1152_1496_res = stg13_stg14_1_merged1152_1496_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<384, 2048>(result, stg13_stg14_1_merged1152_1496_res);
	hw_uint<16> stg13_stg14_1_merged1152_1497_res = stg13_stg14_1_merged1152_1497_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<400, 2048>(result, stg13_stg14_1_merged1152_1497_res);
	hw_uint<16> stg13_stg14_1_merged1152_1498_res = stg13_stg14_1_merged1152_1498_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<416, 2048>(result, stg13_stg14_1_merged1152_1498_res);
	hw_uint<16> stg13_stg14_1_merged1152_1499_res = stg13_stg14_1_merged1152_1499_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<432, 2048>(result, stg13_stg14_1_merged1152_1499_res);
	hw_uint<16> stg13_stg14_1_merged1152_1500_res = stg13_stg14_1_merged1152_1500_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<448, 2048>(result, stg13_stg14_1_merged1152_1500_res);
	hw_uint<16> stg13_stg14_1_merged1152_1501_res = stg13_stg14_1_merged1152_1501_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<464, 2048>(result, stg13_stg14_1_merged1152_1501_res);
	hw_uint<16> stg13_stg14_1_merged1152_1502_res = stg13_stg14_1_merged1152_1502_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<480, 2048>(result, stg13_stg14_1_merged1152_1502_res);
	hw_uint<16> stg13_stg14_1_merged1152_1503_res = stg13_stg14_1_merged1152_1503_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<496, 2048>(result, stg13_stg14_1_merged1152_1503_res);
	hw_uint<16> stg13_stg14_1_merged1152_1504_res = stg13_stg14_1_merged1152_1504_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<512, 2048>(result, stg13_stg14_1_merged1152_1504_res);
	hw_uint<16> stg13_stg14_1_merged1152_1505_res = stg13_stg14_1_merged1152_1505_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<528, 2048>(result, stg13_stg14_1_merged1152_1505_res);
	hw_uint<16> stg13_stg14_1_merged1152_1506_res = stg13_stg14_1_merged1152_1506_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<544, 2048>(result, stg13_stg14_1_merged1152_1506_res);
	hw_uint<16> stg13_stg14_1_merged1152_1507_res = stg13_stg14_1_merged1152_1507_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<560, 2048>(result, stg13_stg14_1_merged1152_1507_res);
	hw_uint<16> stg13_stg14_1_merged1152_1508_res = stg13_stg14_1_merged1152_1508_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<576, 2048>(result, stg13_stg14_1_merged1152_1508_res);
	hw_uint<16> stg13_stg14_1_merged1152_1509_res = stg13_stg14_1_merged1152_1509_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<592, 2048>(result, stg13_stg14_1_merged1152_1509_res);
	hw_uint<16> stg13_stg14_1_merged1152_1510_res = stg13_stg14_1_merged1152_1510_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<608, 2048>(result, stg13_stg14_1_merged1152_1510_res);
	hw_uint<16> stg13_stg14_1_merged1152_1511_res = stg13_stg14_1_merged1152_1511_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<624, 2048>(result, stg13_stg14_1_merged1152_1511_res);
	hw_uint<16> stg13_stg14_1_merged1152_1512_res = stg13_stg14_1_merged1152_1512_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<640, 2048>(result, stg13_stg14_1_merged1152_1512_res);
	hw_uint<16> stg13_stg14_1_merged1152_1513_res = stg13_stg14_1_merged1152_1513_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<656, 2048>(result, stg13_stg14_1_merged1152_1513_res);
	hw_uint<16> stg13_stg14_1_merged1152_1514_res = stg13_stg14_1_merged1152_1514_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<672, 2048>(result, stg13_stg14_1_merged1152_1514_res);
	hw_uint<16> stg13_stg14_1_merged1152_1515_res = stg13_stg14_1_merged1152_1515_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<688, 2048>(result, stg13_stg14_1_merged1152_1515_res);
	hw_uint<16> stg13_stg14_1_merged1152_1516_res = stg13_stg14_1_merged1152_1516_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<704, 2048>(result, stg13_stg14_1_merged1152_1516_res);
	hw_uint<16> stg13_stg14_1_merged1152_1517_res = stg13_stg14_1_merged1152_1517_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<720, 2048>(result, stg13_stg14_1_merged1152_1517_res);
	hw_uint<16> stg13_stg14_1_merged1152_1518_res = stg13_stg14_1_merged1152_1518_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<736, 2048>(result, stg13_stg14_1_merged1152_1518_res);
	hw_uint<16> stg13_stg14_1_merged1152_1519_res = stg13_stg14_1_merged1152_1519_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<752, 2048>(result, stg13_stg14_1_merged1152_1519_res);
	hw_uint<16> stg13_stg14_1_merged1152_1520_res = stg13_stg14_1_merged1152_1520_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<768, 2048>(result, stg13_stg14_1_merged1152_1520_res);
	hw_uint<16> stg13_stg14_1_merged1152_1521_res = stg13_stg14_1_merged1152_1521_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<784, 2048>(result, stg13_stg14_1_merged1152_1521_res);
	hw_uint<16> stg13_stg14_1_merged1152_1522_res = stg13_stg14_1_merged1152_1522_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<800, 2048>(result, stg13_stg14_1_merged1152_1522_res);
	hw_uint<16> stg13_stg14_1_merged1152_1523_res = stg13_stg14_1_merged1152_1523_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<816, 2048>(result, stg13_stg14_1_merged1152_1523_res);
	hw_uint<16> stg13_stg14_1_merged1152_1524_res = stg13_stg14_1_merged1152_1524_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<832, 2048>(result, stg13_stg14_1_merged1152_1524_res);
	hw_uint<16> stg13_stg14_1_merged1152_1525_res = stg13_stg14_1_merged1152_1525_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<848, 2048>(result, stg13_stg14_1_merged1152_1525_res);
	hw_uint<16> stg13_stg14_1_merged1152_1526_res = stg13_stg14_1_merged1152_1526_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<864, 2048>(result, stg13_stg14_1_merged1152_1526_res);
	hw_uint<16> stg13_stg14_1_merged1152_1527_res = stg13_stg14_1_merged1152_1527_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<880, 2048>(result, stg13_stg14_1_merged1152_1527_res);
	hw_uint<16> stg13_stg14_1_merged1152_1528_res = stg13_stg14_1_merged1152_1528_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<896, 2048>(result, stg13_stg14_1_merged1152_1528_res);
	hw_uint<16> stg13_stg14_1_merged1152_1529_res = stg13_stg14_1_merged1152_1529_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<912, 2048>(result, stg13_stg14_1_merged1152_1529_res);
	hw_uint<16> stg13_stg14_1_merged1152_1530_res = stg13_stg14_1_merged1152_1530_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<928, 2048>(result, stg13_stg14_1_merged1152_1530_res);
	hw_uint<16> stg13_stg14_1_merged1152_1531_res = stg13_stg14_1_merged1152_1531_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<944, 2048>(result, stg13_stg14_1_merged1152_1531_res);
	hw_uint<16> stg13_stg14_1_merged1152_1532_res = stg13_stg14_1_merged1152_1532_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<960, 2048>(result, stg13_stg14_1_merged1152_1532_res);
	hw_uint<16> stg13_stg14_1_merged1152_1533_res = stg13_stg14_1_merged1152_1533_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<976, 2048>(result, stg13_stg14_1_merged1152_1533_res);
	hw_uint<16> stg13_stg14_1_merged1152_1534_res = stg13_stg14_1_merged1152_1534_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<992, 2048>(result, stg13_stg14_1_merged1152_1534_res);
	hw_uint<16> stg13_stg14_1_merged1152_1535_res = stg13_stg14_1_merged1152_1535_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1008, 2048>(result, stg13_stg14_1_merged1152_1535_res);
	hw_uint<16> stg13_stg14_1_merged1152_1536_res = stg13_stg14_1_merged1152_1536_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1024, 2048>(result, stg13_stg14_1_merged1152_1536_res);
	hw_uint<16> stg13_stg14_1_merged1152_1537_res = stg13_stg14_1_merged1152_1537_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1040, 2048>(result, stg13_stg14_1_merged1152_1537_res);
	hw_uint<16> stg13_stg14_1_merged1152_1538_res = stg13_stg14_1_merged1152_1538_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1056, 2048>(result, stg13_stg14_1_merged1152_1538_res);
	hw_uint<16> stg13_stg14_1_merged1152_1539_res = stg13_stg14_1_merged1152_1539_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1072, 2048>(result, stg13_stg14_1_merged1152_1539_res);
	hw_uint<16> stg13_stg14_1_merged1152_1540_res = stg13_stg14_1_merged1152_1540_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1088, 2048>(result, stg13_stg14_1_merged1152_1540_res);
	hw_uint<16> stg13_stg14_1_merged1152_1541_res = stg13_stg14_1_merged1152_1541_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1104, 2048>(result, stg13_stg14_1_merged1152_1541_res);
	hw_uint<16> stg13_stg14_1_merged1152_1542_res = stg13_stg14_1_merged1152_1542_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1120, 2048>(result, stg13_stg14_1_merged1152_1542_res);
	hw_uint<16> stg13_stg14_1_merged1152_1543_res = stg13_stg14_1_merged1152_1543_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1136, 2048>(result, stg13_stg14_1_merged1152_1543_res);
	hw_uint<16> stg13_stg14_1_merged1152_1544_res = stg13_stg14_1_merged1152_1544_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1152, 2048>(result, stg13_stg14_1_merged1152_1544_res);
	hw_uint<16> stg13_stg14_1_merged1152_1545_res = stg13_stg14_1_merged1152_1545_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1168, 2048>(result, stg13_stg14_1_merged1152_1545_res);
	hw_uint<16> stg13_stg14_1_merged1152_1546_res = stg13_stg14_1_merged1152_1546_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1184, 2048>(result, stg13_stg14_1_merged1152_1546_res);
	hw_uint<16> stg13_stg14_1_merged1152_1547_res = stg13_stg14_1_merged1152_1547_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1200, 2048>(result, stg13_stg14_1_merged1152_1547_res);
	hw_uint<16> stg13_stg14_1_merged1152_1548_res = stg13_stg14_1_merged1152_1548_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1216, 2048>(result, stg13_stg14_1_merged1152_1548_res);
	hw_uint<16> stg13_stg14_1_merged1152_1549_res = stg13_stg14_1_merged1152_1549_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1232, 2048>(result, stg13_stg14_1_merged1152_1549_res);
	hw_uint<16> stg13_stg14_1_merged1152_1550_res = stg13_stg14_1_merged1152_1550_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1248, 2048>(result, stg13_stg14_1_merged1152_1550_res);
	hw_uint<16> stg13_stg14_1_merged1152_1551_res = stg13_stg14_1_merged1152_1551_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1264, 2048>(result, stg13_stg14_1_merged1152_1551_res);
	hw_uint<16> stg13_stg14_1_merged1152_1552_res = stg13_stg14_1_merged1152_1552_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1280, 2048>(result, stg13_stg14_1_merged1152_1552_res);
	hw_uint<16> stg13_stg14_1_merged1152_1553_res = stg13_stg14_1_merged1152_1553_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1296, 2048>(result, stg13_stg14_1_merged1152_1553_res);
	hw_uint<16> stg13_stg14_1_merged1152_1554_res = stg13_stg14_1_merged1152_1554_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1312, 2048>(result, stg13_stg14_1_merged1152_1554_res);
	hw_uint<16> stg13_stg14_1_merged1152_1555_res = stg13_stg14_1_merged1152_1555_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1328, 2048>(result, stg13_stg14_1_merged1152_1555_res);
	hw_uint<16> stg13_stg14_1_merged1152_1556_res = stg13_stg14_1_merged1152_1556_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1344, 2048>(result, stg13_stg14_1_merged1152_1556_res);
	hw_uint<16> stg13_stg14_1_merged1152_1557_res = stg13_stg14_1_merged1152_1557_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1360, 2048>(result, stg13_stg14_1_merged1152_1557_res);
	hw_uint<16> stg13_stg14_1_merged1152_1558_res = stg13_stg14_1_merged1152_1558_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1376, 2048>(result, stg13_stg14_1_merged1152_1558_res);
	hw_uint<16> stg13_stg14_1_merged1152_1559_res = stg13_stg14_1_merged1152_1559_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1392, 2048>(result, stg13_stg14_1_merged1152_1559_res);
	hw_uint<16> stg13_stg14_1_merged1152_1560_res = stg13_stg14_1_merged1152_1560_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1408, 2048>(result, stg13_stg14_1_merged1152_1560_res);
	hw_uint<16> stg13_stg14_1_merged1152_1561_res = stg13_stg14_1_merged1152_1561_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1424, 2048>(result, stg13_stg14_1_merged1152_1561_res);
	hw_uint<16> stg13_stg14_1_merged1152_1562_res = stg13_stg14_1_merged1152_1562_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1440, 2048>(result, stg13_stg14_1_merged1152_1562_res);
	hw_uint<16> stg13_stg14_1_merged1152_1563_res = stg13_stg14_1_merged1152_1563_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1456, 2048>(result, stg13_stg14_1_merged1152_1563_res);
	hw_uint<16> stg13_stg14_1_merged1152_1564_res = stg13_stg14_1_merged1152_1564_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1472, 2048>(result, stg13_stg14_1_merged1152_1564_res);
	hw_uint<16> stg13_stg14_1_merged1152_1565_res = stg13_stg14_1_merged1152_1565_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1488, 2048>(result, stg13_stg14_1_merged1152_1565_res);
	hw_uint<16> stg13_stg14_1_merged1152_1566_res = stg13_stg14_1_merged1152_1566_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1504, 2048>(result, stg13_stg14_1_merged1152_1566_res);
	hw_uint<16> stg13_stg14_1_merged1152_1567_res = stg13_stg14_1_merged1152_1567_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1520, 2048>(result, stg13_stg14_1_merged1152_1567_res);
	hw_uint<16> stg13_stg14_1_merged1152_1568_res = stg13_stg14_1_merged1152_1568_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1536, 2048>(result, stg13_stg14_1_merged1152_1568_res);
	hw_uint<16> stg13_stg14_1_merged1152_1569_res = stg13_stg14_1_merged1152_1569_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1552, 2048>(result, stg13_stg14_1_merged1152_1569_res);
	hw_uint<16> stg13_stg14_1_merged1152_1570_res = stg13_stg14_1_merged1152_1570_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1568, 2048>(result, stg13_stg14_1_merged1152_1570_res);
	hw_uint<16> stg13_stg14_1_merged1152_1571_res = stg13_stg14_1_merged1152_1571_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1584, 2048>(result, stg13_stg14_1_merged1152_1571_res);
	hw_uint<16> stg13_stg14_1_merged1152_1572_res = stg13_stg14_1_merged1152_1572_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1600, 2048>(result, stg13_stg14_1_merged1152_1572_res);
	hw_uint<16> stg13_stg14_1_merged1152_1573_res = stg13_stg14_1_merged1152_1573_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1616, 2048>(result, stg13_stg14_1_merged1152_1573_res);
	hw_uint<16> stg13_stg14_1_merged1152_1574_res = stg13_stg14_1_merged1152_1574_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1632, 2048>(result, stg13_stg14_1_merged1152_1574_res);
	hw_uint<16> stg13_stg14_1_merged1152_1575_res = stg13_stg14_1_merged1152_1575_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1648, 2048>(result, stg13_stg14_1_merged1152_1575_res);
	hw_uint<16> stg13_stg14_1_merged1152_1576_res = stg13_stg14_1_merged1152_1576_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1664, 2048>(result, stg13_stg14_1_merged1152_1576_res);
	hw_uint<16> stg13_stg14_1_merged1152_1577_res = stg13_stg14_1_merged1152_1577_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1680, 2048>(result, stg13_stg14_1_merged1152_1577_res);
	hw_uint<16> stg13_stg14_1_merged1152_1578_res = stg13_stg14_1_merged1152_1578_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1696, 2048>(result, stg13_stg14_1_merged1152_1578_res);
	hw_uint<16> stg13_stg14_1_merged1152_1579_res = stg13_stg14_1_merged1152_1579_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1712, 2048>(result, stg13_stg14_1_merged1152_1579_res);
	hw_uint<16> stg13_stg14_1_merged1152_1580_res = stg13_stg14_1_merged1152_1580_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1728, 2048>(result, stg13_stg14_1_merged1152_1580_res);
	hw_uint<16> stg13_stg14_1_merged1152_1581_res = stg13_stg14_1_merged1152_1581_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1744, 2048>(result, stg13_stg14_1_merged1152_1581_res);
	hw_uint<16> stg13_stg14_1_merged1152_1582_res = stg13_stg14_1_merged1152_1582_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1760, 2048>(result, stg13_stg14_1_merged1152_1582_res);
	hw_uint<16> stg13_stg14_1_merged1152_1583_res = stg13_stg14_1_merged1152_1583_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1776, 2048>(result, stg13_stg14_1_merged1152_1583_res);
	hw_uint<16> stg13_stg14_1_merged1152_1584_res = stg13_stg14_1_merged1152_1584_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1792, 2048>(result, stg13_stg14_1_merged1152_1584_res);
	hw_uint<16> stg13_stg14_1_merged1152_1585_res = stg13_stg14_1_merged1152_1585_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1808, 2048>(result, stg13_stg14_1_merged1152_1585_res);
	hw_uint<16> stg13_stg14_1_merged1152_1586_res = stg13_stg14_1_merged1152_1586_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1824, 2048>(result, stg13_stg14_1_merged1152_1586_res);
	hw_uint<16> stg13_stg14_1_merged1152_1587_res = stg13_stg14_1_merged1152_1587_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1840, 2048>(result, stg13_stg14_1_merged1152_1587_res);
	hw_uint<16> stg13_stg14_1_merged1152_1588_res = stg13_stg14_1_merged1152_1588_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1856, 2048>(result, stg13_stg14_1_merged1152_1588_res);
	hw_uint<16> stg13_stg14_1_merged1152_1589_res = stg13_stg14_1_merged1152_1589_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1872, 2048>(result, stg13_stg14_1_merged1152_1589_res);
	hw_uint<16> stg13_stg14_1_merged1152_1590_res = stg13_stg14_1_merged1152_1590_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1888, 2048>(result, stg13_stg14_1_merged1152_1590_res);
	hw_uint<16> stg13_stg14_1_merged1152_1591_res = stg13_stg14_1_merged1152_1591_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1904, 2048>(result, stg13_stg14_1_merged1152_1591_res);
	hw_uint<16> stg13_stg14_1_merged1152_1592_res = stg13_stg14_1_merged1152_1592_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1920, 2048>(result, stg13_stg14_1_merged1152_1592_res);
	hw_uint<16> stg13_stg14_1_merged1152_1593_res = stg13_stg14_1_merged1152_1593_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1936, 2048>(result, stg13_stg14_1_merged1152_1593_res);
	hw_uint<16> stg13_stg14_1_merged1152_1594_res = stg13_stg14_1_merged1152_1594_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1952, 2048>(result, stg13_stg14_1_merged1152_1594_res);
	hw_uint<16> stg13_stg14_1_merged1152_1595_res = stg13_stg14_1_merged1152_1595_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1968, 2048>(result, stg13_stg14_1_merged1152_1595_res);
	hw_uint<16> stg13_stg14_1_merged1152_1596_res = stg13_stg14_1_merged1152_1596_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1984, 2048>(result, stg13_stg14_1_merged1152_1596_res);
	hw_uint<16> stg13_stg14_1_merged1152_1597_res = stg13_stg14_1_merged1152_1597_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<2000, 2048>(result, stg13_stg14_1_merged1152_1597_res);
	hw_uint<16> stg13_stg14_1_merged1152_1598_res = stg13_stg14_1_merged1152_1598_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<2016, 2048>(result, stg13_stg14_1_merged1152_1598_res);
	hw_uint<16> stg13_stg14_1_merged1152_1599_res = stg13_stg14_1_merged1152_1599_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<2032, 2048>(result, stg13_stg14_1_merged1152_1599_res);
	return result;
}

struct stg14_stg14_1_merged1152_1440_to_stg14_jac9_32_1_merged1155_2432_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1441_to_stg14_jac9_32_1_merged1155_2433_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1442_to_stg14_jac9_32_1_merged1155_2434_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1443_to_stg14_jac9_32_1_merged1155_2435_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1444_to_stg14_jac9_32_1_merged1155_2436_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1445_to_stg14_jac9_32_1_merged1155_2437_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1446_to_stg14_jac9_32_1_merged1155_2438_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1447_to_stg14_jac9_32_1_merged1155_2439_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1448_to_stg14_jac9_32_1_merged1155_2440_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1449_to_stg14_jac9_32_1_merged1155_2441_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1450_to_stg14_jac9_32_1_merged1155_2442_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1451_to_stg14_jac9_32_1_merged1155_2443_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1452_to_stg14_jac9_32_1_merged1155_2444_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1453_to_stg14_jac9_32_1_merged1155_2445_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1454_to_stg14_jac9_32_1_merged1155_2446_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1455_to_stg14_jac9_32_1_merged1155_2447_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1456_to_stg14_jac9_32_1_merged1155_2448_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1457_to_stg14_jac9_32_1_merged1155_2449_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1458_to_stg14_jac9_32_1_merged1155_2450_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1459_to_stg14_jac9_32_1_merged1155_2451_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1460_to_stg14_jac9_32_1_merged1155_2452_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1461_to_stg14_jac9_32_1_merged1155_2453_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1462_to_stg14_jac9_32_1_merged1155_2454_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1463_to_stg14_jac9_32_1_merged1155_2455_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1464_to_stg14_jac9_32_1_merged1155_2456_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1465_to_stg14_jac9_32_1_merged1155_2457_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1466_to_stg14_jac9_32_1_merged1155_2458_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1467_to_stg14_jac9_32_1_merged1155_2459_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1468_to_stg14_jac9_32_1_merged1155_2460_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1469_to_stg14_jac9_32_1_merged1155_2461_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1470_to_stg14_jac9_32_1_merged1155_2462_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1152_1471_to_stg14_jac9_32_1_merged1155_2463_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_cache {
  // Reader addrs...
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[1 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[2 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[3 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[4 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[5 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[6 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[7 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[8 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[9 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[10 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[11 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[12 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[13 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[14 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[15 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[16 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[17 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[18 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[19 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[20 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[21 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[22 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[23 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[24 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[25 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[26 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[27 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[28 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[29 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[30 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
    // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[31 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // # of banks: 32
  stg14_stg14_1_merged1152_1440_to_stg14_jac9_32_1_merged1155_2432_cache stg14_stg14_1_merged1152_1440_to_stg14_jac9_32_1_merged1155_2432;
  stg14_stg14_1_merged1152_1441_to_stg14_jac9_32_1_merged1155_2433_cache stg14_stg14_1_merged1152_1441_to_stg14_jac9_32_1_merged1155_2433;
  stg14_stg14_1_merged1152_1442_to_stg14_jac9_32_1_merged1155_2434_cache stg14_stg14_1_merged1152_1442_to_stg14_jac9_32_1_merged1155_2434;
  stg14_stg14_1_merged1152_1443_to_stg14_jac9_32_1_merged1155_2435_cache stg14_stg14_1_merged1152_1443_to_stg14_jac9_32_1_merged1155_2435;
  stg14_stg14_1_merged1152_1444_to_stg14_jac9_32_1_merged1155_2436_cache stg14_stg14_1_merged1152_1444_to_stg14_jac9_32_1_merged1155_2436;
  stg14_stg14_1_merged1152_1445_to_stg14_jac9_32_1_merged1155_2437_cache stg14_stg14_1_merged1152_1445_to_stg14_jac9_32_1_merged1155_2437;
  stg14_stg14_1_merged1152_1446_to_stg14_jac9_32_1_merged1155_2438_cache stg14_stg14_1_merged1152_1446_to_stg14_jac9_32_1_merged1155_2438;
  stg14_stg14_1_merged1152_1447_to_stg14_jac9_32_1_merged1155_2439_cache stg14_stg14_1_merged1152_1447_to_stg14_jac9_32_1_merged1155_2439;
  stg14_stg14_1_merged1152_1448_to_stg14_jac9_32_1_merged1155_2440_cache stg14_stg14_1_merged1152_1448_to_stg14_jac9_32_1_merged1155_2440;
  stg14_stg14_1_merged1152_1449_to_stg14_jac9_32_1_merged1155_2441_cache stg14_stg14_1_merged1152_1449_to_stg14_jac9_32_1_merged1155_2441;
  stg14_stg14_1_merged1152_1450_to_stg14_jac9_32_1_merged1155_2442_cache stg14_stg14_1_merged1152_1450_to_stg14_jac9_32_1_merged1155_2442;
  stg14_stg14_1_merged1152_1451_to_stg14_jac9_32_1_merged1155_2443_cache stg14_stg14_1_merged1152_1451_to_stg14_jac9_32_1_merged1155_2443;
  stg14_stg14_1_merged1152_1452_to_stg14_jac9_32_1_merged1155_2444_cache stg14_stg14_1_merged1152_1452_to_stg14_jac9_32_1_merged1155_2444;
  stg14_stg14_1_merged1152_1453_to_stg14_jac9_32_1_merged1155_2445_cache stg14_stg14_1_merged1152_1453_to_stg14_jac9_32_1_merged1155_2445;
  stg14_stg14_1_merged1152_1454_to_stg14_jac9_32_1_merged1155_2446_cache stg14_stg14_1_merged1152_1454_to_stg14_jac9_32_1_merged1155_2446;
  stg14_stg14_1_merged1152_1455_to_stg14_jac9_32_1_merged1155_2447_cache stg14_stg14_1_merged1152_1455_to_stg14_jac9_32_1_merged1155_2447;
  stg14_stg14_1_merged1152_1456_to_stg14_jac9_32_1_merged1155_2448_cache stg14_stg14_1_merged1152_1456_to_stg14_jac9_32_1_merged1155_2448;
  stg14_stg14_1_merged1152_1457_to_stg14_jac9_32_1_merged1155_2449_cache stg14_stg14_1_merged1152_1457_to_stg14_jac9_32_1_merged1155_2449;
  stg14_stg14_1_merged1152_1458_to_stg14_jac9_32_1_merged1155_2450_cache stg14_stg14_1_merged1152_1458_to_stg14_jac9_32_1_merged1155_2450;
  stg14_stg14_1_merged1152_1459_to_stg14_jac9_32_1_merged1155_2451_cache stg14_stg14_1_merged1152_1459_to_stg14_jac9_32_1_merged1155_2451;
  stg14_stg14_1_merged1152_1460_to_stg14_jac9_32_1_merged1155_2452_cache stg14_stg14_1_merged1152_1460_to_stg14_jac9_32_1_merged1155_2452;
  stg14_stg14_1_merged1152_1461_to_stg14_jac9_32_1_merged1155_2453_cache stg14_stg14_1_merged1152_1461_to_stg14_jac9_32_1_merged1155_2453;
  stg14_stg14_1_merged1152_1462_to_stg14_jac9_32_1_merged1155_2454_cache stg14_stg14_1_merged1152_1462_to_stg14_jac9_32_1_merged1155_2454;
  stg14_stg14_1_merged1152_1463_to_stg14_jac9_32_1_merged1155_2455_cache stg14_stg14_1_merged1152_1463_to_stg14_jac9_32_1_merged1155_2455;
  stg14_stg14_1_merged1152_1464_to_stg14_jac9_32_1_merged1155_2456_cache stg14_stg14_1_merged1152_1464_to_stg14_jac9_32_1_merged1155_2456;
  stg14_stg14_1_merged1152_1465_to_stg14_jac9_32_1_merged1155_2457_cache stg14_stg14_1_merged1152_1465_to_stg14_jac9_32_1_merged1155_2457;
  stg14_stg14_1_merged1152_1466_to_stg14_jac9_32_1_merged1155_2458_cache stg14_stg14_1_merged1152_1466_to_stg14_jac9_32_1_merged1155_2458;
  stg14_stg14_1_merged1152_1467_to_stg14_jac9_32_1_merged1155_2459_cache stg14_stg14_1_merged1152_1467_to_stg14_jac9_32_1_merged1155_2459;
  stg14_stg14_1_merged1152_1468_to_stg14_jac9_32_1_merged1155_2460_cache stg14_stg14_1_merged1152_1468_to_stg14_jac9_32_1_merged1155_2460;
  stg14_stg14_1_merged1152_1469_to_stg14_jac9_32_1_merged1155_2461_cache stg14_stg14_1_merged1152_1469_to_stg14_jac9_32_1_merged1155_2461;
  stg14_stg14_1_merged1152_1470_to_stg14_jac9_32_1_merged1155_2462_cache stg14_stg14_1_merged1152_1470_to_stg14_jac9_32_1_merged1155_2462;
  stg14_stg14_1_merged1152_1471_to_stg14_jac9_32_1_merged1155_2463_cache stg14_stg14_1_merged1152_1471_to_stg14_jac9_32_1_merged1155_2463;
};



inline void stg14_stg14_1_merged1152_1440_write(hw_uint<16>& stg14_stg14_1_merged1152_1440, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1440_to_stg14_jac9_32_1_merged1155_2432.push(stg14_stg14_1_merged1152_1440);
}

inline void stg14_stg14_1_merged1152_1441_write(hw_uint<16>& stg14_stg14_1_merged1152_1441, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1441_to_stg14_jac9_32_1_merged1155_2433.push(stg14_stg14_1_merged1152_1441);
}

inline void stg14_stg14_1_merged1152_1442_write(hw_uint<16>& stg14_stg14_1_merged1152_1442, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1442_to_stg14_jac9_32_1_merged1155_2434.push(stg14_stg14_1_merged1152_1442);
}

inline void stg14_stg14_1_merged1152_1443_write(hw_uint<16>& stg14_stg14_1_merged1152_1443, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1443_to_stg14_jac9_32_1_merged1155_2435.push(stg14_stg14_1_merged1152_1443);
}

inline void stg14_stg14_1_merged1152_1444_write(hw_uint<16>& stg14_stg14_1_merged1152_1444, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1444_to_stg14_jac9_32_1_merged1155_2436.push(stg14_stg14_1_merged1152_1444);
}

inline void stg14_stg14_1_merged1152_1445_write(hw_uint<16>& stg14_stg14_1_merged1152_1445, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1445_to_stg14_jac9_32_1_merged1155_2437.push(stg14_stg14_1_merged1152_1445);
}

inline void stg14_stg14_1_merged1152_1446_write(hw_uint<16>& stg14_stg14_1_merged1152_1446, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1446_to_stg14_jac9_32_1_merged1155_2438.push(stg14_stg14_1_merged1152_1446);
}

inline void stg14_stg14_1_merged1152_1447_write(hw_uint<16>& stg14_stg14_1_merged1152_1447, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1447_to_stg14_jac9_32_1_merged1155_2439.push(stg14_stg14_1_merged1152_1447);
}

inline void stg14_stg14_1_merged1152_1448_write(hw_uint<16>& stg14_stg14_1_merged1152_1448, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1448_to_stg14_jac9_32_1_merged1155_2440.push(stg14_stg14_1_merged1152_1448);
}

inline void stg14_stg14_1_merged1152_1449_write(hw_uint<16>& stg14_stg14_1_merged1152_1449, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1449_to_stg14_jac9_32_1_merged1155_2441.push(stg14_stg14_1_merged1152_1449);
}

inline void stg14_stg14_1_merged1152_1450_write(hw_uint<16>& stg14_stg14_1_merged1152_1450, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1450_to_stg14_jac9_32_1_merged1155_2442.push(stg14_stg14_1_merged1152_1450);
}

inline void stg14_stg14_1_merged1152_1451_write(hw_uint<16>& stg14_stg14_1_merged1152_1451, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1451_to_stg14_jac9_32_1_merged1155_2443.push(stg14_stg14_1_merged1152_1451);
}

inline void stg14_stg14_1_merged1152_1452_write(hw_uint<16>& stg14_stg14_1_merged1152_1452, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1452_to_stg14_jac9_32_1_merged1155_2444.push(stg14_stg14_1_merged1152_1452);
}

inline void stg14_stg14_1_merged1152_1453_write(hw_uint<16>& stg14_stg14_1_merged1152_1453, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1453_to_stg14_jac9_32_1_merged1155_2445.push(stg14_stg14_1_merged1152_1453);
}

inline void stg14_stg14_1_merged1152_1454_write(hw_uint<16>& stg14_stg14_1_merged1152_1454, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1454_to_stg14_jac9_32_1_merged1155_2446.push(stg14_stg14_1_merged1152_1454);
}

inline void stg14_stg14_1_merged1152_1455_write(hw_uint<16>& stg14_stg14_1_merged1152_1455, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1455_to_stg14_jac9_32_1_merged1155_2447.push(stg14_stg14_1_merged1152_1455);
}

inline void stg14_stg14_1_merged1152_1456_write(hw_uint<16>& stg14_stg14_1_merged1152_1456, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1456_to_stg14_jac9_32_1_merged1155_2448.push(stg14_stg14_1_merged1152_1456);
}

inline void stg14_stg14_1_merged1152_1457_write(hw_uint<16>& stg14_stg14_1_merged1152_1457, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1457_to_stg14_jac9_32_1_merged1155_2449.push(stg14_stg14_1_merged1152_1457);
}

inline void stg14_stg14_1_merged1152_1458_write(hw_uint<16>& stg14_stg14_1_merged1152_1458, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1458_to_stg14_jac9_32_1_merged1155_2450.push(stg14_stg14_1_merged1152_1458);
}

inline void stg14_stg14_1_merged1152_1459_write(hw_uint<16>& stg14_stg14_1_merged1152_1459, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1459_to_stg14_jac9_32_1_merged1155_2451.push(stg14_stg14_1_merged1152_1459);
}

inline void stg14_stg14_1_merged1152_1460_write(hw_uint<16>& stg14_stg14_1_merged1152_1460, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1460_to_stg14_jac9_32_1_merged1155_2452.push(stg14_stg14_1_merged1152_1460);
}

inline void stg14_stg14_1_merged1152_1461_write(hw_uint<16>& stg14_stg14_1_merged1152_1461, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1461_to_stg14_jac9_32_1_merged1155_2453.push(stg14_stg14_1_merged1152_1461);
}

inline void stg14_stg14_1_merged1152_1462_write(hw_uint<16>& stg14_stg14_1_merged1152_1462, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1462_to_stg14_jac9_32_1_merged1155_2454.push(stg14_stg14_1_merged1152_1462);
}

inline void stg14_stg14_1_merged1152_1463_write(hw_uint<16>& stg14_stg14_1_merged1152_1463, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1463_to_stg14_jac9_32_1_merged1155_2455.push(stg14_stg14_1_merged1152_1463);
}

inline void stg14_stg14_1_merged1152_1464_write(hw_uint<16>& stg14_stg14_1_merged1152_1464, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1464_to_stg14_jac9_32_1_merged1155_2456.push(stg14_stg14_1_merged1152_1464);
}

inline void stg14_stg14_1_merged1152_1465_write(hw_uint<16>& stg14_stg14_1_merged1152_1465, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1465_to_stg14_jac9_32_1_merged1155_2457.push(stg14_stg14_1_merged1152_1465);
}

inline void stg14_stg14_1_merged1152_1466_write(hw_uint<16>& stg14_stg14_1_merged1152_1466, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1466_to_stg14_jac9_32_1_merged1155_2458.push(stg14_stg14_1_merged1152_1466);
}

inline void stg14_stg14_1_merged1152_1467_write(hw_uint<16>& stg14_stg14_1_merged1152_1467, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1467_to_stg14_jac9_32_1_merged1155_2459.push(stg14_stg14_1_merged1152_1467);
}

inline void stg14_stg14_1_merged1152_1468_write(hw_uint<16>& stg14_stg14_1_merged1152_1468, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1468_to_stg14_jac9_32_1_merged1155_2460.push(stg14_stg14_1_merged1152_1468);
}

inline void stg14_stg14_1_merged1152_1469_write(hw_uint<16>& stg14_stg14_1_merged1152_1469, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1469_to_stg14_jac9_32_1_merged1155_2461.push(stg14_stg14_1_merged1152_1469);
}

inline void stg14_stg14_1_merged1152_1470_write(hw_uint<16>& stg14_stg14_1_merged1152_1470, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1470_to_stg14_jac9_32_1_merged1155_2462.push(stg14_stg14_1_merged1152_1470);
}

inline void stg14_stg14_1_merged1152_1471_write(hw_uint<16>& stg14_stg14_1_merged1152_1471, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1152_1471_to_stg14_jac9_32_1_merged1155_2463.push(stg14_stg14_1_merged1152_1471);
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2432_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2432 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1440 = stg14.stg14_stg14_1_merged1152_1440_to_stg14_jac9_32_1_merged1155_2432.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1440;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2433_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2433 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[1 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1441 = stg14.stg14_stg14_1_merged1152_1441_to_stg14_jac9_32_1_merged1155_2433.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1441;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2434_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2434 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[2 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1442 = stg14.stg14_stg14_1_merged1152_1442_to_stg14_jac9_32_1_merged1155_2434.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1442;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2435_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2435 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[3 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1443 = stg14.stg14_stg14_1_merged1152_1443_to_stg14_jac9_32_1_merged1155_2435.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1443;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2436_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2436 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[4 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1444 = stg14.stg14_stg14_1_merged1152_1444_to_stg14_jac9_32_1_merged1155_2436.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1444;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2437_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2437 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[5 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1445 = stg14.stg14_stg14_1_merged1152_1445_to_stg14_jac9_32_1_merged1155_2437.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1445;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2438_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2438 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[6 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1446 = stg14.stg14_stg14_1_merged1152_1446_to_stg14_jac9_32_1_merged1155_2438.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1446;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2439_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2439 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[7 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1447 = stg14.stg14_stg14_1_merged1152_1447_to_stg14_jac9_32_1_merged1155_2439.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1447;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2440_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2440 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[8 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1448 = stg14.stg14_stg14_1_merged1152_1448_to_stg14_jac9_32_1_merged1155_2440.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1448;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2441_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2441 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[9 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1449 = stg14.stg14_stg14_1_merged1152_1449_to_stg14_jac9_32_1_merged1155_2441.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1449;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2442_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2442 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[10 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1450 = stg14.stg14_stg14_1_merged1152_1450_to_stg14_jac9_32_1_merged1155_2442.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1450;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2443_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2443 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[11 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1451 = stg14.stg14_stg14_1_merged1152_1451_to_stg14_jac9_32_1_merged1155_2443.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1451;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2444_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2444 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[12 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1452 = stg14.stg14_stg14_1_merged1152_1452_to_stg14_jac9_32_1_merged1155_2444.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1452;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2445_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2445 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[13 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1453 = stg14.stg14_stg14_1_merged1152_1453_to_stg14_jac9_32_1_merged1155_2445.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1453;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2446_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2446 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[14 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1454 = stg14.stg14_stg14_1_merged1152_1454_to_stg14_jac9_32_1_merged1155_2446.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1454;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2447_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2447 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[15 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1455 = stg14.stg14_stg14_1_merged1152_1455_to_stg14_jac9_32_1_merged1155_2447.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1455;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2448_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2448 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[16 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1456 = stg14.stg14_stg14_1_merged1152_1456_to_stg14_jac9_32_1_merged1155_2448.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1456;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2449_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2449 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[17 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1457 = stg14.stg14_stg14_1_merged1152_1457_to_stg14_jac9_32_1_merged1155_2449.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1457;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2450_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2450 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[18 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1458 = stg14.stg14_stg14_1_merged1152_1458_to_stg14_jac9_32_1_merged1155_2450.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1458;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2451_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2451 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[19 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1459 = stg14.stg14_stg14_1_merged1152_1459_to_stg14_jac9_32_1_merged1155_2451.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1459;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2452_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2452 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[20 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1460 = stg14.stg14_stg14_1_merged1152_1460_to_stg14_jac9_32_1_merged1155_2452.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1460;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2453_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2453 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[21 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1461 = stg14.stg14_stg14_1_merged1152_1461_to_stg14_jac9_32_1_merged1155_2453.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1461;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2454_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2454 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[22 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1462 = stg14.stg14_stg14_1_merged1152_1462_to_stg14_jac9_32_1_merged1155_2454.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1462;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2455_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2455 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[23 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1463 = stg14.stg14_stg14_1_merged1152_1463_to_stg14_jac9_32_1_merged1155_2455.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1463;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2456_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2456 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[24 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1464 = stg14.stg14_stg14_1_merged1152_1464_to_stg14_jac9_32_1_merged1155_2456.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1464;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2457_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2457 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[25 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1465 = stg14.stg14_stg14_1_merged1152_1465_to_stg14_jac9_32_1_merged1155_2457.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1465;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2458_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2458 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[26 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1466 = stg14.stg14_stg14_1_merged1152_1466_to_stg14_jac9_32_1_merged1155_2458.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1466;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2459_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2459 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[27 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1467 = stg14.stg14_stg14_1_merged1152_1467_to_stg14_jac9_32_1_merged1155_2459.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1467;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2460_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2460 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[28 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1468 = stg14.stg14_stg14_1_merged1152_1468_to_stg14_jac9_32_1_merged1155_2460.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1468;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2461_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2461 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[29 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1469 = stg14.stg14_stg14_1_merged1152_1469_to_stg14_jac9_32_1_merged1155_2461.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1469;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2462_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2462 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[30 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1470 = stg14.stg14_stg14_1_merged1152_1470_to_stg14_jac9_32_1_merged1155_2462.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1470;
  return 0;
}

inline hw_uint<16> stg14_jac9_32_1_merged1155_2463_select(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_32_1_merged1155_2463 read pattern: { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> stg14[31 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
  // Read schedule : { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  auto value_stg14_stg14_1_merged1152_1471 = stg14.stg14_stg14_1_merged1152_1471_to_stg14_jac9_32_1_merged1155_2463.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1152_1471;
  return 0;
}

// # of bundles = 2
// jac9_32_1_merged1155_read
//	stg14_jac9_32_1_merged1155_2432
//	stg14_jac9_32_1_merged1155_2433
//	stg14_jac9_32_1_merged1155_2434
//	stg14_jac9_32_1_merged1155_2435
//	stg14_jac9_32_1_merged1155_2436
//	stg14_jac9_32_1_merged1155_2437
//	stg14_jac9_32_1_merged1155_2438
//	stg14_jac9_32_1_merged1155_2439
//	stg14_jac9_32_1_merged1155_2440
//	stg14_jac9_32_1_merged1155_2441
//	stg14_jac9_32_1_merged1155_2442
//	stg14_jac9_32_1_merged1155_2443
//	stg14_jac9_32_1_merged1155_2444
//	stg14_jac9_32_1_merged1155_2445
//	stg14_jac9_32_1_merged1155_2446
//	stg14_jac9_32_1_merged1155_2447
//	stg14_jac9_32_1_merged1155_2448
//	stg14_jac9_32_1_merged1155_2449
//	stg14_jac9_32_1_merged1155_2450
//	stg14_jac9_32_1_merged1155_2451
//	stg14_jac9_32_1_merged1155_2452
//	stg14_jac9_32_1_merged1155_2453
//	stg14_jac9_32_1_merged1155_2454
//	stg14_jac9_32_1_merged1155_2455
//	stg14_jac9_32_1_merged1155_2456
//	stg14_jac9_32_1_merged1155_2457
//	stg14_jac9_32_1_merged1155_2458
//	stg14_jac9_32_1_merged1155_2459
//	stg14_jac9_32_1_merged1155_2460
//	stg14_jac9_32_1_merged1155_2461
//	stg14_jac9_32_1_merged1155_2462
//	stg14_jac9_32_1_merged1155_2463
inline hw_uint<512> stg14_jac9_32_1_merged1155_read_bundle_read(stg14_cache& stg14, int root, int jac9_32_0, int jac9_32_1, int dynamic_address) {
  // # of ports in bundle: 32
    // stg14_jac9_32_1_merged1155_2432
    // stg14_jac9_32_1_merged1155_2433
    // stg14_jac9_32_1_merged1155_2434
    // stg14_jac9_32_1_merged1155_2435
    // stg14_jac9_32_1_merged1155_2436
    // stg14_jac9_32_1_merged1155_2437
    // stg14_jac9_32_1_merged1155_2438
    // stg14_jac9_32_1_merged1155_2439
    // stg14_jac9_32_1_merged1155_2440
    // stg14_jac9_32_1_merged1155_2441
    // stg14_jac9_32_1_merged1155_2442
    // stg14_jac9_32_1_merged1155_2443
    // stg14_jac9_32_1_merged1155_2444
    // stg14_jac9_32_1_merged1155_2445
    // stg14_jac9_32_1_merged1155_2446
    // stg14_jac9_32_1_merged1155_2447
    // stg14_jac9_32_1_merged1155_2448
    // stg14_jac9_32_1_merged1155_2449
    // stg14_jac9_32_1_merged1155_2450
    // stg14_jac9_32_1_merged1155_2451
    // stg14_jac9_32_1_merged1155_2452
    // stg14_jac9_32_1_merged1155_2453
    // stg14_jac9_32_1_merged1155_2454
    // stg14_jac9_32_1_merged1155_2455
    // stg14_jac9_32_1_merged1155_2456
    // stg14_jac9_32_1_merged1155_2457
    // stg14_jac9_32_1_merged1155_2458
    // stg14_jac9_32_1_merged1155_2459
    // stg14_jac9_32_1_merged1155_2460
    // stg14_jac9_32_1_merged1155_2461
    // stg14_jac9_32_1_merged1155_2462
    // stg14_jac9_32_1_merged1155_2463

	hw_uint<512> result;
	hw_uint<16> stg14_jac9_32_1_merged1155_2432_res = stg14_jac9_32_1_merged1155_2432_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<0, 512>(result, stg14_jac9_32_1_merged1155_2432_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2433_res = stg14_jac9_32_1_merged1155_2433_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<16, 512>(result, stg14_jac9_32_1_merged1155_2433_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2434_res = stg14_jac9_32_1_merged1155_2434_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<32, 512>(result, stg14_jac9_32_1_merged1155_2434_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2435_res = stg14_jac9_32_1_merged1155_2435_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<48, 512>(result, stg14_jac9_32_1_merged1155_2435_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2436_res = stg14_jac9_32_1_merged1155_2436_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<64, 512>(result, stg14_jac9_32_1_merged1155_2436_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2437_res = stg14_jac9_32_1_merged1155_2437_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<80, 512>(result, stg14_jac9_32_1_merged1155_2437_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2438_res = stg14_jac9_32_1_merged1155_2438_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<96, 512>(result, stg14_jac9_32_1_merged1155_2438_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2439_res = stg14_jac9_32_1_merged1155_2439_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<112, 512>(result, stg14_jac9_32_1_merged1155_2439_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2440_res = stg14_jac9_32_1_merged1155_2440_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<128, 512>(result, stg14_jac9_32_1_merged1155_2440_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2441_res = stg14_jac9_32_1_merged1155_2441_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<144, 512>(result, stg14_jac9_32_1_merged1155_2441_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2442_res = stg14_jac9_32_1_merged1155_2442_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<160, 512>(result, stg14_jac9_32_1_merged1155_2442_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2443_res = stg14_jac9_32_1_merged1155_2443_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<176, 512>(result, stg14_jac9_32_1_merged1155_2443_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2444_res = stg14_jac9_32_1_merged1155_2444_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<192, 512>(result, stg14_jac9_32_1_merged1155_2444_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2445_res = stg14_jac9_32_1_merged1155_2445_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<208, 512>(result, stg14_jac9_32_1_merged1155_2445_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2446_res = stg14_jac9_32_1_merged1155_2446_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<224, 512>(result, stg14_jac9_32_1_merged1155_2446_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2447_res = stg14_jac9_32_1_merged1155_2447_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<240, 512>(result, stg14_jac9_32_1_merged1155_2447_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2448_res = stg14_jac9_32_1_merged1155_2448_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<256, 512>(result, stg14_jac9_32_1_merged1155_2448_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2449_res = stg14_jac9_32_1_merged1155_2449_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<272, 512>(result, stg14_jac9_32_1_merged1155_2449_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2450_res = stg14_jac9_32_1_merged1155_2450_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<288, 512>(result, stg14_jac9_32_1_merged1155_2450_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2451_res = stg14_jac9_32_1_merged1155_2451_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<304, 512>(result, stg14_jac9_32_1_merged1155_2451_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2452_res = stg14_jac9_32_1_merged1155_2452_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<320, 512>(result, stg14_jac9_32_1_merged1155_2452_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2453_res = stg14_jac9_32_1_merged1155_2453_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<336, 512>(result, stg14_jac9_32_1_merged1155_2453_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2454_res = stg14_jac9_32_1_merged1155_2454_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<352, 512>(result, stg14_jac9_32_1_merged1155_2454_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2455_res = stg14_jac9_32_1_merged1155_2455_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<368, 512>(result, stg14_jac9_32_1_merged1155_2455_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2456_res = stg14_jac9_32_1_merged1155_2456_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<384, 512>(result, stg14_jac9_32_1_merged1155_2456_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2457_res = stg14_jac9_32_1_merged1155_2457_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<400, 512>(result, stg14_jac9_32_1_merged1155_2457_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2458_res = stg14_jac9_32_1_merged1155_2458_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<416, 512>(result, stg14_jac9_32_1_merged1155_2458_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2459_res = stg14_jac9_32_1_merged1155_2459_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<432, 512>(result, stg14_jac9_32_1_merged1155_2459_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2460_res = stg14_jac9_32_1_merged1155_2460_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<448, 512>(result, stg14_jac9_32_1_merged1155_2460_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2461_res = stg14_jac9_32_1_merged1155_2461_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<464, 512>(result, stg14_jac9_32_1_merged1155_2461_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2462_res = stg14_jac9_32_1_merged1155_2462_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<480, 512>(result, stg14_jac9_32_1_merged1155_2462_res);
	hw_uint<16> stg14_jac9_32_1_merged1155_2463_res = stg14_jac9_32_1_merged1155_2463_select(stg14, root, jac9_32_0, jac9_32_1, dynamic_address);
	set_at<496, 512>(result, stg14_jac9_32_1_merged1155_2463_res);
	return result;
}

// stg14_1_merged1152_write
//	stg14_stg14_1_merged1152_1440
//	stg14_stg14_1_merged1152_1441
//	stg14_stg14_1_merged1152_1442
//	stg14_stg14_1_merged1152_1443
//	stg14_stg14_1_merged1152_1444
//	stg14_stg14_1_merged1152_1445
//	stg14_stg14_1_merged1152_1446
//	stg14_stg14_1_merged1152_1447
//	stg14_stg14_1_merged1152_1448
//	stg14_stg14_1_merged1152_1449
//	stg14_stg14_1_merged1152_1450
//	stg14_stg14_1_merged1152_1451
//	stg14_stg14_1_merged1152_1452
//	stg14_stg14_1_merged1152_1453
//	stg14_stg14_1_merged1152_1454
//	stg14_stg14_1_merged1152_1455
//	stg14_stg14_1_merged1152_1456
//	stg14_stg14_1_merged1152_1457
//	stg14_stg14_1_merged1152_1458
//	stg14_stg14_1_merged1152_1459
//	stg14_stg14_1_merged1152_1460
//	stg14_stg14_1_merged1152_1461
//	stg14_stg14_1_merged1152_1462
//	stg14_stg14_1_merged1152_1463
//	stg14_stg14_1_merged1152_1464
//	stg14_stg14_1_merged1152_1465
//	stg14_stg14_1_merged1152_1466
//	stg14_stg14_1_merged1152_1467
//	stg14_stg14_1_merged1152_1468
//	stg14_stg14_1_merged1152_1469
//	stg14_stg14_1_merged1152_1470
//	stg14_stg14_1_merged1152_1471
inline void stg14_stg14_1_merged1152_write_bundle_write(hw_uint<512>& stg14_1_merged1152_write, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
	hw_uint<16> stg14_stg14_1_merged1152_1440_res = stg14_1_merged1152_write.extract<0, 15>();
	stg14_stg14_1_merged1152_1440_write(stg14_stg14_1_merged1152_1440_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1441_res = stg14_1_merged1152_write.extract<16, 31>();
	stg14_stg14_1_merged1152_1441_write(stg14_stg14_1_merged1152_1441_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1442_res = stg14_1_merged1152_write.extract<32, 47>();
	stg14_stg14_1_merged1152_1442_write(stg14_stg14_1_merged1152_1442_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1443_res = stg14_1_merged1152_write.extract<48, 63>();
	stg14_stg14_1_merged1152_1443_write(stg14_stg14_1_merged1152_1443_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1444_res = stg14_1_merged1152_write.extract<64, 79>();
	stg14_stg14_1_merged1152_1444_write(stg14_stg14_1_merged1152_1444_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1445_res = stg14_1_merged1152_write.extract<80, 95>();
	stg14_stg14_1_merged1152_1445_write(stg14_stg14_1_merged1152_1445_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1446_res = stg14_1_merged1152_write.extract<96, 111>();
	stg14_stg14_1_merged1152_1446_write(stg14_stg14_1_merged1152_1446_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1447_res = stg14_1_merged1152_write.extract<112, 127>();
	stg14_stg14_1_merged1152_1447_write(stg14_stg14_1_merged1152_1447_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1448_res = stg14_1_merged1152_write.extract<128, 143>();
	stg14_stg14_1_merged1152_1448_write(stg14_stg14_1_merged1152_1448_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1449_res = stg14_1_merged1152_write.extract<144, 159>();
	stg14_stg14_1_merged1152_1449_write(stg14_stg14_1_merged1152_1449_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1450_res = stg14_1_merged1152_write.extract<160, 175>();
	stg14_stg14_1_merged1152_1450_write(stg14_stg14_1_merged1152_1450_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1451_res = stg14_1_merged1152_write.extract<176, 191>();
	stg14_stg14_1_merged1152_1451_write(stg14_stg14_1_merged1152_1451_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1452_res = stg14_1_merged1152_write.extract<192, 207>();
	stg14_stg14_1_merged1152_1452_write(stg14_stg14_1_merged1152_1452_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1453_res = stg14_1_merged1152_write.extract<208, 223>();
	stg14_stg14_1_merged1152_1453_write(stg14_stg14_1_merged1152_1453_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1454_res = stg14_1_merged1152_write.extract<224, 239>();
	stg14_stg14_1_merged1152_1454_write(stg14_stg14_1_merged1152_1454_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1455_res = stg14_1_merged1152_write.extract<240, 255>();
	stg14_stg14_1_merged1152_1455_write(stg14_stg14_1_merged1152_1455_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1456_res = stg14_1_merged1152_write.extract<256, 271>();
	stg14_stg14_1_merged1152_1456_write(stg14_stg14_1_merged1152_1456_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1457_res = stg14_1_merged1152_write.extract<272, 287>();
	stg14_stg14_1_merged1152_1457_write(stg14_stg14_1_merged1152_1457_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1458_res = stg14_1_merged1152_write.extract<288, 303>();
	stg14_stg14_1_merged1152_1458_write(stg14_stg14_1_merged1152_1458_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1459_res = stg14_1_merged1152_write.extract<304, 319>();
	stg14_stg14_1_merged1152_1459_write(stg14_stg14_1_merged1152_1459_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1460_res = stg14_1_merged1152_write.extract<320, 335>();
	stg14_stg14_1_merged1152_1460_write(stg14_stg14_1_merged1152_1460_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1461_res = stg14_1_merged1152_write.extract<336, 351>();
	stg14_stg14_1_merged1152_1461_write(stg14_stg14_1_merged1152_1461_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1462_res = stg14_1_merged1152_write.extract<352, 367>();
	stg14_stg14_1_merged1152_1462_write(stg14_stg14_1_merged1152_1462_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1463_res = stg14_1_merged1152_write.extract<368, 383>();
	stg14_stg14_1_merged1152_1463_write(stg14_stg14_1_merged1152_1463_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1464_res = stg14_1_merged1152_write.extract<384, 399>();
	stg14_stg14_1_merged1152_1464_write(stg14_stg14_1_merged1152_1464_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1465_res = stg14_1_merged1152_write.extract<400, 415>();
	stg14_stg14_1_merged1152_1465_write(stg14_stg14_1_merged1152_1465_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1466_res = stg14_1_merged1152_write.extract<416, 431>();
	stg14_stg14_1_merged1152_1466_write(stg14_stg14_1_merged1152_1466_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1467_res = stg14_1_merged1152_write.extract<432, 447>();
	stg14_stg14_1_merged1152_1467_write(stg14_stg14_1_merged1152_1467_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1468_res = stg14_1_merged1152_write.extract<448, 463>();
	stg14_stg14_1_merged1152_1468_write(stg14_stg14_1_merged1152_1468_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1469_res = stg14_1_merged1152_write.extract<464, 479>();
	stg14_stg14_1_merged1152_1469_write(stg14_stg14_1_merged1152_1469_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1470_res = stg14_1_merged1152_write.extract<480, 495>();
	stg14_stg14_1_merged1152_1470_write(stg14_stg14_1_merged1152_1470_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1152_1471_res = stg14_1_merged1152_write.extract<496, 511>();
	stg14_stg14_1_merged1152_1471_write(stg14_stg14_1_merged1152_1471_res, stg14, root, stg14_0, stg14_1, dynamic_address);
}

struct stg2_stg2_1_merged1116_1120_merged_banks_4_cache {
	// RAM Box: {[0, 2272], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 72, 73
	hw_uint<16> f0;
	fifo<hw_uint<16>, 71> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_72() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1121_merged_banks_4_cache {
	// RAM Box: {[1, 2273], [0, 1090]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 72, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_73() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1122_merged_banks_4_cache {
	// RAM Box: {[2, 2242], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1123_merged_banks_4_cache {
	// RAM Box: {[3, 2243], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1124_merged_banks_4_cache {
	// RAM Box: {[4, 2244], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1125_merged_banks_4_cache {
	// RAM Box: {[5, 2245], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1126_merged_banks_4_cache {
	// RAM Box: {[6, 2246], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1127_merged_banks_4_cache {
	// RAM Box: {[7, 2247], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1128_merged_banks_4_cache {
	// RAM Box: {[8, 2248], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1129_merged_banks_4_cache {
	// RAM Box: {[9, 2249], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1130_merged_banks_4_cache {
	// RAM Box: {[10, 2250], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1131_merged_banks_4_cache {
	// RAM Box: {[11, 2251], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1132_merged_banks_4_cache {
	// RAM Box: {[12, 2252], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1133_merged_banks_4_cache {
	// RAM Box: {[13, 2253], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1134_merged_banks_4_cache {
	// RAM Box: {[14, 2254], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1135_merged_banks_4_cache {
	// RAM Box: {[15, 2255], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1136_merged_banks_4_cache {
	// RAM Box: {[16, 2256], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1137_merged_banks_4_cache {
	// RAM Box: {[17, 2257], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1138_merged_banks_4_cache {
	// RAM Box: {[18, 2258], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1139_merged_banks_4_cache {
	// RAM Box: {[19, 2259], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1140_merged_banks_4_cache {
	// RAM Box: {[20, 2260], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1141_merged_banks_4_cache {
	// RAM Box: {[21, 2261], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1142_merged_banks_4_cache {
	// RAM Box: {[22, 2262], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1143_merged_banks_4_cache {
	// RAM Box: {[23, 2263], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1144_merged_banks_4_cache {
	// RAM Box: {[24, 2264], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1145_merged_banks_4_cache {
	// RAM Box: {[25, 2265], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1146_merged_banks_4_cache {
	// RAM Box: {[26, 2266], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1147_merged_banks_4_cache {
	// RAM Box: {[27, 2267], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1148_merged_banks_4_cache {
	// RAM Box: {[28, 2268], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1149_merged_banks_4_cache {
	// RAM Box: {[29, 2269], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1150_merged_banks_4_cache {
	// RAM Box: {[30, 2270], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged1116_1151_merged_banks_4_cache {
	// RAM Box: {[31, 2271], [0, 1091]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_cache {
  // Reader addrs...
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[33 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[1 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[1 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[1 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
    // { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // # of banks: 32
  stg2_stg2_1_merged1116_1120_merged_banks_4_cache stg2_stg2_1_merged1116_1120_merged_banks_4;
  stg2_stg2_1_merged1116_1121_merged_banks_4_cache stg2_stg2_1_merged1116_1121_merged_banks_4;
  stg2_stg2_1_merged1116_1122_merged_banks_4_cache stg2_stg2_1_merged1116_1122_merged_banks_4;
  stg2_stg2_1_merged1116_1123_merged_banks_4_cache stg2_stg2_1_merged1116_1123_merged_banks_4;
  stg2_stg2_1_merged1116_1124_merged_banks_4_cache stg2_stg2_1_merged1116_1124_merged_banks_4;
  stg2_stg2_1_merged1116_1125_merged_banks_4_cache stg2_stg2_1_merged1116_1125_merged_banks_4;
  stg2_stg2_1_merged1116_1126_merged_banks_4_cache stg2_stg2_1_merged1116_1126_merged_banks_4;
  stg2_stg2_1_merged1116_1127_merged_banks_4_cache stg2_stg2_1_merged1116_1127_merged_banks_4;
  stg2_stg2_1_merged1116_1128_merged_banks_4_cache stg2_stg2_1_merged1116_1128_merged_banks_4;
  stg2_stg2_1_merged1116_1129_merged_banks_4_cache stg2_stg2_1_merged1116_1129_merged_banks_4;
  stg2_stg2_1_merged1116_1130_merged_banks_4_cache stg2_stg2_1_merged1116_1130_merged_banks_4;
  stg2_stg2_1_merged1116_1131_merged_banks_4_cache stg2_stg2_1_merged1116_1131_merged_banks_4;
  stg2_stg2_1_merged1116_1132_merged_banks_4_cache stg2_stg2_1_merged1116_1132_merged_banks_4;
  stg2_stg2_1_merged1116_1133_merged_banks_4_cache stg2_stg2_1_merged1116_1133_merged_banks_4;
  stg2_stg2_1_merged1116_1134_merged_banks_4_cache stg2_stg2_1_merged1116_1134_merged_banks_4;
  stg2_stg2_1_merged1116_1135_merged_banks_4_cache stg2_stg2_1_merged1116_1135_merged_banks_4;
  stg2_stg2_1_merged1116_1136_merged_banks_4_cache stg2_stg2_1_merged1116_1136_merged_banks_4;
  stg2_stg2_1_merged1116_1137_merged_banks_4_cache stg2_stg2_1_merged1116_1137_merged_banks_4;
  stg2_stg2_1_merged1116_1138_merged_banks_4_cache stg2_stg2_1_merged1116_1138_merged_banks_4;
  stg2_stg2_1_merged1116_1139_merged_banks_4_cache stg2_stg2_1_merged1116_1139_merged_banks_4;
  stg2_stg2_1_merged1116_1140_merged_banks_4_cache stg2_stg2_1_merged1116_1140_merged_banks_4;
  stg2_stg2_1_merged1116_1141_merged_banks_4_cache stg2_stg2_1_merged1116_1141_merged_banks_4;
  stg2_stg2_1_merged1116_1142_merged_banks_4_cache stg2_stg2_1_merged1116_1142_merged_banks_4;
  stg2_stg2_1_merged1116_1143_merged_banks_4_cache stg2_stg2_1_merged1116_1143_merged_banks_4;
  stg2_stg2_1_merged1116_1144_merged_banks_4_cache stg2_stg2_1_merged1116_1144_merged_banks_4;
  stg2_stg2_1_merged1116_1145_merged_banks_4_cache stg2_stg2_1_merged1116_1145_merged_banks_4;
  stg2_stg2_1_merged1116_1146_merged_banks_4_cache stg2_stg2_1_merged1116_1146_merged_banks_4;
  stg2_stg2_1_merged1116_1147_merged_banks_4_cache stg2_stg2_1_merged1116_1147_merged_banks_4;
  stg2_stg2_1_merged1116_1148_merged_banks_4_cache stg2_stg2_1_merged1116_1148_merged_banks_4;
  stg2_stg2_1_merged1116_1149_merged_banks_4_cache stg2_stg2_1_merged1116_1149_merged_banks_4;
  stg2_stg2_1_merged1116_1150_merged_banks_4_cache stg2_stg2_1_merged1116_1150_merged_banks_4;
  stg2_stg2_1_merged1116_1151_merged_banks_4_cache stg2_stg2_1_merged1116_1151_merged_banks_4;
};



inline void stg2_stg2_1_merged1116_1120_write(hw_uint<16>& stg2_stg2_1_merged1116_1120, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1120_merged_banks_4.push(stg2_stg2_1_merged1116_1120);
}

inline void stg2_stg2_1_merged1116_1121_write(hw_uint<16>& stg2_stg2_1_merged1116_1121, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1121_merged_banks_4.push(stg2_stg2_1_merged1116_1121);
}

inline void stg2_stg2_1_merged1116_1122_write(hw_uint<16>& stg2_stg2_1_merged1116_1122, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1122_merged_banks_4.push(stg2_stg2_1_merged1116_1122);
}

inline void stg2_stg2_1_merged1116_1123_write(hw_uint<16>& stg2_stg2_1_merged1116_1123, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1123_merged_banks_4.push(stg2_stg2_1_merged1116_1123);
}

inline void stg2_stg2_1_merged1116_1124_write(hw_uint<16>& stg2_stg2_1_merged1116_1124, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1124_merged_banks_4.push(stg2_stg2_1_merged1116_1124);
}

inline void stg2_stg2_1_merged1116_1125_write(hw_uint<16>& stg2_stg2_1_merged1116_1125, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1125_merged_banks_4.push(stg2_stg2_1_merged1116_1125);
}

inline void stg2_stg2_1_merged1116_1126_write(hw_uint<16>& stg2_stg2_1_merged1116_1126, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1126_merged_banks_4.push(stg2_stg2_1_merged1116_1126);
}

inline void stg2_stg2_1_merged1116_1127_write(hw_uint<16>& stg2_stg2_1_merged1116_1127, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1127_merged_banks_4.push(stg2_stg2_1_merged1116_1127);
}

inline void stg2_stg2_1_merged1116_1128_write(hw_uint<16>& stg2_stg2_1_merged1116_1128, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1128_merged_banks_4.push(stg2_stg2_1_merged1116_1128);
}

inline void stg2_stg2_1_merged1116_1129_write(hw_uint<16>& stg2_stg2_1_merged1116_1129, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1129_merged_banks_4.push(stg2_stg2_1_merged1116_1129);
}

inline void stg2_stg2_1_merged1116_1130_write(hw_uint<16>& stg2_stg2_1_merged1116_1130, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1130_merged_banks_4.push(stg2_stg2_1_merged1116_1130);
}

inline void stg2_stg2_1_merged1116_1131_write(hw_uint<16>& stg2_stg2_1_merged1116_1131, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1131_merged_banks_4.push(stg2_stg2_1_merged1116_1131);
}

inline void stg2_stg2_1_merged1116_1132_write(hw_uint<16>& stg2_stg2_1_merged1116_1132, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1132_merged_banks_4.push(stg2_stg2_1_merged1116_1132);
}

inline void stg2_stg2_1_merged1116_1133_write(hw_uint<16>& stg2_stg2_1_merged1116_1133, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1133_merged_banks_4.push(stg2_stg2_1_merged1116_1133);
}

inline void stg2_stg2_1_merged1116_1134_write(hw_uint<16>& stg2_stg2_1_merged1116_1134, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1134_merged_banks_4.push(stg2_stg2_1_merged1116_1134);
}

inline void stg2_stg2_1_merged1116_1135_write(hw_uint<16>& stg2_stg2_1_merged1116_1135, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1135_merged_banks_4.push(stg2_stg2_1_merged1116_1135);
}

inline void stg2_stg2_1_merged1116_1136_write(hw_uint<16>& stg2_stg2_1_merged1116_1136, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1136_merged_banks_4.push(stg2_stg2_1_merged1116_1136);
}

inline void stg2_stg2_1_merged1116_1137_write(hw_uint<16>& stg2_stg2_1_merged1116_1137, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1137_merged_banks_4.push(stg2_stg2_1_merged1116_1137);
}

inline void stg2_stg2_1_merged1116_1138_write(hw_uint<16>& stg2_stg2_1_merged1116_1138, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1138_merged_banks_4.push(stg2_stg2_1_merged1116_1138);
}

inline void stg2_stg2_1_merged1116_1139_write(hw_uint<16>& stg2_stg2_1_merged1116_1139, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1139_merged_banks_4.push(stg2_stg2_1_merged1116_1139);
}

inline void stg2_stg2_1_merged1116_1140_write(hw_uint<16>& stg2_stg2_1_merged1116_1140, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1140_merged_banks_4.push(stg2_stg2_1_merged1116_1140);
}

inline void stg2_stg2_1_merged1116_1141_write(hw_uint<16>& stg2_stg2_1_merged1116_1141, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1141_merged_banks_4.push(stg2_stg2_1_merged1116_1141);
}

inline void stg2_stg2_1_merged1116_1142_write(hw_uint<16>& stg2_stg2_1_merged1116_1142, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1142_merged_banks_4.push(stg2_stg2_1_merged1116_1142);
}

inline void stg2_stg2_1_merged1116_1143_write(hw_uint<16>& stg2_stg2_1_merged1116_1143, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1143_merged_banks_4.push(stg2_stg2_1_merged1116_1143);
}

inline void stg2_stg2_1_merged1116_1144_write(hw_uint<16>& stg2_stg2_1_merged1116_1144, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1144_merged_banks_4.push(stg2_stg2_1_merged1116_1144);
}

inline void stg2_stg2_1_merged1116_1145_write(hw_uint<16>& stg2_stg2_1_merged1116_1145, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1145_merged_banks_4.push(stg2_stg2_1_merged1116_1145);
}

inline void stg2_stg2_1_merged1116_1146_write(hw_uint<16>& stg2_stg2_1_merged1116_1146, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1146_merged_banks_4.push(stg2_stg2_1_merged1116_1146);
}

inline void stg2_stg2_1_merged1116_1147_write(hw_uint<16>& stg2_stg2_1_merged1116_1147, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1147_merged_banks_4.push(stg2_stg2_1_merged1116_1147);
}

inline void stg2_stg2_1_merged1116_1148_write(hw_uint<16>& stg2_stg2_1_merged1116_1148, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1148_merged_banks_4.push(stg2_stg2_1_merged1116_1148);
}

inline void stg2_stg2_1_merged1116_1149_write(hw_uint<16>& stg2_stg2_1_merged1116_1149, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1149_merged_banks_4.push(stg2_stg2_1_merged1116_1149);
}

inline void stg2_stg2_1_merged1116_1150_write(hw_uint<16>& stg2_stg2_1_merged1116_1150, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1150_merged_banks_4.push(stg2_stg2_1_merged1116_1150);
}

inline void stg2_stg2_1_merged1116_1151_write(hw_uint<16>& stg2_stg2_1_merged1116_1151, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1116_1151_merged_banks_4.push(stg2_stg2_1_merged1116_1151);
}

inline hw_uint<16> stg2_stg3_1_merged1119_1000_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1000 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1122 = stg2.stg2_stg2_1_merged1116_1122_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1122;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1001_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1001 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1123 = stg2.stg2_stg2_1_merged1116_1123_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1123;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1002_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1002 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1123 = stg2.stg2_stg2_1_merged1116_1123_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1123;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1003_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1003 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1124 = stg2.stg2_stg2_1_merged1116_1124_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1124;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1004_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1004 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1123 = stg2.stg2_stg2_1_merged1116_1123_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1123;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1005_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1005 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1124 = stg2.stg2_stg2_1_merged1116_1124_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1124;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1006_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1006 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1124 = stg2.stg2_stg2_1_merged1116_1124_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1124;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1007_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1007 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1125 = stg2.stg2_stg2_1_merged1116_1125_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1125;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1008_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1008 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[4 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1124 = stg2.stg2_stg2_1_merged1116_1124_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1124;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1009_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1009 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1125 = stg2.stg2_stg2_1_merged1116_1125_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1125;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1010_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1010 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1125 = stg2.stg2_stg2_1_merged1116_1125_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1125;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1011_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1011 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1126 = stg2.stg2_stg2_1_merged1116_1126_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1126;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1012_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1012 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[5 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1125 = stg2.stg2_stg2_1_merged1116_1125_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1125;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1013_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1013 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1126 = stg2.stg2_stg2_1_merged1116_1126_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1126;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1014_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1014 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1126 = stg2.stg2_stg2_1_merged1116_1126_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1126;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1015_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1015 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1127 = stg2.stg2_stg2_1_merged1116_1127_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1127;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1016_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1016 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[6 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1126 = stg2.stg2_stg2_1_merged1116_1126_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1126;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1017_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1017 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1127 = stg2.stg2_stg2_1_merged1116_1127_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1127;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1018_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1018 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1127 = stg2.stg2_stg2_1_merged1116_1127_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1127;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1019_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1019 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1128 = stg2.stg2_stg2_1_merged1116_1128_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1128;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1020_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1020 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[7 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1127 = stg2.stg2_stg2_1_merged1116_1127_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1127;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1021_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1021 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1128 = stg2.stg2_stg2_1_merged1116_1128_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1128;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1022_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1022 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1128 = stg2.stg2_stg2_1_merged1116_1128_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1128;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1023_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1023 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1129 = stg2.stg2_stg2_1_merged1116_1129_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1129;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1024_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1024 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[8 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1128 = stg2.stg2_stg2_1_merged1116_1128_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1128;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1025_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1025 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1129 = stg2.stg2_stg2_1_merged1116_1129_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1129;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1026_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1026 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1129 = stg2.stg2_stg2_1_merged1116_1129_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1129;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1027_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1027 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1130 = stg2.stg2_stg2_1_merged1116_1130_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1130;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1028_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1028 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[9 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1129 = stg2.stg2_stg2_1_merged1116_1129_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1129;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1029_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1029 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1130 = stg2.stg2_stg2_1_merged1116_1130_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1130;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1030_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1030 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1130 = stg2.stg2_stg2_1_merged1116_1130_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1130;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1031_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1031 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1131 = stg2.stg2_stg2_1_merged1116_1131_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1131;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1032_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1032 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[10 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1130 = stg2.stg2_stg2_1_merged1116_1130_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1130;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1033_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1033 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1131 = stg2.stg2_stg2_1_merged1116_1131_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1131;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1034_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1034 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1131 = stg2.stg2_stg2_1_merged1116_1131_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1131;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1035_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1035 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1132 = stg2.stg2_stg2_1_merged1116_1132_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1132;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1036_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1036 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[11 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1131 = stg2.stg2_stg2_1_merged1116_1131_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1131;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1037_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1037 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1132 = stg2.stg2_stg2_1_merged1116_1132_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1132;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1038_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1038 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1132 = stg2.stg2_stg2_1_merged1116_1132_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1132;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1039_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1039 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1133 = stg2.stg2_stg2_1_merged1116_1133_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1133;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1040_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1040 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[12 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1132 = stg2.stg2_stg2_1_merged1116_1132_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1132;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1041_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1041 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1133 = stg2.stg2_stg2_1_merged1116_1133_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1133;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1042_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1042 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1133 = stg2.stg2_stg2_1_merged1116_1133_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1133;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1043_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1043 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1134 = stg2.stg2_stg2_1_merged1116_1134_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1134;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1044_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1044 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[13 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1133 = stg2.stg2_stg2_1_merged1116_1133_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1133;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1045_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1045 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1134 = stg2.stg2_stg2_1_merged1116_1134_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1134;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1046_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1046 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1134 = stg2.stg2_stg2_1_merged1116_1134_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1134;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1047_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1047 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1135 = stg2.stg2_stg2_1_merged1116_1135_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1135;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1048_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1048 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[14 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1134 = stg2.stg2_stg2_1_merged1116_1134_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1134;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1049_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1049 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1135 = stg2.stg2_stg2_1_merged1116_1135_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1135;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1050_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1050 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1135 = stg2.stg2_stg2_1_merged1116_1135_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1135;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1051_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1051 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1136 = stg2.stg2_stg2_1_merged1116_1136_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1136;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1052_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1052 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[15 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1135 = stg2.stg2_stg2_1_merged1116_1135_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1135;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1053_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1053 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1136 = stg2.stg2_stg2_1_merged1116_1136_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1136;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1054_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1054 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1136 = stg2.stg2_stg2_1_merged1116_1136_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1136;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1055_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1055 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1137 = stg2.stg2_stg2_1_merged1116_1137_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1137;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1056_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1056 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[16 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1136 = stg2.stg2_stg2_1_merged1116_1136_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1136;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1057_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1057 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1137 = stg2.stg2_stg2_1_merged1116_1137_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1137;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1058_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1058 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1137 = stg2.stg2_stg2_1_merged1116_1137_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1137;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1059_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1059 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1138 = stg2.stg2_stg2_1_merged1116_1138_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1138;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1060_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1060 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[17 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1137 = stg2.stg2_stg2_1_merged1116_1137_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1137;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1061_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1061 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1138 = stg2.stg2_stg2_1_merged1116_1138_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1138;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1062_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1062 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1138 = stg2.stg2_stg2_1_merged1116_1138_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1138;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1063_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1063 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1139 = stg2.stg2_stg2_1_merged1116_1139_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1139;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1064_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1064 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[18 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1138 = stg2.stg2_stg2_1_merged1116_1138_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1138;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1065_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1065 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1139 = stg2.stg2_stg2_1_merged1116_1139_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1139;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1066_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1066 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1139 = stg2.stg2_stg2_1_merged1116_1139_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1139;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1067_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1067 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1140 = stg2.stg2_stg2_1_merged1116_1140_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1140;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1068_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1068 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[19 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1139 = stg2.stg2_stg2_1_merged1116_1139_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1139;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1069_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1069 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1140 = stg2.stg2_stg2_1_merged1116_1140_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1140;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1070_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1070 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1140 = stg2.stg2_stg2_1_merged1116_1140_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1140;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1071_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1071 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1141 = stg2.stg2_stg2_1_merged1116_1141_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1141;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1072_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1072 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[20 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1140 = stg2.stg2_stg2_1_merged1116_1140_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1140;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1073_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1073 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1141 = stg2.stg2_stg2_1_merged1116_1141_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1141;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1074_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1074 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1141 = stg2.stg2_stg2_1_merged1116_1141_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1141;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1075_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1075 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1142 = stg2.stg2_stg2_1_merged1116_1142_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1142;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1076_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1076 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[21 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1141 = stg2.stg2_stg2_1_merged1116_1141_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1141;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1077_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1077 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1142 = stg2.stg2_stg2_1_merged1116_1142_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1142;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1078_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1078 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1142 = stg2.stg2_stg2_1_merged1116_1142_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1142;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1079_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1079 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1143 = stg2.stg2_stg2_1_merged1116_1143_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1143;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1080_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1080 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[22 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1142 = stg2.stg2_stg2_1_merged1116_1142_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1142;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1081_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1081 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1143 = stg2.stg2_stg2_1_merged1116_1143_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1143;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1082_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1082 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1143 = stg2.stg2_stg2_1_merged1116_1143_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1143;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1083_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1083 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1144 = stg2.stg2_stg2_1_merged1116_1144_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1144;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1084_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1084 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[23 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1143 = stg2.stg2_stg2_1_merged1116_1143_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1143;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1085_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1085 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1144 = stg2.stg2_stg2_1_merged1116_1144_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1144;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1086_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1086 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1144 = stg2.stg2_stg2_1_merged1116_1144_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1144;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1087_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1087 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1145 = stg2.stg2_stg2_1_merged1116_1145_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1145;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1088_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1088 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[24 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1144 = stg2.stg2_stg2_1_merged1116_1144_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1144;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1089_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1089 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1145 = stg2.stg2_stg2_1_merged1116_1145_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1145;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1090_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1090 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1145 = stg2.stg2_stg2_1_merged1116_1145_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1145;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1091_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1091 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1146 = stg2.stg2_stg2_1_merged1116_1146_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1146;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1092_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1092 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[25 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1145 = stg2.stg2_stg2_1_merged1116_1145_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1145;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1093_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1093 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1146 = stg2.stg2_stg2_1_merged1116_1146_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1146;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1094_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1094 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1146 = stg2.stg2_stg2_1_merged1116_1146_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1146;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1095_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1095 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1147 = stg2.stg2_stg2_1_merged1116_1147_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1147;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1096_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1096 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[26 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1146 = stg2.stg2_stg2_1_merged1116_1146_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1146;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1097_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1097 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1147 = stg2.stg2_stg2_1_merged1116_1147_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1147;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1098_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1098 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1147 = stg2.stg2_stg2_1_merged1116_1147_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1147;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1099_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1099 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1148 = stg2.stg2_stg2_1_merged1116_1148_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1148;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1100_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1100 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[27 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1147 = stg2.stg2_stg2_1_merged1116_1147_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1147;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1101_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1101 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1148 = stg2.stg2_stg2_1_merged1116_1148_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1148;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1102_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1102 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1148 = stg2.stg2_stg2_1_merged1116_1148_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1148;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1103_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1103 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1149 = stg2.stg2_stg2_1_merged1116_1149_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1149;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1104_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1104 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[28 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1148 = stg2.stg2_stg2_1_merged1116_1148_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1148;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1105_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1105 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1149 = stg2.stg2_stg2_1_merged1116_1149_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1149;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1106_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1106 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1149 = stg2.stg2_stg2_1_merged1116_1149_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1149;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1107_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1107 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1150 = stg2.stg2_stg2_1_merged1116_1150_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1150;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1108_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1108 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[29 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1149 = stg2.stg2_stg2_1_merged1116_1149_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1149;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1109_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1109 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1150 = stg2.stg2_stg2_1_merged1116_1150_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1150;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1110_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1110 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1150 = stg2.stg2_stg2_1_merged1116_1150_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1150;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1111_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1111 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1151 = stg2.stg2_stg2_1_merged1116_1151_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1151;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1112_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1112 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[30 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1150 = stg2.stg2_stg2_1_merged1116_1150_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1150;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1113_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1113 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1151 = stg2.stg2_stg2_1_merged1116_1151_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1151;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1114_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1114 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1151 = stg2.stg2_stg2_1_merged1116_1151_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1151;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1115_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1115 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1120 = stg2.stg2_stg2_1_merged1116_1120_merged_banks_4.peek_72();
  return value_stg2_stg2_1_merged1116_1120;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1116_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1116 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[31 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1151 = stg2.stg2_stg2_1_merged1116_1151_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1151;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1117_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1117 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1120 = stg2.stg2_stg2_1_merged1116_1120_merged_banks_4.peek_72();
  return value_stg2_stg2_1_merged1116_1120;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1118_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1118 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1120 = stg2.stg2_stg2_1_merged1116_1120_merged_banks_4.peek_0();
  return value_stg2_stg2_1_merged1116_1120;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_1119_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_1119 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[33 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1121 = stg2.stg2_stg2_1_merged1116_1121_merged_banks_4.peek_72();
  return value_stg2_stg2_1_merged1116_1121;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_992_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_992 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1120 = stg2.stg2_stg2_1_merged1116_1120_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1120;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_993_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_993 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[1 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1121 = stg2.stg2_stg2_1_merged1116_1121_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1121;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_994_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_994 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[1 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1121 = stg2.stg2_stg2_1_merged1116_1121_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1121;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_995_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_995 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1122 = stg2.stg2_stg2_1_merged1116_1122_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1122;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_996_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_996 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[1 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1121 = stg2.stg2_stg2_1_merged1116_1121_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1121;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_997_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_997 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1122 = stg2.stg2_stg2_1_merged1116_1122_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1122;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_998_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_998 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[2 + 32stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1122 = stg2.stg2_stg2_1_merged1116_1122_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged1116_1122;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged1119_999_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged1119_999 read pattern: { stg3_1_merged1119[root = 0, stg3_0, stg3_1] -> stg2[3 + 32stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 70 }
  // Read schedule : { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  // Write schedule: { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
  auto value_stg2_stg2_1_merged1116_1123 = stg2.stg2_stg2_1_merged1116_1123_merged_banks_4.peek_73();
  return value_stg2_stg2_1_merged1116_1123;
  return 0;
}

// # of bundles = 2
// stg2_1_merged1116_write
//	stg2_stg2_1_merged1116_1120
//	stg2_stg2_1_merged1116_1121
//	stg2_stg2_1_merged1116_1122
//	stg2_stg2_1_merged1116_1123
//	stg2_stg2_1_merged1116_1124
//	stg2_stg2_1_merged1116_1125
//	stg2_stg2_1_merged1116_1126
//	stg2_stg2_1_merged1116_1127
//	stg2_stg2_1_merged1116_1128
//	stg2_stg2_1_merged1116_1129
//	stg2_stg2_1_merged1116_1130
//	stg2_stg2_1_merged1116_1131
//	stg2_stg2_1_merged1116_1132
//	stg2_stg2_1_merged1116_1133
//	stg2_stg2_1_merged1116_1134
//	stg2_stg2_1_merged1116_1135
//	stg2_stg2_1_merged1116_1136
//	stg2_stg2_1_merged1116_1137
//	stg2_stg2_1_merged1116_1138
//	stg2_stg2_1_merged1116_1139
//	stg2_stg2_1_merged1116_1140
//	stg2_stg2_1_merged1116_1141
//	stg2_stg2_1_merged1116_1142
//	stg2_stg2_1_merged1116_1143
//	stg2_stg2_1_merged1116_1144
//	stg2_stg2_1_merged1116_1145
//	stg2_stg2_1_merged1116_1146
//	stg2_stg2_1_merged1116_1147
//	stg2_stg2_1_merged1116_1148
//	stg2_stg2_1_merged1116_1149
//	stg2_stg2_1_merged1116_1150
//	stg2_stg2_1_merged1116_1151
inline void stg2_stg2_1_merged1116_write_bundle_write(hw_uint<512>& stg2_1_merged1116_write, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
	hw_uint<16> stg2_stg2_1_merged1116_1120_res = stg2_1_merged1116_write.extract<0, 15>();
	stg2_stg2_1_merged1116_1120_write(stg2_stg2_1_merged1116_1120_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1121_res = stg2_1_merged1116_write.extract<16, 31>();
	stg2_stg2_1_merged1116_1121_write(stg2_stg2_1_merged1116_1121_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1122_res = stg2_1_merged1116_write.extract<32, 47>();
	stg2_stg2_1_merged1116_1122_write(stg2_stg2_1_merged1116_1122_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1123_res = stg2_1_merged1116_write.extract<48, 63>();
	stg2_stg2_1_merged1116_1123_write(stg2_stg2_1_merged1116_1123_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1124_res = stg2_1_merged1116_write.extract<64, 79>();
	stg2_stg2_1_merged1116_1124_write(stg2_stg2_1_merged1116_1124_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1125_res = stg2_1_merged1116_write.extract<80, 95>();
	stg2_stg2_1_merged1116_1125_write(stg2_stg2_1_merged1116_1125_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1126_res = stg2_1_merged1116_write.extract<96, 111>();
	stg2_stg2_1_merged1116_1126_write(stg2_stg2_1_merged1116_1126_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1127_res = stg2_1_merged1116_write.extract<112, 127>();
	stg2_stg2_1_merged1116_1127_write(stg2_stg2_1_merged1116_1127_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1128_res = stg2_1_merged1116_write.extract<128, 143>();
	stg2_stg2_1_merged1116_1128_write(stg2_stg2_1_merged1116_1128_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1129_res = stg2_1_merged1116_write.extract<144, 159>();
	stg2_stg2_1_merged1116_1129_write(stg2_stg2_1_merged1116_1129_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1130_res = stg2_1_merged1116_write.extract<160, 175>();
	stg2_stg2_1_merged1116_1130_write(stg2_stg2_1_merged1116_1130_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1131_res = stg2_1_merged1116_write.extract<176, 191>();
	stg2_stg2_1_merged1116_1131_write(stg2_stg2_1_merged1116_1131_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1132_res = stg2_1_merged1116_write.extract<192, 207>();
	stg2_stg2_1_merged1116_1132_write(stg2_stg2_1_merged1116_1132_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1133_res = stg2_1_merged1116_write.extract<208, 223>();
	stg2_stg2_1_merged1116_1133_write(stg2_stg2_1_merged1116_1133_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1134_res = stg2_1_merged1116_write.extract<224, 239>();
	stg2_stg2_1_merged1116_1134_write(stg2_stg2_1_merged1116_1134_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1135_res = stg2_1_merged1116_write.extract<240, 255>();
	stg2_stg2_1_merged1116_1135_write(stg2_stg2_1_merged1116_1135_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1136_res = stg2_1_merged1116_write.extract<256, 271>();
	stg2_stg2_1_merged1116_1136_write(stg2_stg2_1_merged1116_1136_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1137_res = stg2_1_merged1116_write.extract<272, 287>();
	stg2_stg2_1_merged1116_1137_write(stg2_stg2_1_merged1116_1137_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1138_res = stg2_1_merged1116_write.extract<288, 303>();
	stg2_stg2_1_merged1116_1138_write(stg2_stg2_1_merged1116_1138_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1139_res = stg2_1_merged1116_write.extract<304, 319>();
	stg2_stg2_1_merged1116_1139_write(stg2_stg2_1_merged1116_1139_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1140_res = stg2_1_merged1116_write.extract<320, 335>();
	stg2_stg2_1_merged1116_1140_write(stg2_stg2_1_merged1116_1140_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1141_res = stg2_1_merged1116_write.extract<336, 351>();
	stg2_stg2_1_merged1116_1141_write(stg2_stg2_1_merged1116_1141_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1142_res = stg2_1_merged1116_write.extract<352, 367>();
	stg2_stg2_1_merged1116_1142_write(stg2_stg2_1_merged1116_1142_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1143_res = stg2_1_merged1116_write.extract<368, 383>();
	stg2_stg2_1_merged1116_1143_write(stg2_stg2_1_merged1116_1143_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1144_res = stg2_1_merged1116_write.extract<384, 399>();
	stg2_stg2_1_merged1116_1144_write(stg2_stg2_1_merged1116_1144_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1145_res = stg2_1_merged1116_write.extract<400, 415>();
	stg2_stg2_1_merged1116_1145_write(stg2_stg2_1_merged1116_1145_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1146_res = stg2_1_merged1116_write.extract<416, 431>();
	stg2_stg2_1_merged1116_1146_write(stg2_stg2_1_merged1116_1146_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1147_res = stg2_1_merged1116_write.extract<432, 447>();
	stg2_stg2_1_merged1116_1147_write(stg2_stg2_1_merged1116_1147_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1148_res = stg2_1_merged1116_write.extract<448, 463>();
	stg2_stg2_1_merged1116_1148_write(stg2_stg2_1_merged1116_1148_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1149_res = stg2_1_merged1116_write.extract<464, 479>();
	stg2_stg2_1_merged1116_1149_write(stg2_stg2_1_merged1116_1149_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1150_res = stg2_1_merged1116_write.extract<480, 495>();
	stg2_stg2_1_merged1116_1150_write(stg2_stg2_1_merged1116_1150_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1116_1151_res = stg2_1_merged1116_write.extract<496, 511>();
	stg2_stg2_1_merged1116_1151_write(stg2_stg2_1_merged1116_1151_res, stg2, root, stg2_0, stg2_1, dynamic_address);
}

// stg3_1_merged1119_read
//	stg2_stg3_1_merged1119_992
//	stg2_stg3_1_merged1119_993
//	stg2_stg3_1_merged1119_994
//	stg2_stg3_1_merged1119_995
//	stg2_stg3_1_merged1119_996
//	stg2_stg3_1_merged1119_997
//	stg2_stg3_1_merged1119_998
//	stg2_stg3_1_merged1119_999
//	stg2_stg3_1_merged1119_1000
//	stg2_stg3_1_merged1119_1001
//	stg2_stg3_1_merged1119_1002
//	stg2_stg3_1_merged1119_1003
//	stg2_stg3_1_merged1119_1004
//	stg2_stg3_1_merged1119_1005
//	stg2_stg3_1_merged1119_1006
//	stg2_stg3_1_merged1119_1007
//	stg2_stg3_1_merged1119_1008
//	stg2_stg3_1_merged1119_1009
//	stg2_stg3_1_merged1119_1010
//	stg2_stg3_1_merged1119_1011
//	stg2_stg3_1_merged1119_1012
//	stg2_stg3_1_merged1119_1013
//	stg2_stg3_1_merged1119_1014
//	stg2_stg3_1_merged1119_1015
//	stg2_stg3_1_merged1119_1016
//	stg2_stg3_1_merged1119_1017
//	stg2_stg3_1_merged1119_1018
//	stg2_stg3_1_merged1119_1019
//	stg2_stg3_1_merged1119_1020
//	stg2_stg3_1_merged1119_1021
//	stg2_stg3_1_merged1119_1022
//	stg2_stg3_1_merged1119_1023
//	stg2_stg3_1_merged1119_1024
//	stg2_stg3_1_merged1119_1025
//	stg2_stg3_1_merged1119_1026
//	stg2_stg3_1_merged1119_1027
//	stg2_stg3_1_merged1119_1028
//	stg2_stg3_1_merged1119_1029
//	stg2_stg3_1_merged1119_1030
//	stg2_stg3_1_merged1119_1031
//	stg2_stg3_1_merged1119_1032
//	stg2_stg3_1_merged1119_1033
//	stg2_stg3_1_merged1119_1034
//	stg2_stg3_1_merged1119_1035
//	stg2_stg3_1_merged1119_1036
//	stg2_stg3_1_merged1119_1037
//	stg2_stg3_1_merged1119_1038
//	stg2_stg3_1_merged1119_1039
//	stg2_stg3_1_merged1119_1040
//	stg2_stg3_1_merged1119_1041
//	stg2_stg3_1_merged1119_1042
//	stg2_stg3_1_merged1119_1043
//	stg2_stg3_1_merged1119_1044
//	stg2_stg3_1_merged1119_1045
//	stg2_stg3_1_merged1119_1046
//	stg2_stg3_1_merged1119_1047
//	stg2_stg3_1_merged1119_1048
//	stg2_stg3_1_merged1119_1049
//	stg2_stg3_1_merged1119_1050
//	stg2_stg3_1_merged1119_1051
//	stg2_stg3_1_merged1119_1052
//	stg2_stg3_1_merged1119_1053
//	stg2_stg3_1_merged1119_1054
//	stg2_stg3_1_merged1119_1055
//	stg2_stg3_1_merged1119_1056
//	stg2_stg3_1_merged1119_1057
//	stg2_stg3_1_merged1119_1058
//	stg2_stg3_1_merged1119_1059
//	stg2_stg3_1_merged1119_1060
//	stg2_stg3_1_merged1119_1061
//	stg2_stg3_1_merged1119_1062
//	stg2_stg3_1_merged1119_1063
//	stg2_stg3_1_merged1119_1064
//	stg2_stg3_1_merged1119_1065
//	stg2_stg3_1_merged1119_1066
//	stg2_stg3_1_merged1119_1067
//	stg2_stg3_1_merged1119_1068
//	stg2_stg3_1_merged1119_1069
//	stg2_stg3_1_merged1119_1070
//	stg2_stg3_1_merged1119_1071
//	stg2_stg3_1_merged1119_1072
//	stg2_stg3_1_merged1119_1073
//	stg2_stg3_1_merged1119_1074
//	stg2_stg3_1_merged1119_1075
//	stg2_stg3_1_merged1119_1076
//	stg2_stg3_1_merged1119_1077
//	stg2_stg3_1_merged1119_1078
//	stg2_stg3_1_merged1119_1079
//	stg2_stg3_1_merged1119_1080
//	stg2_stg3_1_merged1119_1081
//	stg2_stg3_1_merged1119_1082
//	stg2_stg3_1_merged1119_1083
//	stg2_stg3_1_merged1119_1084
//	stg2_stg3_1_merged1119_1085
//	stg2_stg3_1_merged1119_1086
//	stg2_stg3_1_merged1119_1087
//	stg2_stg3_1_merged1119_1088
//	stg2_stg3_1_merged1119_1089
//	stg2_stg3_1_merged1119_1090
//	stg2_stg3_1_merged1119_1091
//	stg2_stg3_1_merged1119_1092
//	stg2_stg3_1_merged1119_1093
//	stg2_stg3_1_merged1119_1094
//	stg2_stg3_1_merged1119_1095
//	stg2_stg3_1_merged1119_1096
//	stg2_stg3_1_merged1119_1097
//	stg2_stg3_1_merged1119_1098
//	stg2_stg3_1_merged1119_1099
//	stg2_stg3_1_merged1119_1100
//	stg2_stg3_1_merged1119_1101
//	stg2_stg3_1_merged1119_1102
//	stg2_stg3_1_merged1119_1103
//	stg2_stg3_1_merged1119_1104
//	stg2_stg3_1_merged1119_1105
//	stg2_stg3_1_merged1119_1106
//	stg2_stg3_1_merged1119_1107
//	stg2_stg3_1_merged1119_1108
//	stg2_stg3_1_merged1119_1109
//	stg2_stg3_1_merged1119_1110
//	stg2_stg3_1_merged1119_1111
//	stg2_stg3_1_merged1119_1112
//	stg2_stg3_1_merged1119_1113
//	stg2_stg3_1_merged1119_1114
//	stg2_stg3_1_merged1119_1115
//	stg2_stg3_1_merged1119_1116
//	stg2_stg3_1_merged1119_1117
//	stg2_stg3_1_merged1119_1118
//	stg2_stg3_1_merged1119_1119
inline hw_uint<2048> stg2_stg3_1_merged1119_read_bundle_read(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg2_stg3_1_merged1119_992
    // stg2_stg3_1_merged1119_993
    // stg2_stg3_1_merged1119_994
    // stg2_stg3_1_merged1119_995
    // stg2_stg3_1_merged1119_996
    // stg2_stg3_1_merged1119_997
    // stg2_stg3_1_merged1119_998
    // stg2_stg3_1_merged1119_999
    // stg2_stg3_1_merged1119_1000
    // stg2_stg3_1_merged1119_1001
    // stg2_stg3_1_merged1119_1002
    // stg2_stg3_1_merged1119_1003
    // stg2_stg3_1_merged1119_1004
    // stg2_stg3_1_merged1119_1005
    // stg2_stg3_1_merged1119_1006
    // stg2_stg3_1_merged1119_1007
    // stg2_stg3_1_merged1119_1008
    // stg2_stg3_1_merged1119_1009
    // stg2_stg3_1_merged1119_1010
    // stg2_stg3_1_merged1119_1011
    // stg2_stg3_1_merged1119_1012
    // stg2_stg3_1_merged1119_1013
    // stg2_stg3_1_merged1119_1014
    // stg2_stg3_1_merged1119_1015
    // stg2_stg3_1_merged1119_1016
    // stg2_stg3_1_merged1119_1017
    // stg2_stg3_1_merged1119_1018
    // stg2_stg3_1_merged1119_1019
    // stg2_stg3_1_merged1119_1020
    // stg2_stg3_1_merged1119_1021
    // stg2_stg3_1_merged1119_1022
    // stg2_stg3_1_merged1119_1023
    // stg2_stg3_1_merged1119_1024
    // stg2_stg3_1_merged1119_1025
    // stg2_stg3_1_merged1119_1026
    // stg2_stg3_1_merged1119_1027
    // stg2_stg3_1_merged1119_1028
    // stg2_stg3_1_merged1119_1029
    // stg2_stg3_1_merged1119_1030
    // stg2_stg3_1_merged1119_1031
    // stg2_stg3_1_merged1119_1032
    // stg2_stg3_1_merged1119_1033
    // stg2_stg3_1_merged1119_1034
    // stg2_stg3_1_merged1119_1035
    // stg2_stg3_1_merged1119_1036
    // stg2_stg3_1_merged1119_1037
    // stg2_stg3_1_merged1119_1038
    // stg2_stg3_1_merged1119_1039
    // stg2_stg3_1_merged1119_1040
    // stg2_stg3_1_merged1119_1041
    // stg2_stg3_1_merged1119_1042
    // stg2_stg3_1_merged1119_1043
    // stg2_stg3_1_merged1119_1044
    // stg2_stg3_1_merged1119_1045
    // stg2_stg3_1_merged1119_1046
    // stg2_stg3_1_merged1119_1047
    // stg2_stg3_1_merged1119_1048
    // stg2_stg3_1_merged1119_1049
    // stg2_stg3_1_merged1119_1050
    // stg2_stg3_1_merged1119_1051
    // stg2_stg3_1_merged1119_1052
    // stg2_stg3_1_merged1119_1053
    // stg2_stg3_1_merged1119_1054
    // stg2_stg3_1_merged1119_1055
    // stg2_stg3_1_merged1119_1056
    // stg2_stg3_1_merged1119_1057
    // stg2_stg3_1_merged1119_1058
    // stg2_stg3_1_merged1119_1059
    // stg2_stg3_1_merged1119_1060
    // stg2_stg3_1_merged1119_1061
    // stg2_stg3_1_merged1119_1062
    // stg2_stg3_1_merged1119_1063
    // stg2_stg3_1_merged1119_1064
    // stg2_stg3_1_merged1119_1065
    // stg2_stg3_1_merged1119_1066
    // stg2_stg3_1_merged1119_1067
    // stg2_stg3_1_merged1119_1068
    // stg2_stg3_1_merged1119_1069
    // stg2_stg3_1_merged1119_1070
    // stg2_stg3_1_merged1119_1071
    // stg2_stg3_1_merged1119_1072
    // stg2_stg3_1_merged1119_1073
    // stg2_stg3_1_merged1119_1074
    // stg2_stg3_1_merged1119_1075
    // stg2_stg3_1_merged1119_1076
    // stg2_stg3_1_merged1119_1077
    // stg2_stg3_1_merged1119_1078
    // stg2_stg3_1_merged1119_1079
    // stg2_stg3_1_merged1119_1080
    // stg2_stg3_1_merged1119_1081
    // stg2_stg3_1_merged1119_1082
    // stg2_stg3_1_merged1119_1083
    // stg2_stg3_1_merged1119_1084
    // stg2_stg3_1_merged1119_1085
    // stg2_stg3_1_merged1119_1086
    // stg2_stg3_1_merged1119_1087
    // stg2_stg3_1_merged1119_1088
    // stg2_stg3_1_merged1119_1089
    // stg2_stg3_1_merged1119_1090
    // stg2_stg3_1_merged1119_1091
    // stg2_stg3_1_merged1119_1092
    // stg2_stg3_1_merged1119_1093
    // stg2_stg3_1_merged1119_1094
    // stg2_stg3_1_merged1119_1095
    // stg2_stg3_1_merged1119_1096
    // stg2_stg3_1_merged1119_1097
    // stg2_stg3_1_merged1119_1098
    // stg2_stg3_1_merged1119_1099
    // stg2_stg3_1_merged1119_1100
    // stg2_stg3_1_merged1119_1101
    // stg2_stg3_1_merged1119_1102
    // stg2_stg3_1_merged1119_1103
    // stg2_stg3_1_merged1119_1104
    // stg2_stg3_1_merged1119_1105
    // stg2_stg3_1_merged1119_1106
    // stg2_stg3_1_merged1119_1107
    // stg2_stg3_1_merged1119_1108
    // stg2_stg3_1_merged1119_1109
    // stg2_stg3_1_merged1119_1110
    // stg2_stg3_1_merged1119_1111
    // stg2_stg3_1_merged1119_1112
    // stg2_stg3_1_merged1119_1113
    // stg2_stg3_1_merged1119_1114
    // stg2_stg3_1_merged1119_1115
    // stg2_stg3_1_merged1119_1116
    // stg2_stg3_1_merged1119_1117
    // stg2_stg3_1_merged1119_1118
    // stg2_stg3_1_merged1119_1119

	hw_uint<2048> result;
	hw_uint<16> stg2_stg3_1_merged1119_992_res = stg2_stg3_1_merged1119_992_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<0, 2048>(result, stg2_stg3_1_merged1119_992_res);
	hw_uint<16> stg2_stg3_1_merged1119_993_res = stg2_stg3_1_merged1119_993_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<16, 2048>(result, stg2_stg3_1_merged1119_993_res);
	hw_uint<16> stg2_stg3_1_merged1119_994_res = stg2_stg3_1_merged1119_994_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<32, 2048>(result, stg2_stg3_1_merged1119_994_res);
	hw_uint<16> stg2_stg3_1_merged1119_995_res = stg2_stg3_1_merged1119_995_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<48, 2048>(result, stg2_stg3_1_merged1119_995_res);
	hw_uint<16> stg2_stg3_1_merged1119_996_res = stg2_stg3_1_merged1119_996_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<64, 2048>(result, stg2_stg3_1_merged1119_996_res);
	hw_uint<16> stg2_stg3_1_merged1119_997_res = stg2_stg3_1_merged1119_997_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<80, 2048>(result, stg2_stg3_1_merged1119_997_res);
	hw_uint<16> stg2_stg3_1_merged1119_998_res = stg2_stg3_1_merged1119_998_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<96, 2048>(result, stg2_stg3_1_merged1119_998_res);
	hw_uint<16> stg2_stg3_1_merged1119_999_res = stg2_stg3_1_merged1119_999_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<112, 2048>(result, stg2_stg3_1_merged1119_999_res);
	hw_uint<16> stg2_stg3_1_merged1119_1000_res = stg2_stg3_1_merged1119_1000_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<128, 2048>(result, stg2_stg3_1_merged1119_1000_res);
	hw_uint<16> stg2_stg3_1_merged1119_1001_res = stg2_stg3_1_merged1119_1001_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<144, 2048>(result, stg2_stg3_1_merged1119_1001_res);
	hw_uint<16> stg2_stg3_1_merged1119_1002_res = stg2_stg3_1_merged1119_1002_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<160, 2048>(result, stg2_stg3_1_merged1119_1002_res);
	hw_uint<16> stg2_stg3_1_merged1119_1003_res = stg2_stg3_1_merged1119_1003_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<176, 2048>(result, stg2_stg3_1_merged1119_1003_res);
	hw_uint<16> stg2_stg3_1_merged1119_1004_res = stg2_stg3_1_merged1119_1004_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<192, 2048>(result, stg2_stg3_1_merged1119_1004_res);
	hw_uint<16> stg2_stg3_1_merged1119_1005_res = stg2_stg3_1_merged1119_1005_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<208, 2048>(result, stg2_stg3_1_merged1119_1005_res);
	hw_uint<16> stg2_stg3_1_merged1119_1006_res = stg2_stg3_1_merged1119_1006_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<224, 2048>(result, stg2_stg3_1_merged1119_1006_res);
	hw_uint<16> stg2_stg3_1_merged1119_1007_res = stg2_stg3_1_merged1119_1007_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<240, 2048>(result, stg2_stg3_1_merged1119_1007_res);
	hw_uint<16> stg2_stg3_1_merged1119_1008_res = stg2_stg3_1_merged1119_1008_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<256, 2048>(result, stg2_stg3_1_merged1119_1008_res);
	hw_uint<16> stg2_stg3_1_merged1119_1009_res = stg2_stg3_1_merged1119_1009_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<272, 2048>(result, stg2_stg3_1_merged1119_1009_res);
	hw_uint<16> stg2_stg3_1_merged1119_1010_res = stg2_stg3_1_merged1119_1010_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<288, 2048>(result, stg2_stg3_1_merged1119_1010_res);
	hw_uint<16> stg2_stg3_1_merged1119_1011_res = stg2_stg3_1_merged1119_1011_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<304, 2048>(result, stg2_stg3_1_merged1119_1011_res);
	hw_uint<16> stg2_stg3_1_merged1119_1012_res = stg2_stg3_1_merged1119_1012_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<320, 2048>(result, stg2_stg3_1_merged1119_1012_res);
	hw_uint<16> stg2_stg3_1_merged1119_1013_res = stg2_stg3_1_merged1119_1013_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<336, 2048>(result, stg2_stg3_1_merged1119_1013_res);
	hw_uint<16> stg2_stg3_1_merged1119_1014_res = stg2_stg3_1_merged1119_1014_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<352, 2048>(result, stg2_stg3_1_merged1119_1014_res);
	hw_uint<16> stg2_stg3_1_merged1119_1015_res = stg2_stg3_1_merged1119_1015_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<368, 2048>(result, stg2_stg3_1_merged1119_1015_res);
	hw_uint<16> stg2_stg3_1_merged1119_1016_res = stg2_stg3_1_merged1119_1016_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<384, 2048>(result, stg2_stg3_1_merged1119_1016_res);
	hw_uint<16> stg2_stg3_1_merged1119_1017_res = stg2_stg3_1_merged1119_1017_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<400, 2048>(result, stg2_stg3_1_merged1119_1017_res);
	hw_uint<16> stg2_stg3_1_merged1119_1018_res = stg2_stg3_1_merged1119_1018_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<416, 2048>(result, stg2_stg3_1_merged1119_1018_res);
	hw_uint<16> stg2_stg3_1_merged1119_1019_res = stg2_stg3_1_merged1119_1019_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<432, 2048>(result, stg2_stg3_1_merged1119_1019_res);
	hw_uint<16> stg2_stg3_1_merged1119_1020_res = stg2_stg3_1_merged1119_1020_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<448, 2048>(result, stg2_stg3_1_merged1119_1020_res);
	hw_uint<16> stg2_stg3_1_merged1119_1021_res = stg2_stg3_1_merged1119_1021_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<464, 2048>(result, stg2_stg3_1_merged1119_1021_res);
	hw_uint<16> stg2_stg3_1_merged1119_1022_res = stg2_stg3_1_merged1119_1022_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<480, 2048>(result, stg2_stg3_1_merged1119_1022_res);
	hw_uint<16> stg2_stg3_1_merged1119_1023_res = stg2_stg3_1_merged1119_1023_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<496, 2048>(result, stg2_stg3_1_merged1119_1023_res);
	hw_uint<16> stg2_stg3_1_merged1119_1024_res = stg2_stg3_1_merged1119_1024_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<512, 2048>(result, stg2_stg3_1_merged1119_1024_res);
	hw_uint<16> stg2_stg3_1_merged1119_1025_res = stg2_stg3_1_merged1119_1025_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<528, 2048>(result, stg2_stg3_1_merged1119_1025_res);
	hw_uint<16> stg2_stg3_1_merged1119_1026_res = stg2_stg3_1_merged1119_1026_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<544, 2048>(result, stg2_stg3_1_merged1119_1026_res);
	hw_uint<16> stg2_stg3_1_merged1119_1027_res = stg2_stg3_1_merged1119_1027_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<560, 2048>(result, stg2_stg3_1_merged1119_1027_res);
	hw_uint<16> stg2_stg3_1_merged1119_1028_res = stg2_stg3_1_merged1119_1028_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<576, 2048>(result, stg2_stg3_1_merged1119_1028_res);
	hw_uint<16> stg2_stg3_1_merged1119_1029_res = stg2_stg3_1_merged1119_1029_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<592, 2048>(result, stg2_stg3_1_merged1119_1029_res);
	hw_uint<16> stg2_stg3_1_merged1119_1030_res = stg2_stg3_1_merged1119_1030_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<608, 2048>(result, stg2_stg3_1_merged1119_1030_res);
	hw_uint<16> stg2_stg3_1_merged1119_1031_res = stg2_stg3_1_merged1119_1031_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<624, 2048>(result, stg2_stg3_1_merged1119_1031_res);
	hw_uint<16> stg2_stg3_1_merged1119_1032_res = stg2_stg3_1_merged1119_1032_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<640, 2048>(result, stg2_stg3_1_merged1119_1032_res);
	hw_uint<16> stg2_stg3_1_merged1119_1033_res = stg2_stg3_1_merged1119_1033_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<656, 2048>(result, stg2_stg3_1_merged1119_1033_res);
	hw_uint<16> stg2_stg3_1_merged1119_1034_res = stg2_stg3_1_merged1119_1034_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<672, 2048>(result, stg2_stg3_1_merged1119_1034_res);
	hw_uint<16> stg2_stg3_1_merged1119_1035_res = stg2_stg3_1_merged1119_1035_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<688, 2048>(result, stg2_stg3_1_merged1119_1035_res);
	hw_uint<16> stg2_stg3_1_merged1119_1036_res = stg2_stg3_1_merged1119_1036_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<704, 2048>(result, stg2_stg3_1_merged1119_1036_res);
	hw_uint<16> stg2_stg3_1_merged1119_1037_res = stg2_stg3_1_merged1119_1037_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<720, 2048>(result, stg2_stg3_1_merged1119_1037_res);
	hw_uint<16> stg2_stg3_1_merged1119_1038_res = stg2_stg3_1_merged1119_1038_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<736, 2048>(result, stg2_stg3_1_merged1119_1038_res);
	hw_uint<16> stg2_stg3_1_merged1119_1039_res = stg2_stg3_1_merged1119_1039_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<752, 2048>(result, stg2_stg3_1_merged1119_1039_res);
	hw_uint<16> stg2_stg3_1_merged1119_1040_res = stg2_stg3_1_merged1119_1040_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<768, 2048>(result, stg2_stg3_1_merged1119_1040_res);
	hw_uint<16> stg2_stg3_1_merged1119_1041_res = stg2_stg3_1_merged1119_1041_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<784, 2048>(result, stg2_stg3_1_merged1119_1041_res);
	hw_uint<16> stg2_stg3_1_merged1119_1042_res = stg2_stg3_1_merged1119_1042_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<800, 2048>(result, stg2_stg3_1_merged1119_1042_res);
	hw_uint<16> stg2_stg3_1_merged1119_1043_res = stg2_stg3_1_merged1119_1043_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<816, 2048>(result, stg2_stg3_1_merged1119_1043_res);
	hw_uint<16> stg2_stg3_1_merged1119_1044_res = stg2_stg3_1_merged1119_1044_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<832, 2048>(result, stg2_stg3_1_merged1119_1044_res);
	hw_uint<16> stg2_stg3_1_merged1119_1045_res = stg2_stg3_1_merged1119_1045_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<848, 2048>(result, stg2_stg3_1_merged1119_1045_res);
	hw_uint<16> stg2_stg3_1_merged1119_1046_res = stg2_stg3_1_merged1119_1046_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<864, 2048>(result, stg2_stg3_1_merged1119_1046_res);
	hw_uint<16> stg2_stg3_1_merged1119_1047_res = stg2_stg3_1_merged1119_1047_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<880, 2048>(result, stg2_stg3_1_merged1119_1047_res);
	hw_uint<16> stg2_stg3_1_merged1119_1048_res = stg2_stg3_1_merged1119_1048_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<896, 2048>(result, stg2_stg3_1_merged1119_1048_res);
	hw_uint<16> stg2_stg3_1_merged1119_1049_res = stg2_stg3_1_merged1119_1049_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<912, 2048>(result, stg2_stg3_1_merged1119_1049_res);
	hw_uint<16> stg2_stg3_1_merged1119_1050_res = stg2_stg3_1_merged1119_1050_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<928, 2048>(result, stg2_stg3_1_merged1119_1050_res);
	hw_uint<16> stg2_stg3_1_merged1119_1051_res = stg2_stg3_1_merged1119_1051_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<944, 2048>(result, stg2_stg3_1_merged1119_1051_res);
	hw_uint<16> stg2_stg3_1_merged1119_1052_res = stg2_stg3_1_merged1119_1052_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<960, 2048>(result, stg2_stg3_1_merged1119_1052_res);
	hw_uint<16> stg2_stg3_1_merged1119_1053_res = stg2_stg3_1_merged1119_1053_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<976, 2048>(result, stg2_stg3_1_merged1119_1053_res);
	hw_uint<16> stg2_stg3_1_merged1119_1054_res = stg2_stg3_1_merged1119_1054_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<992, 2048>(result, stg2_stg3_1_merged1119_1054_res);
	hw_uint<16> stg2_stg3_1_merged1119_1055_res = stg2_stg3_1_merged1119_1055_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1008, 2048>(result, stg2_stg3_1_merged1119_1055_res);
	hw_uint<16> stg2_stg3_1_merged1119_1056_res = stg2_stg3_1_merged1119_1056_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1024, 2048>(result, stg2_stg3_1_merged1119_1056_res);
	hw_uint<16> stg2_stg3_1_merged1119_1057_res = stg2_stg3_1_merged1119_1057_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1040, 2048>(result, stg2_stg3_1_merged1119_1057_res);
	hw_uint<16> stg2_stg3_1_merged1119_1058_res = stg2_stg3_1_merged1119_1058_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1056, 2048>(result, stg2_stg3_1_merged1119_1058_res);
	hw_uint<16> stg2_stg3_1_merged1119_1059_res = stg2_stg3_1_merged1119_1059_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1072, 2048>(result, stg2_stg3_1_merged1119_1059_res);
	hw_uint<16> stg2_stg3_1_merged1119_1060_res = stg2_stg3_1_merged1119_1060_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1088, 2048>(result, stg2_stg3_1_merged1119_1060_res);
	hw_uint<16> stg2_stg3_1_merged1119_1061_res = stg2_stg3_1_merged1119_1061_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1104, 2048>(result, stg2_stg3_1_merged1119_1061_res);
	hw_uint<16> stg2_stg3_1_merged1119_1062_res = stg2_stg3_1_merged1119_1062_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1120, 2048>(result, stg2_stg3_1_merged1119_1062_res);
	hw_uint<16> stg2_stg3_1_merged1119_1063_res = stg2_stg3_1_merged1119_1063_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1136, 2048>(result, stg2_stg3_1_merged1119_1063_res);
	hw_uint<16> stg2_stg3_1_merged1119_1064_res = stg2_stg3_1_merged1119_1064_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1152, 2048>(result, stg2_stg3_1_merged1119_1064_res);
	hw_uint<16> stg2_stg3_1_merged1119_1065_res = stg2_stg3_1_merged1119_1065_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1168, 2048>(result, stg2_stg3_1_merged1119_1065_res);
	hw_uint<16> stg2_stg3_1_merged1119_1066_res = stg2_stg3_1_merged1119_1066_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1184, 2048>(result, stg2_stg3_1_merged1119_1066_res);
	hw_uint<16> stg2_stg3_1_merged1119_1067_res = stg2_stg3_1_merged1119_1067_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1200, 2048>(result, stg2_stg3_1_merged1119_1067_res);
	hw_uint<16> stg2_stg3_1_merged1119_1068_res = stg2_stg3_1_merged1119_1068_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1216, 2048>(result, stg2_stg3_1_merged1119_1068_res);
	hw_uint<16> stg2_stg3_1_merged1119_1069_res = stg2_stg3_1_merged1119_1069_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1232, 2048>(result, stg2_stg3_1_merged1119_1069_res);
	hw_uint<16> stg2_stg3_1_merged1119_1070_res = stg2_stg3_1_merged1119_1070_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1248, 2048>(result, stg2_stg3_1_merged1119_1070_res);
	hw_uint<16> stg2_stg3_1_merged1119_1071_res = stg2_stg3_1_merged1119_1071_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1264, 2048>(result, stg2_stg3_1_merged1119_1071_res);
	hw_uint<16> stg2_stg3_1_merged1119_1072_res = stg2_stg3_1_merged1119_1072_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1280, 2048>(result, stg2_stg3_1_merged1119_1072_res);
	hw_uint<16> stg2_stg3_1_merged1119_1073_res = stg2_stg3_1_merged1119_1073_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1296, 2048>(result, stg2_stg3_1_merged1119_1073_res);
	hw_uint<16> stg2_stg3_1_merged1119_1074_res = stg2_stg3_1_merged1119_1074_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1312, 2048>(result, stg2_stg3_1_merged1119_1074_res);
	hw_uint<16> stg2_stg3_1_merged1119_1075_res = stg2_stg3_1_merged1119_1075_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1328, 2048>(result, stg2_stg3_1_merged1119_1075_res);
	hw_uint<16> stg2_stg3_1_merged1119_1076_res = stg2_stg3_1_merged1119_1076_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1344, 2048>(result, stg2_stg3_1_merged1119_1076_res);
	hw_uint<16> stg2_stg3_1_merged1119_1077_res = stg2_stg3_1_merged1119_1077_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1360, 2048>(result, stg2_stg3_1_merged1119_1077_res);
	hw_uint<16> stg2_stg3_1_merged1119_1078_res = stg2_stg3_1_merged1119_1078_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1376, 2048>(result, stg2_stg3_1_merged1119_1078_res);
	hw_uint<16> stg2_stg3_1_merged1119_1079_res = stg2_stg3_1_merged1119_1079_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1392, 2048>(result, stg2_stg3_1_merged1119_1079_res);
	hw_uint<16> stg2_stg3_1_merged1119_1080_res = stg2_stg3_1_merged1119_1080_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1408, 2048>(result, stg2_stg3_1_merged1119_1080_res);
	hw_uint<16> stg2_stg3_1_merged1119_1081_res = stg2_stg3_1_merged1119_1081_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1424, 2048>(result, stg2_stg3_1_merged1119_1081_res);
	hw_uint<16> stg2_stg3_1_merged1119_1082_res = stg2_stg3_1_merged1119_1082_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1440, 2048>(result, stg2_stg3_1_merged1119_1082_res);
	hw_uint<16> stg2_stg3_1_merged1119_1083_res = stg2_stg3_1_merged1119_1083_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1456, 2048>(result, stg2_stg3_1_merged1119_1083_res);
	hw_uint<16> stg2_stg3_1_merged1119_1084_res = stg2_stg3_1_merged1119_1084_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1472, 2048>(result, stg2_stg3_1_merged1119_1084_res);
	hw_uint<16> stg2_stg3_1_merged1119_1085_res = stg2_stg3_1_merged1119_1085_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1488, 2048>(result, stg2_stg3_1_merged1119_1085_res);
	hw_uint<16> stg2_stg3_1_merged1119_1086_res = stg2_stg3_1_merged1119_1086_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1504, 2048>(result, stg2_stg3_1_merged1119_1086_res);
	hw_uint<16> stg2_stg3_1_merged1119_1087_res = stg2_stg3_1_merged1119_1087_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1520, 2048>(result, stg2_stg3_1_merged1119_1087_res);
	hw_uint<16> stg2_stg3_1_merged1119_1088_res = stg2_stg3_1_merged1119_1088_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1536, 2048>(result, stg2_stg3_1_merged1119_1088_res);
	hw_uint<16> stg2_stg3_1_merged1119_1089_res = stg2_stg3_1_merged1119_1089_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1552, 2048>(result, stg2_stg3_1_merged1119_1089_res);
	hw_uint<16> stg2_stg3_1_merged1119_1090_res = stg2_stg3_1_merged1119_1090_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1568, 2048>(result, stg2_stg3_1_merged1119_1090_res);
	hw_uint<16> stg2_stg3_1_merged1119_1091_res = stg2_stg3_1_merged1119_1091_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1584, 2048>(result, stg2_stg3_1_merged1119_1091_res);
	hw_uint<16> stg2_stg3_1_merged1119_1092_res = stg2_stg3_1_merged1119_1092_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1600, 2048>(result, stg2_stg3_1_merged1119_1092_res);
	hw_uint<16> stg2_stg3_1_merged1119_1093_res = stg2_stg3_1_merged1119_1093_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1616, 2048>(result, stg2_stg3_1_merged1119_1093_res);
	hw_uint<16> stg2_stg3_1_merged1119_1094_res = stg2_stg3_1_merged1119_1094_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1632, 2048>(result, stg2_stg3_1_merged1119_1094_res);
	hw_uint<16> stg2_stg3_1_merged1119_1095_res = stg2_stg3_1_merged1119_1095_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1648, 2048>(result, stg2_stg3_1_merged1119_1095_res);
	hw_uint<16> stg2_stg3_1_merged1119_1096_res = stg2_stg3_1_merged1119_1096_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1664, 2048>(result, stg2_stg3_1_merged1119_1096_res);
	hw_uint<16> stg2_stg3_1_merged1119_1097_res = stg2_stg3_1_merged1119_1097_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1680, 2048>(result, stg2_stg3_1_merged1119_1097_res);
	hw_uint<16> stg2_stg3_1_merged1119_1098_res = stg2_stg3_1_merged1119_1098_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1696, 2048>(result, stg2_stg3_1_merged1119_1098_res);
	hw_uint<16> stg2_stg3_1_merged1119_1099_res = stg2_stg3_1_merged1119_1099_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1712, 2048>(result, stg2_stg3_1_merged1119_1099_res);
	hw_uint<16> stg2_stg3_1_merged1119_1100_res = stg2_stg3_1_merged1119_1100_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1728, 2048>(result, stg2_stg3_1_merged1119_1100_res);
	hw_uint<16> stg2_stg3_1_merged1119_1101_res = stg2_stg3_1_merged1119_1101_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1744, 2048>(result, stg2_stg3_1_merged1119_1101_res);
	hw_uint<16> stg2_stg3_1_merged1119_1102_res = stg2_stg3_1_merged1119_1102_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1760, 2048>(result, stg2_stg3_1_merged1119_1102_res);
	hw_uint<16> stg2_stg3_1_merged1119_1103_res = stg2_stg3_1_merged1119_1103_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1776, 2048>(result, stg2_stg3_1_merged1119_1103_res);
	hw_uint<16> stg2_stg3_1_merged1119_1104_res = stg2_stg3_1_merged1119_1104_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1792, 2048>(result, stg2_stg3_1_merged1119_1104_res);
	hw_uint<16> stg2_stg3_1_merged1119_1105_res = stg2_stg3_1_merged1119_1105_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1808, 2048>(result, stg2_stg3_1_merged1119_1105_res);
	hw_uint<16> stg2_stg3_1_merged1119_1106_res = stg2_stg3_1_merged1119_1106_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1824, 2048>(result, stg2_stg3_1_merged1119_1106_res);
	hw_uint<16> stg2_stg3_1_merged1119_1107_res = stg2_stg3_1_merged1119_1107_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1840, 2048>(result, stg2_stg3_1_merged1119_1107_res);
	hw_uint<16> stg2_stg3_1_merged1119_1108_res = stg2_stg3_1_merged1119_1108_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1856, 2048>(result, stg2_stg3_1_merged1119_1108_res);
	hw_uint<16> stg2_stg3_1_merged1119_1109_res = stg2_stg3_1_merged1119_1109_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1872, 2048>(result, stg2_stg3_1_merged1119_1109_res);
	hw_uint<16> stg2_stg3_1_merged1119_1110_res = stg2_stg3_1_merged1119_1110_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1888, 2048>(result, stg2_stg3_1_merged1119_1110_res);
	hw_uint<16> stg2_stg3_1_merged1119_1111_res = stg2_stg3_1_merged1119_1111_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1904, 2048>(result, stg2_stg3_1_merged1119_1111_res);
	hw_uint<16> stg2_stg3_1_merged1119_1112_res = stg2_stg3_1_merged1119_1112_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1920, 2048>(result, stg2_stg3_1_merged1119_1112_res);
	hw_uint<16> stg2_stg3_1_merged1119_1113_res = stg2_stg3_1_merged1119_1113_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1936, 2048>(result, stg2_stg3_1_merged1119_1113_res);
	hw_uint<16> stg2_stg3_1_merged1119_1114_res = stg2_stg3_1_merged1119_1114_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1952, 2048>(result, stg2_stg3_1_merged1119_1114_res);
	hw_uint<16> stg2_stg3_1_merged1119_1115_res = stg2_stg3_1_merged1119_1115_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1968, 2048>(result, stg2_stg3_1_merged1119_1115_res);
	hw_uint<16> stg2_stg3_1_merged1119_1116_res = stg2_stg3_1_merged1119_1116_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1984, 2048>(result, stg2_stg3_1_merged1119_1116_res);
	hw_uint<16> stg2_stg3_1_merged1119_1117_res = stg2_stg3_1_merged1119_1117_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<2000, 2048>(result, stg2_stg3_1_merged1119_1117_res);
	hw_uint<16> stg2_stg3_1_merged1119_1118_res = stg2_stg3_1_merged1119_1118_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<2016, 2048>(result, stg2_stg3_1_merged1119_1118_res);
	hw_uint<16> stg2_stg3_1_merged1119_1119_res = stg2_stg3_1_merged1119_1119_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<2032, 2048>(result, stg2_stg3_1_merged1119_1119_res);
	return result;
}

struct stg3_stg3_1_merged1119_960_merged_banks_4_cache {
	// RAM Box: {[0, 2240], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 71, 72
	hw_uint<16> f0;
	fifo<hw_uint<16>, 70> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_71() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_961_merged_banks_4_cache {
	// RAM Box: {[1, 2241], [0, 1089]}
	// Capacity: 73
	// # of read delays: 4
  // 0, 1, 71, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_72() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_962_merged_banks_4_cache {
	// RAM Box: {[2, 2210], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_963_merged_banks_4_cache {
	// RAM Box: {[3, 2211], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_964_merged_banks_4_cache {
	// RAM Box: {[4, 2212], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_965_merged_banks_4_cache {
	// RAM Box: {[5, 2213], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_966_merged_banks_4_cache {
	// RAM Box: {[6, 2214], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_967_merged_banks_4_cache {
	// RAM Box: {[7, 2215], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_968_merged_banks_4_cache {
	// RAM Box: {[8, 2216], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_969_merged_banks_4_cache {
	// RAM Box: {[9, 2217], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_970_merged_banks_4_cache {
	// RAM Box: {[10, 2218], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_971_merged_banks_4_cache {
	// RAM Box: {[11, 2219], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_972_merged_banks_4_cache {
	// RAM Box: {[12, 2220], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_973_merged_banks_4_cache {
	// RAM Box: {[13, 2221], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_974_merged_banks_4_cache {
	// RAM Box: {[14, 2222], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_975_merged_banks_4_cache {
	// RAM Box: {[15, 2223], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_976_merged_banks_4_cache {
	// RAM Box: {[16, 2224], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_977_merged_banks_4_cache {
	// RAM Box: {[17, 2225], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_978_merged_banks_4_cache {
	// RAM Box: {[18, 2226], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_979_merged_banks_4_cache {
	// RAM Box: {[19, 2227], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_980_merged_banks_4_cache {
	// RAM Box: {[20, 2228], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_981_merged_banks_4_cache {
	// RAM Box: {[21, 2229], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_982_merged_banks_4_cache {
	// RAM Box: {[22, 2230], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_983_merged_banks_4_cache {
	// RAM Box: {[23, 2231], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_984_merged_banks_4_cache {
	// RAM Box: {[24, 2232], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_985_merged_banks_4_cache {
	// RAM Box: {[25, 2233], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_986_merged_banks_4_cache {
	// RAM Box: {[26, 2234], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_987_merged_banks_4_cache {
	// RAM Box: {[27, 2235], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_988_merged_banks_4_cache {
	// RAM Box: {[28, 2236], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_989_merged_banks_4_cache {
	// RAM Box: {[29, 2237], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_990_merged_banks_4_cache {
	// RAM Box: {[30, 2238], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged1119_991_merged_banks_4_cache {
	// RAM Box: {[31, 2239], [0, 1090]}
	// Capacity: 73
	// # of read delays: 3
  // 0, 1, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_cache {
  // Reader addrs...
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[1 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[1 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[1 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
    // { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[33 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // # of banks: 32
  stg3_stg3_1_merged1119_960_merged_banks_4_cache stg3_stg3_1_merged1119_960_merged_banks_4;
  stg3_stg3_1_merged1119_961_merged_banks_4_cache stg3_stg3_1_merged1119_961_merged_banks_4;
  stg3_stg3_1_merged1119_962_merged_banks_4_cache stg3_stg3_1_merged1119_962_merged_banks_4;
  stg3_stg3_1_merged1119_963_merged_banks_4_cache stg3_stg3_1_merged1119_963_merged_banks_4;
  stg3_stg3_1_merged1119_964_merged_banks_4_cache stg3_stg3_1_merged1119_964_merged_banks_4;
  stg3_stg3_1_merged1119_965_merged_banks_4_cache stg3_stg3_1_merged1119_965_merged_banks_4;
  stg3_stg3_1_merged1119_966_merged_banks_4_cache stg3_stg3_1_merged1119_966_merged_banks_4;
  stg3_stg3_1_merged1119_967_merged_banks_4_cache stg3_stg3_1_merged1119_967_merged_banks_4;
  stg3_stg3_1_merged1119_968_merged_banks_4_cache stg3_stg3_1_merged1119_968_merged_banks_4;
  stg3_stg3_1_merged1119_969_merged_banks_4_cache stg3_stg3_1_merged1119_969_merged_banks_4;
  stg3_stg3_1_merged1119_970_merged_banks_4_cache stg3_stg3_1_merged1119_970_merged_banks_4;
  stg3_stg3_1_merged1119_971_merged_banks_4_cache stg3_stg3_1_merged1119_971_merged_banks_4;
  stg3_stg3_1_merged1119_972_merged_banks_4_cache stg3_stg3_1_merged1119_972_merged_banks_4;
  stg3_stg3_1_merged1119_973_merged_banks_4_cache stg3_stg3_1_merged1119_973_merged_banks_4;
  stg3_stg3_1_merged1119_974_merged_banks_4_cache stg3_stg3_1_merged1119_974_merged_banks_4;
  stg3_stg3_1_merged1119_975_merged_banks_4_cache stg3_stg3_1_merged1119_975_merged_banks_4;
  stg3_stg3_1_merged1119_976_merged_banks_4_cache stg3_stg3_1_merged1119_976_merged_banks_4;
  stg3_stg3_1_merged1119_977_merged_banks_4_cache stg3_stg3_1_merged1119_977_merged_banks_4;
  stg3_stg3_1_merged1119_978_merged_banks_4_cache stg3_stg3_1_merged1119_978_merged_banks_4;
  stg3_stg3_1_merged1119_979_merged_banks_4_cache stg3_stg3_1_merged1119_979_merged_banks_4;
  stg3_stg3_1_merged1119_980_merged_banks_4_cache stg3_stg3_1_merged1119_980_merged_banks_4;
  stg3_stg3_1_merged1119_981_merged_banks_4_cache stg3_stg3_1_merged1119_981_merged_banks_4;
  stg3_stg3_1_merged1119_982_merged_banks_4_cache stg3_stg3_1_merged1119_982_merged_banks_4;
  stg3_stg3_1_merged1119_983_merged_banks_4_cache stg3_stg3_1_merged1119_983_merged_banks_4;
  stg3_stg3_1_merged1119_984_merged_banks_4_cache stg3_stg3_1_merged1119_984_merged_banks_4;
  stg3_stg3_1_merged1119_985_merged_banks_4_cache stg3_stg3_1_merged1119_985_merged_banks_4;
  stg3_stg3_1_merged1119_986_merged_banks_4_cache stg3_stg3_1_merged1119_986_merged_banks_4;
  stg3_stg3_1_merged1119_987_merged_banks_4_cache stg3_stg3_1_merged1119_987_merged_banks_4;
  stg3_stg3_1_merged1119_988_merged_banks_4_cache stg3_stg3_1_merged1119_988_merged_banks_4;
  stg3_stg3_1_merged1119_989_merged_banks_4_cache stg3_stg3_1_merged1119_989_merged_banks_4;
  stg3_stg3_1_merged1119_990_merged_banks_4_cache stg3_stg3_1_merged1119_990_merged_banks_4;
  stg3_stg3_1_merged1119_991_merged_banks_4_cache stg3_stg3_1_merged1119_991_merged_banks_4;
};



inline void stg3_stg3_1_merged1119_960_write(hw_uint<16>& stg3_stg3_1_merged1119_960, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_960_merged_banks_4.push(stg3_stg3_1_merged1119_960);
}

inline void stg3_stg3_1_merged1119_961_write(hw_uint<16>& stg3_stg3_1_merged1119_961, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_961_merged_banks_4.push(stg3_stg3_1_merged1119_961);
}

inline void stg3_stg3_1_merged1119_962_write(hw_uint<16>& stg3_stg3_1_merged1119_962, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_962_merged_banks_4.push(stg3_stg3_1_merged1119_962);
}

inline void stg3_stg3_1_merged1119_963_write(hw_uint<16>& stg3_stg3_1_merged1119_963, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_963_merged_banks_4.push(stg3_stg3_1_merged1119_963);
}

inline void stg3_stg3_1_merged1119_964_write(hw_uint<16>& stg3_stg3_1_merged1119_964, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_964_merged_banks_4.push(stg3_stg3_1_merged1119_964);
}

inline void stg3_stg3_1_merged1119_965_write(hw_uint<16>& stg3_stg3_1_merged1119_965, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_965_merged_banks_4.push(stg3_stg3_1_merged1119_965);
}

inline void stg3_stg3_1_merged1119_966_write(hw_uint<16>& stg3_stg3_1_merged1119_966, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_966_merged_banks_4.push(stg3_stg3_1_merged1119_966);
}

inline void stg3_stg3_1_merged1119_967_write(hw_uint<16>& stg3_stg3_1_merged1119_967, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_967_merged_banks_4.push(stg3_stg3_1_merged1119_967);
}

inline void stg3_stg3_1_merged1119_968_write(hw_uint<16>& stg3_stg3_1_merged1119_968, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_968_merged_banks_4.push(stg3_stg3_1_merged1119_968);
}

inline void stg3_stg3_1_merged1119_969_write(hw_uint<16>& stg3_stg3_1_merged1119_969, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_969_merged_banks_4.push(stg3_stg3_1_merged1119_969);
}

inline void stg3_stg3_1_merged1119_970_write(hw_uint<16>& stg3_stg3_1_merged1119_970, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_970_merged_banks_4.push(stg3_stg3_1_merged1119_970);
}

inline void stg3_stg3_1_merged1119_971_write(hw_uint<16>& stg3_stg3_1_merged1119_971, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_971_merged_banks_4.push(stg3_stg3_1_merged1119_971);
}

inline void stg3_stg3_1_merged1119_972_write(hw_uint<16>& stg3_stg3_1_merged1119_972, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_972_merged_banks_4.push(stg3_stg3_1_merged1119_972);
}

inline void stg3_stg3_1_merged1119_973_write(hw_uint<16>& stg3_stg3_1_merged1119_973, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_973_merged_banks_4.push(stg3_stg3_1_merged1119_973);
}

inline void stg3_stg3_1_merged1119_974_write(hw_uint<16>& stg3_stg3_1_merged1119_974, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_974_merged_banks_4.push(stg3_stg3_1_merged1119_974);
}

inline void stg3_stg3_1_merged1119_975_write(hw_uint<16>& stg3_stg3_1_merged1119_975, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_975_merged_banks_4.push(stg3_stg3_1_merged1119_975);
}

inline void stg3_stg3_1_merged1119_976_write(hw_uint<16>& stg3_stg3_1_merged1119_976, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_976_merged_banks_4.push(stg3_stg3_1_merged1119_976);
}

inline void stg3_stg3_1_merged1119_977_write(hw_uint<16>& stg3_stg3_1_merged1119_977, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_977_merged_banks_4.push(stg3_stg3_1_merged1119_977);
}

inline void stg3_stg3_1_merged1119_978_write(hw_uint<16>& stg3_stg3_1_merged1119_978, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_978_merged_banks_4.push(stg3_stg3_1_merged1119_978);
}

inline void stg3_stg3_1_merged1119_979_write(hw_uint<16>& stg3_stg3_1_merged1119_979, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_979_merged_banks_4.push(stg3_stg3_1_merged1119_979);
}

inline void stg3_stg3_1_merged1119_980_write(hw_uint<16>& stg3_stg3_1_merged1119_980, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_980_merged_banks_4.push(stg3_stg3_1_merged1119_980);
}

inline void stg3_stg3_1_merged1119_981_write(hw_uint<16>& stg3_stg3_1_merged1119_981, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_981_merged_banks_4.push(stg3_stg3_1_merged1119_981);
}

inline void stg3_stg3_1_merged1119_982_write(hw_uint<16>& stg3_stg3_1_merged1119_982, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_982_merged_banks_4.push(stg3_stg3_1_merged1119_982);
}

inline void stg3_stg3_1_merged1119_983_write(hw_uint<16>& stg3_stg3_1_merged1119_983, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_983_merged_banks_4.push(stg3_stg3_1_merged1119_983);
}

inline void stg3_stg3_1_merged1119_984_write(hw_uint<16>& stg3_stg3_1_merged1119_984, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_984_merged_banks_4.push(stg3_stg3_1_merged1119_984);
}

inline void stg3_stg3_1_merged1119_985_write(hw_uint<16>& stg3_stg3_1_merged1119_985, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_985_merged_banks_4.push(stg3_stg3_1_merged1119_985);
}

inline void stg3_stg3_1_merged1119_986_write(hw_uint<16>& stg3_stg3_1_merged1119_986, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_986_merged_banks_4.push(stg3_stg3_1_merged1119_986);
}

inline void stg3_stg3_1_merged1119_987_write(hw_uint<16>& stg3_stg3_1_merged1119_987, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_987_merged_banks_4.push(stg3_stg3_1_merged1119_987);
}

inline void stg3_stg3_1_merged1119_988_write(hw_uint<16>& stg3_stg3_1_merged1119_988, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_988_merged_banks_4.push(stg3_stg3_1_merged1119_988);
}

inline void stg3_stg3_1_merged1119_989_write(hw_uint<16>& stg3_stg3_1_merged1119_989, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_989_merged_banks_4.push(stg3_stg3_1_merged1119_989);
}

inline void stg3_stg3_1_merged1119_990_write(hw_uint<16>& stg3_stg3_1_merged1119_990, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_990_merged_banks_4.push(stg3_stg3_1_merged1119_990);
}

inline void stg3_stg3_1_merged1119_991_write(hw_uint<16>& stg3_stg3_1_merged1119_991, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1119_991_merged_banks_4.push(stg3_stg3_1_merged1119_991);
}

inline hw_uint<16> stg3_stg4_1_merged1122_832_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_832 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_960 = stg3.stg3_stg3_1_merged1119_960_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_960;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_833_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_833 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[1 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_961 = stg3.stg3_stg3_1_merged1119_961_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_961;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_834_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_834 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[1 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_961 = stg3.stg3_stg3_1_merged1119_961_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_961;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_835_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_835 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_962 = stg3.stg3_stg3_1_merged1119_962_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_962;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_836_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_836 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[1 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_961 = stg3.stg3_stg3_1_merged1119_961_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_961;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_837_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_837 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_962 = stg3.stg3_stg3_1_merged1119_962_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_962;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_838_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_838 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_962 = stg3.stg3_stg3_1_merged1119_962_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_962;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_839_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_839 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_963 = stg3.stg3_stg3_1_merged1119_963_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_963;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_840_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_840 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[2 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_962 = stg3.stg3_stg3_1_merged1119_962_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_962;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_841_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_841 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_963 = stg3.stg3_stg3_1_merged1119_963_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_963;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_842_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_842 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_963 = stg3.stg3_stg3_1_merged1119_963_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_963;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_843_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_843 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_964 = stg3.stg3_stg3_1_merged1119_964_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_964;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_844_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_844 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[3 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_963 = stg3.stg3_stg3_1_merged1119_963_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_963;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_845_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_845 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_964 = stg3.stg3_stg3_1_merged1119_964_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_964;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_846_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_846 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_964 = stg3.stg3_stg3_1_merged1119_964_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_964;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_847_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_847 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_965 = stg3.stg3_stg3_1_merged1119_965_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_965;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_848_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_848 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[4 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_964 = stg3.stg3_stg3_1_merged1119_964_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_964;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_849_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_849 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_965 = stg3.stg3_stg3_1_merged1119_965_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_965;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_850_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_850 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_965 = stg3.stg3_stg3_1_merged1119_965_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_965;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_851_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_851 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_966 = stg3.stg3_stg3_1_merged1119_966_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_966;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_852_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_852 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[5 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_965 = stg3.stg3_stg3_1_merged1119_965_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_965;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_853_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_853 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_966 = stg3.stg3_stg3_1_merged1119_966_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_966;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_854_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_854 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_966 = stg3.stg3_stg3_1_merged1119_966_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_966;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_855_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_855 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_967 = stg3.stg3_stg3_1_merged1119_967_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_967;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_856_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_856 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[6 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_966 = stg3.stg3_stg3_1_merged1119_966_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_966;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_857_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_857 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_967 = stg3.stg3_stg3_1_merged1119_967_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_967;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_858_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_858 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_967 = stg3.stg3_stg3_1_merged1119_967_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_967;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_859_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_859 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_968 = stg3.stg3_stg3_1_merged1119_968_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_968;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_860_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_860 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[7 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_967 = stg3.stg3_stg3_1_merged1119_967_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_967;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_861_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_861 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_968 = stg3.stg3_stg3_1_merged1119_968_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_968;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_862_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_862 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_968 = stg3.stg3_stg3_1_merged1119_968_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_968;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_863_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_863 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_969 = stg3.stg3_stg3_1_merged1119_969_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_969;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_864_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_864 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[8 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_968 = stg3.stg3_stg3_1_merged1119_968_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_968;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_865_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_865 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_969 = stg3.stg3_stg3_1_merged1119_969_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_969;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_866_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_866 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_969 = stg3.stg3_stg3_1_merged1119_969_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_969;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_867_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_867 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_970 = stg3.stg3_stg3_1_merged1119_970_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_970;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_868_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_868 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[9 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_969 = stg3.stg3_stg3_1_merged1119_969_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_969;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_869_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_869 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_970 = stg3.stg3_stg3_1_merged1119_970_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_970;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_870_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_870 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_970 = stg3.stg3_stg3_1_merged1119_970_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_970;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_871_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_871 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_971 = stg3.stg3_stg3_1_merged1119_971_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_971;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_872_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_872 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[10 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_970 = stg3.stg3_stg3_1_merged1119_970_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_970;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_873_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_873 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_971 = stg3.stg3_stg3_1_merged1119_971_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_971;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_874_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_874 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_971 = stg3.stg3_stg3_1_merged1119_971_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_971;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_875_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_875 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_972 = stg3.stg3_stg3_1_merged1119_972_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_972;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_876_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_876 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[11 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_971 = stg3.stg3_stg3_1_merged1119_971_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_971;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_877_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_877 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_972 = stg3.stg3_stg3_1_merged1119_972_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_972;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_878_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_878 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_972 = stg3.stg3_stg3_1_merged1119_972_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_972;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_879_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_879 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_973 = stg3.stg3_stg3_1_merged1119_973_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_973;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_880_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_880 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[12 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_972 = stg3.stg3_stg3_1_merged1119_972_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_972;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_881_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_881 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_973 = stg3.stg3_stg3_1_merged1119_973_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_973;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_882_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_882 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_973 = stg3.stg3_stg3_1_merged1119_973_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_973;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_883_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_883 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_974 = stg3.stg3_stg3_1_merged1119_974_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_974;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_884_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_884 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[13 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_973 = stg3.stg3_stg3_1_merged1119_973_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_973;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_885_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_885 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_974 = stg3.stg3_stg3_1_merged1119_974_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_974;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_886_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_886 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_974 = stg3.stg3_stg3_1_merged1119_974_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_974;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_887_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_887 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_975 = stg3.stg3_stg3_1_merged1119_975_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_975;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_888_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_888 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[14 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_974 = stg3.stg3_stg3_1_merged1119_974_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_974;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_889_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_889 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_975 = stg3.stg3_stg3_1_merged1119_975_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_975;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_890_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_890 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_975 = stg3.stg3_stg3_1_merged1119_975_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_975;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_891_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_891 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_976 = stg3.stg3_stg3_1_merged1119_976_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_976;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_892_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_892 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[15 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_975 = stg3.stg3_stg3_1_merged1119_975_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_975;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_893_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_893 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_976 = stg3.stg3_stg3_1_merged1119_976_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_976;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_894_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_894 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_976 = stg3.stg3_stg3_1_merged1119_976_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_976;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_895_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_895 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_977 = stg3.stg3_stg3_1_merged1119_977_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_977;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_896_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_896 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[16 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_976 = stg3.stg3_stg3_1_merged1119_976_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_976;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_897_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_897 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_977 = stg3.stg3_stg3_1_merged1119_977_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_977;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_898_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_898 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_977 = stg3.stg3_stg3_1_merged1119_977_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_977;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_899_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_899 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_978 = stg3.stg3_stg3_1_merged1119_978_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_978;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_900_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_900 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[17 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_977 = stg3.stg3_stg3_1_merged1119_977_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_977;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_901_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_901 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_978 = stg3.stg3_stg3_1_merged1119_978_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_978;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_902_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_902 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_978 = stg3.stg3_stg3_1_merged1119_978_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_978;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_903_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_903 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_979 = stg3.stg3_stg3_1_merged1119_979_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_979;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_904_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_904 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[18 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_978 = stg3.stg3_stg3_1_merged1119_978_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_978;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_905_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_905 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_979 = stg3.stg3_stg3_1_merged1119_979_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_979;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_906_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_906 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_979 = stg3.stg3_stg3_1_merged1119_979_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_979;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_907_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_907 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_980 = stg3.stg3_stg3_1_merged1119_980_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_980;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_908_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_908 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[19 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_979 = stg3.stg3_stg3_1_merged1119_979_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_979;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_909_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_909 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_980 = stg3.stg3_stg3_1_merged1119_980_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_980;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_910_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_910 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_980 = stg3.stg3_stg3_1_merged1119_980_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_980;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_911_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_911 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_981 = stg3.stg3_stg3_1_merged1119_981_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_981;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_912_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_912 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[20 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_980 = stg3.stg3_stg3_1_merged1119_980_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_980;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_913_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_913 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_981 = stg3.stg3_stg3_1_merged1119_981_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_981;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_914_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_914 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_981 = stg3.stg3_stg3_1_merged1119_981_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_981;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_915_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_915 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_982 = stg3.stg3_stg3_1_merged1119_982_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_982;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_916_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_916 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[21 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_981 = stg3.stg3_stg3_1_merged1119_981_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_981;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_917_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_917 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_982 = stg3.stg3_stg3_1_merged1119_982_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_982;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_918_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_918 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_982 = stg3.stg3_stg3_1_merged1119_982_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_982;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_919_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_919 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_983 = stg3.stg3_stg3_1_merged1119_983_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_983;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_920_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_920 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[22 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_982 = stg3.stg3_stg3_1_merged1119_982_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_982;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_921_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_921 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_983 = stg3.stg3_stg3_1_merged1119_983_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_983;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_922_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_922 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_983 = stg3.stg3_stg3_1_merged1119_983_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_983;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_923_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_923 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_984 = stg3.stg3_stg3_1_merged1119_984_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_984;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_924_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_924 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[23 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_983 = stg3.stg3_stg3_1_merged1119_983_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_983;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_925_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_925 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_984 = stg3.stg3_stg3_1_merged1119_984_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_984;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_926_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_926 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_984 = stg3.stg3_stg3_1_merged1119_984_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_984;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_927_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_927 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_985 = stg3.stg3_stg3_1_merged1119_985_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_985;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_928_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_928 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[24 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_984 = stg3.stg3_stg3_1_merged1119_984_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_984;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_929_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_929 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_985 = stg3.stg3_stg3_1_merged1119_985_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_985;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_930_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_930 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_985 = stg3.stg3_stg3_1_merged1119_985_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_985;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_931_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_931 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_986 = stg3.stg3_stg3_1_merged1119_986_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_986;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_932_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_932 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[25 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_985 = stg3.stg3_stg3_1_merged1119_985_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_985;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_933_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_933 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_986 = stg3.stg3_stg3_1_merged1119_986_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_986;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_934_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_934 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_986 = stg3.stg3_stg3_1_merged1119_986_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_986;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_935_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_935 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_987 = stg3.stg3_stg3_1_merged1119_987_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_987;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_936_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_936 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[26 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_986 = stg3.stg3_stg3_1_merged1119_986_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_986;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_937_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_937 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_987 = stg3.stg3_stg3_1_merged1119_987_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_987;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_938_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_938 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_987 = stg3.stg3_stg3_1_merged1119_987_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_987;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_939_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_939 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_988 = stg3.stg3_stg3_1_merged1119_988_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_988;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_940_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_940 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[27 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_987 = stg3.stg3_stg3_1_merged1119_987_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_987;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_941_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_941 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_988 = stg3.stg3_stg3_1_merged1119_988_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_988;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_942_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_942 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_988 = stg3.stg3_stg3_1_merged1119_988_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_988;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_943_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_943 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_989 = stg3.stg3_stg3_1_merged1119_989_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_989;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_944_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_944 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[28 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_988 = stg3.stg3_stg3_1_merged1119_988_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_988;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_945_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_945 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_989 = stg3.stg3_stg3_1_merged1119_989_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_989;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_946_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_946 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_989 = stg3.stg3_stg3_1_merged1119_989_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_989;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_947_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_947 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_990 = stg3.stg3_stg3_1_merged1119_990_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_990;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_948_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_948 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[29 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_989 = stg3.stg3_stg3_1_merged1119_989_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_989;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_949_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_949 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_990 = stg3.stg3_stg3_1_merged1119_990_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_990;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_950_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_950 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_990 = stg3.stg3_stg3_1_merged1119_990_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_990;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_951_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_951 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_991 = stg3.stg3_stg3_1_merged1119_991_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_991;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_952_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_952 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[30 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_990 = stg3.stg3_stg3_1_merged1119_990_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_990;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_953_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_953 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_991 = stg3.stg3_stg3_1_merged1119_991_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_991;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_954_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_954 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_991 = stg3.stg3_stg3_1_merged1119_991_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged1119_991;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_955_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_955 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_960 = stg3.stg3_stg3_1_merged1119_960_merged_banks_4.peek_71();
  return value_stg3_stg3_1_merged1119_960;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_956_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_956 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[31 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_991 = stg3.stg3_stg3_1_merged1119_991_merged_banks_4.peek_72();
  return value_stg3_stg3_1_merged1119_991;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_957_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_957 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_960 = stg3.stg3_stg3_1_merged1119_960_merged_banks_4.peek_71();
  return value_stg3_stg3_1_merged1119_960;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_958_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_958 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[32 + 32stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_960 = stg3.stg3_stg3_1_merged1119_960_merged_banks_4.peek_0();
  return value_stg3_stg3_1_merged1119_960;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged1122_959_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged1122_959 read pattern: { stg4_1_merged1122[root = 0, stg4_0, stg4_1] -> stg3[33 + 32stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 69 }
  // Read schedule : { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  // Write schedule: { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
  auto value_stg3_stg3_1_merged1119_961 = stg3.stg3_stg3_1_merged1119_961_merged_banks_4.peek_71();
  return value_stg3_stg3_1_merged1119_961;
  return 0;
}

// # of bundles = 2
// stg3_1_merged1119_write
//	stg3_stg3_1_merged1119_960
//	stg3_stg3_1_merged1119_961
//	stg3_stg3_1_merged1119_962
//	stg3_stg3_1_merged1119_963
//	stg3_stg3_1_merged1119_964
//	stg3_stg3_1_merged1119_965
//	stg3_stg3_1_merged1119_966
//	stg3_stg3_1_merged1119_967
//	stg3_stg3_1_merged1119_968
//	stg3_stg3_1_merged1119_969
//	stg3_stg3_1_merged1119_970
//	stg3_stg3_1_merged1119_971
//	stg3_stg3_1_merged1119_972
//	stg3_stg3_1_merged1119_973
//	stg3_stg3_1_merged1119_974
//	stg3_stg3_1_merged1119_975
//	stg3_stg3_1_merged1119_976
//	stg3_stg3_1_merged1119_977
//	stg3_stg3_1_merged1119_978
//	stg3_stg3_1_merged1119_979
//	stg3_stg3_1_merged1119_980
//	stg3_stg3_1_merged1119_981
//	stg3_stg3_1_merged1119_982
//	stg3_stg3_1_merged1119_983
//	stg3_stg3_1_merged1119_984
//	stg3_stg3_1_merged1119_985
//	stg3_stg3_1_merged1119_986
//	stg3_stg3_1_merged1119_987
//	stg3_stg3_1_merged1119_988
//	stg3_stg3_1_merged1119_989
//	stg3_stg3_1_merged1119_990
//	stg3_stg3_1_merged1119_991
inline void stg3_stg3_1_merged1119_write_bundle_write(hw_uint<512>& stg3_1_merged1119_write, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
	hw_uint<16> stg3_stg3_1_merged1119_960_res = stg3_1_merged1119_write.extract<0, 15>();
	stg3_stg3_1_merged1119_960_write(stg3_stg3_1_merged1119_960_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_961_res = stg3_1_merged1119_write.extract<16, 31>();
	stg3_stg3_1_merged1119_961_write(stg3_stg3_1_merged1119_961_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_962_res = stg3_1_merged1119_write.extract<32, 47>();
	stg3_stg3_1_merged1119_962_write(stg3_stg3_1_merged1119_962_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_963_res = stg3_1_merged1119_write.extract<48, 63>();
	stg3_stg3_1_merged1119_963_write(stg3_stg3_1_merged1119_963_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_964_res = stg3_1_merged1119_write.extract<64, 79>();
	stg3_stg3_1_merged1119_964_write(stg3_stg3_1_merged1119_964_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_965_res = stg3_1_merged1119_write.extract<80, 95>();
	stg3_stg3_1_merged1119_965_write(stg3_stg3_1_merged1119_965_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_966_res = stg3_1_merged1119_write.extract<96, 111>();
	stg3_stg3_1_merged1119_966_write(stg3_stg3_1_merged1119_966_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_967_res = stg3_1_merged1119_write.extract<112, 127>();
	stg3_stg3_1_merged1119_967_write(stg3_stg3_1_merged1119_967_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_968_res = stg3_1_merged1119_write.extract<128, 143>();
	stg3_stg3_1_merged1119_968_write(stg3_stg3_1_merged1119_968_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_969_res = stg3_1_merged1119_write.extract<144, 159>();
	stg3_stg3_1_merged1119_969_write(stg3_stg3_1_merged1119_969_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_970_res = stg3_1_merged1119_write.extract<160, 175>();
	stg3_stg3_1_merged1119_970_write(stg3_stg3_1_merged1119_970_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_971_res = stg3_1_merged1119_write.extract<176, 191>();
	stg3_stg3_1_merged1119_971_write(stg3_stg3_1_merged1119_971_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_972_res = stg3_1_merged1119_write.extract<192, 207>();
	stg3_stg3_1_merged1119_972_write(stg3_stg3_1_merged1119_972_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_973_res = stg3_1_merged1119_write.extract<208, 223>();
	stg3_stg3_1_merged1119_973_write(stg3_stg3_1_merged1119_973_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_974_res = stg3_1_merged1119_write.extract<224, 239>();
	stg3_stg3_1_merged1119_974_write(stg3_stg3_1_merged1119_974_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_975_res = stg3_1_merged1119_write.extract<240, 255>();
	stg3_stg3_1_merged1119_975_write(stg3_stg3_1_merged1119_975_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_976_res = stg3_1_merged1119_write.extract<256, 271>();
	stg3_stg3_1_merged1119_976_write(stg3_stg3_1_merged1119_976_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_977_res = stg3_1_merged1119_write.extract<272, 287>();
	stg3_stg3_1_merged1119_977_write(stg3_stg3_1_merged1119_977_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_978_res = stg3_1_merged1119_write.extract<288, 303>();
	stg3_stg3_1_merged1119_978_write(stg3_stg3_1_merged1119_978_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_979_res = stg3_1_merged1119_write.extract<304, 319>();
	stg3_stg3_1_merged1119_979_write(stg3_stg3_1_merged1119_979_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_980_res = stg3_1_merged1119_write.extract<320, 335>();
	stg3_stg3_1_merged1119_980_write(stg3_stg3_1_merged1119_980_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_981_res = stg3_1_merged1119_write.extract<336, 351>();
	stg3_stg3_1_merged1119_981_write(stg3_stg3_1_merged1119_981_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_982_res = stg3_1_merged1119_write.extract<352, 367>();
	stg3_stg3_1_merged1119_982_write(stg3_stg3_1_merged1119_982_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_983_res = stg3_1_merged1119_write.extract<368, 383>();
	stg3_stg3_1_merged1119_983_write(stg3_stg3_1_merged1119_983_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_984_res = stg3_1_merged1119_write.extract<384, 399>();
	stg3_stg3_1_merged1119_984_write(stg3_stg3_1_merged1119_984_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_985_res = stg3_1_merged1119_write.extract<400, 415>();
	stg3_stg3_1_merged1119_985_write(stg3_stg3_1_merged1119_985_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_986_res = stg3_1_merged1119_write.extract<416, 431>();
	stg3_stg3_1_merged1119_986_write(stg3_stg3_1_merged1119_986_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_987_res = stg3_1_merged1119_write.extract<432, 447>();
	stg3_stg3_1_merged1119_987_write(stg3_stg3_1_merged1119_987_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_988_res = stg3_1_merged1119_write.extract<448, 463>();
	stg3_stg3_1_merged1119_988_write(stg3_stg3_1_merged1119_988_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_989_res = stg3_1_merged1119_write.extract<464, 479>();
	stg3_stg3_1_merged1119_989_write(stg3_stg3_1_merged1119_989_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_990_res = stg3_1_merged1119_write.extract<480, 495>();
	stg3_stg3_1_merged1119_990_write(stg3_stg3_1_merged1119_990_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1119_991_res = stg3_1_merged1119_write.extract<496, 511>();
	stg3_stg3_1_merged1119_991_write(stg3_stg3_1_merged1119_991_res, stg3, root, stg3_0, stg3_1, dynamic_address);
}

// stg4_1_merged1122_read
//	stg3_stg4_1_merged1122_832
//	stg3_stg4_1_merged1122_833
//	stg3_stg4_1_merged1122_834
//	stg3_stg4_1_merged1122_835
//	stg3_stg4_1_merged1122_836
//	stg3_stg4_1_merged1122_837
//	stg3_stg4_1_merged1122_838
//	stg3_stg4_1_merged1122_839
//	stg3_stg4_1_merged1122_840
//	stg3_stg4_1_merged1122_841
//	stg3_stg4_1_merged1122_842
//	stg3_stg4_1_merged1122_843
//	stg3_stg4_1_merged1122_844
//	stg3_stg4_1_merged1122_845
//	stg3_stg4_1_merged1122_846
//	stg3_stg4_1_merged1122_847
//	stg3_stg4_1_merged1122_848
//	stg3_stg4_1_merged1122_849
//	stg3_stg4_1_merged1122_850
//	stg3_stg4_1_merged1122_851
//	stg3_stg4_1_merged1122_852
//	stg3_stg4_1_merged1122_853
//	stg3_stg4_1_merged1122_854
//	stg3_stg4_1_merged1122_855
//	stg3_stg4_1_merged1122_856
//	stg3_stg4_1_merged1122_857
//	stg3_stg4_1_merged1122_858
//	stg3_stg4_1_merged1122_859
//	stg3_stg4_1_merged1122_860
//	stg3_stg4_1_merged1122_861
//	stg3_stg4_1_merged1122_862
//	stg3_stg4_1_merged1122_863
//	stg3_stg4_1_merged1122_864
//	stg3_stg4_1_merged1122_865
//	stg3_stg4_1_merged1122_866
//	stg3_stg4_1_merged1122_867
//	stg3_stg4_1_merged1122_868
//	stg3_stg4_1_merged1122_869
//	stg3_stg4_1_merged1122_870
//	stg3_stg4_1_merged1122_871
//	stg3_stg4_1_merged1122_872
//	stg3_stg4_1_merged1122_873
//	stg3_stg4_1_merged1122_874
//	stg3_stg4_1_merged1122_875
//	stg3_stg4_1_merged1122_876
//	stg3_stg4_1_merged1122_877
//	stg3_stg4_1_merged1122_878
//	stg3_stg4_1_merged1122_879
//	stg3_stg4_1_merged1122_880
//	stg3_stg4_1_merged1122_881
//	stg3_stg4_1_merged1122_882
//	stg3_stg4_1_merged1122_883
//	stg3_stg4_1_merged1122_884
//	stg3_stg4_1_merged1122_885
//	stg3_stg4_1_merged1122_886
//	stg3_stg4_1_merged1122_887
//	stg3_stg4_1_merged1122_888
//	stg3_stg4_1_merged1122_889
//	stg3_stg4_1_merged1122_890
//	stg3_stg4_1_merged1122_891
//	stg3_stg4_1_merged1122_892
//	stg3_stg4_1_merged1122_893
//	stg3_stg4_1_merged1122_894
//	stg3_stg4_1_merged1122_895
//	stg3_stg4_1_merged1122_896
//	stg3_stg4_1_merged1122_897
//	stg3_stg4_1_merged1122_898
//	stg3_stg4_1_merged1122_899
//	stg3_stg4_1_merged1122_900
//	stg3_stg4_1_merged1122_901
//	stg3_stg4_1_merged1122_902
//	stg3_stg4_1_merged1122_903
//	stg3_stg4_1_merged1122_904
//	stg3_stg4_1_merged1122_905
//	stg3_stg4_1_merged1122_906
//	stg3_stg4_1_merged1122_907
//	stg3_stg4_1_merged1122_908
//	stg3_stg4_1_merged1122_909
//	stg3_stg4_1_merged1122_910
//	stg3_stg4_1_merged1122_911
//	stg3_stg4_1_merged1122_912
//	stg3_stg4_1_merged1122_913
//	stg3_stg4_1_merged1122_914
//	stg3_stg4_1_merged1122_915
//	stg3_stg4_1_merged1122_916
//	stg3_stg4_1_merged1122_917
//	stg3_stg4_1_merged1122_918
//	stg3_stg4_1_merged1122_919
//	stg3_stg4_1_merged1122_920
//	stg3_stg4_1_merged1122_921
//	stg3_stg4_1_merged1122_922
//	stg3_stg4_1_merged1122_923
//	stg3_stg4_1_merged1122_924
//	stg3_stg4_1_merged1122_925
//	stg3_stg4_1_merged1122_926
//	stg3_stg4_1_merged1122_927
//	stg3_stg4_1_merged1122_928
//	stg3_stg4_1_merged1122_929
//	stg3_stg4_1_merged1122_930
//	stg3_stg4_1_merged1122_931
//	stg3_stg4_1_merged1122_932
//	stg3_stg4_1_merged1122_933
//	stg3_stg4_1_merged1122_934
//	stg3_stg4_1_merged1122_935
//	stg3_stg4_1_merged1122_936
//	stg3_stg4_1_merged1122_937
//	stg3_stg4_1_merged1122_938
//	stg3_stg4_1_merged1122_939
//	stg3_stg4_1_merged1122_940
//	stg3_stg4_1_merged1122_941
//	stg3_stg4_1_merged1122_942
//	stg3_stg4_1_merged1122_943
//	stg3_stg4_1_merged1122_944
//	stg3_stg4_1_merged1122_945
//	stg3_stg4_1_merged1122_946
//	stg3_stg4_1_merged1122_947
//	stg3_stg4_1_merged1122_948
//	stg3_stg4_1_merged1122_949
//	stg3_stg4_1_merged1122_950
//	stg3_stg4_1_merged1122_951
//	stg3_stg4_1_merged1122_952
//	stg3_stg4_1_merged1122_953
//	stg3_stg4_1_merged1122_954
//	stg3_stg4_1_merged1122_955
//	stg3_stg4_1_merged1122_956
//	stg3_stg4_1_merged1122_957
//	stg3_stg4_1_merged1122_958
//	stg3_stg4_1_merged1122_959
inline hw_uint<2048> stg3_stg4_1_merged1122_read_bundle_read(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg3_stg4_1_merged1122_832
    // stg3_stg4_1_merged1122_833
    // stg3_stg4_1_merged1122_834
    // stg3_stg4_1_merged1122_835
    // stg3_stg4_1_merged1122_836
    // stg3_stg4_1_merged1122_837
    // stg3_stg4_1_merged1122_838
    // stg3_stg4_1_merged1122_839
    // stg3_stg4_1_merged1122_840
    // stg3_stg4_1_merged1122_841
    // stg3_stg4_1_merged1122_842
    // stg3_stg4_1_merged1122_843
    // stg3_stg4_1_merged1122_844
    // stg3_stg4_1_merged1122_845
    // stg3_stg4_1_merged1122_846
    // stg3_stg4_1_merged1122_847
    // stg3_stg4_1_merged1122_848
    // stg3_stg4_1_merged1122_849
    // stg3_stg4_1_merged1122_850
    // stg3_stg4_1_merged1122_851
    // stg3_stg4_1_merged1122_852
    // stg3_stg4_1_merged1122_853
    // stg3_stg4_1_merged1122_854
    // stg3_stg4_1_merged1122_855
    // stg3_stg4_1_merged1122_856
    // stg3_stg4_1_merged1122_857
    // stg3_stg4_1_merged1122_858
    // stg3_stg4_1_merged1122_859
    // stg3_stg4_1_merged1122_860
    // stg3_stg4_1_merged1122_861
    // stg3_stg4_1_merged1122_862
    // stg3_stg4_1_merged1122_863
    // stg3_stg4_1_merged1122_864
    // stg3_stg4_1_merged1122_865
    // stg3_stg4_1_merged1122_866
    // stg3_stg4_1_merged1122_867
    // stg3_stg4_1_merged1122_868
    // stg3_stg4_1_merged1122_869
    // stg3_stg4_1_merged1122_870
    // stg3_stg4_1_merged1122_871
    // stg3_stg4_1_merged1122_872
    // stg3_stg4_1_merged1122_873
    // stg3_stg4_1_merged1122_874
    // stg3_stg4_1_merged1122_875
    // stg3_stg4_1_merged1122_876
    // stg3_stg4_1_merged1122_877
    // stg3_stg4_1_merged1122_878
    // stg3_stg4_1_merged1122_879
    // stg3_stg4_1_merged1122_880
    // stg3_stg4_1_merged1122_881
    // stg3_stg4_1_merged1122_882
    // stg3_stg4_1_merged1122_883
    // stg3_stg4_1_merged1122_884
    // stg3_stg4_1_merged1122_885
    // stg3_stg4_1_merged1122_886
    // stg3_stg4_1_merged1122_887
    // stg3_stg4_1_merged1122_888
    // stg3_stg4_1_merged1122_889
    // stg3_stg4_1_merged1122_890
    // stg3_stg4_1_merged1122_891
    // stg3_stg4_1_merged1122_892
    // stg3_stg4_1_merged1122_893
    // stg3_stg4_1_merged1122_894
    // stg3_stg4_1_merged1122_895
    // stg3_stg4_1_merged1122_896
    // stg3_stg4_1_merged1122_897
    // stg3_stg4_1_merged1122_898
    // stg3_stg4_1_merged1122_899
    // stg3_stg4_1_merged1122_900
    // stg3_stg4_1_merged1122_901
    // stg3_stg4_1_merged1122_902
    // stg3_stg4_1_merged1122_903
    // stg3_stg4_1_merged1122_904
    // stg3_stg4_1_merged1122_905
    // stg3_stg4_1_merged1122_906
    // stg3_stg4_1_merged1122_907
    // stg3_stg4_1_merged1122_908
    // stg3_stg4_1_merged1122_909
    // stg3_stg4_1_merged1122_910
    // stg3_stg4_1_merged1122_911
    // stg3_stg4_1_merged1122_912
    // stg3_stg4_1_merged1122_913
    // stg3_stg4_1_merged1122_914
    // stg3_stg4_1_merged1122_915
    // stg3_stg4_1_merged1122_916
    // stg3_stg4_1_merged1122_917
    // stg3_stg4_1_merged1122_918
    // stg3_stg4_1_merged1122_919
    // stg3_stg4_1_merged1122_920
    // stg3_stg4_1_merged1122_921
    // stg3_stg4_1_merged1122_922
    // stg3_stg4_1_merged1122_923
    // stg3_stg4_1_merged1122_924
    // stg3_stg4_1_merged1122_925
    // stg3_stg4_1_merged1122_926
    // stg3_stg4_1_merged1122_927
    // stg3_stg4_1_merged1122_928
    // stg3_stg4_1_merged1122_929
    // stg3_stg4_1_merged1122_930
    // stg3_stg4_1_merged1122_931
    // stg3_stg4_1_merged1122_932
    // stg3_stg4_1_merged1122_933
    // stg3_stg4_1_merged1122_934
    // stg3_stg4_1_merged1122_935
    // stg3_stg4_1_merged1122_936
    // stg3_stg4_1_merged1122_937
    // stg3_stg4_1_merged1122_938
    // stg3_stg4_1_merged1122_939
    // stg3_stg4_1_merged1122_940
    // stg3_stg4_1_merged1122_941
    // stg3_stg4_1_merged1122_942
    // stg3_stg4_1_merged1122_943
    // stg3_stg4_1_merged1122_944
    // stg3_stg4_1_merged1122_945
    // stg3_stg4_1_merged1122_946
    // stg3_stg4_1_merged1122_947
    // stg3_stg4_1_merged1122_948
    // stg3_stg4_1_merged1122_949
    // stg3_stg4_1_merged1122_950
    // stg3_stg4_1_merged1122_951
    // stg3_stg4_1_merged1122_952
    // stg3_stg4_1_merged1122_953
    // stg3_stg4_1_merged1122_954
    // stg3_stg4_1_merged1122_955
    // stg3_stg4_1_merged1122_956
    // stg3_stg4_1_merged1122_957
    // stg3_stg4_1_merged1122_958
    // stg3_stg4_1_merged1122_959

	hw_uint<2048> result;
	hw_uint<16> stg3_stg4_1_merged1122_832_res = stg3_stg4_1_merged1122_832_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<0, 2048>(result, stg3_stg4_1_merged1122_832_res);
	hw_uint<16> stg3_stg4_1_merged1122_833_res = stg3_stg4_1_merged1122_833_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<16, 2048>(result, stg3_stg4_1_merged1122_833_res);
	hw_uint<16> stg3_stg4_1_merged1122_834_res = stg3_stg4_1_merged1122_834_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<32, 2048>(result, stg3_stg4_1_merged1122_834_res);
	hw_uint<16> stg3_stg4_1_merged1122_835_res = stg3_stg4_1_merged1122_835_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<48, 2048>(result, stg3_stg4_1_merged1122_835_res);
	hw_uint<16> stg3_stg4_1_merged1122_836_res = stg3_stg4_1_merged1122_836_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<64, 2048>(result, stg3_stg4_1_merged1122_836_res);
	hw_uint<16> stg3_stg4_1_merged1122_837_res = stg3_stg4_1_merged1122_837_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<80, 2048>(result, stg3_stg4_1_merged1122_837_res);
	hw_uint<16> stg3_stg4_1_merged1122_838_res = stg3_stg4_1_merged1122_838_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<96, 2048>(result, stg3_stg4_1_merged1122_838_res);
	hw_uint<16> stg3_stg4_1_merged1122_839_res = stg3_stg4_1_merged1122_839_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<112, 2048>(result, stg3_stg4_1_merged1122_839_res);
	hw_uint<16> stg3_stg4_1_merged1122_840_res = stg3_stg4_1_merged1122_840_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<128, 2048>(result, stg3_stg4_1_merged1122_840_res);
	hw_uint<16> stg3_stg4_1_merged1122_841_res = stg3_stg4_1_merged1122_841_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<144, 2048>(result, stg3_stg4_1_merged1122_841_res);
	hw_uint<16> stg3_stg4_1_merged1122_842_res = stg3_stg4_1_merged1122_842_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<160, 2048>(result, stg3_stg4_1_merged1122_842_res);
	hw_uint<16> stg3_stg4_1_merged1122_843_res = stg3_stg4_1_merged1122_843_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<176, 2048>(result, stg3_stg4_1_merged1122_843_res);
	hw_uint<16> stg3_stg4_1_merged1122_844_res = stg3_stg4_1_merged1122_844_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<192, 2048>(result, stg3_stg4_1_merged1122_844_res);
	hw_uint<16> stg3_stg4_1_merged1122_845_res = stg3_stg4_1_merged1122_845_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<208, 2048>(result, stg3_stg4_1_merged1122_845_res);
	hw_uint<16> stg3_stg4_1_merged1122_846_res = stg3_stg4_1_merged1122_846_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<224, 2048>(result, stg3_stg4_1_merged1122_846_res);
	hw_uint<16> stg3_stg4_1_merged1122_847_res = stg3_stg4_1_merged1122_847_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<240, 2048>(result, stg3_stg4_1_merged1122_847_res);
	hw_uint<16> stg3_stg4_1_merged1122_848_res = stg3_stg4_1_merged1122_848_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<256, 2048>(result, stg3_stg4_1_merged1122_848_res);
	hw_uint<16> stg3_stg4_1_merged1122_849_res = stg3_stg4_1_merged1122_849_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<272, 2048>(result, stg3_stg4_1_merged1122_849_res);
	hw_uint<16> stg3_stg4_1_merged1122_850_res = stg3_stg4_1_merged1122_850_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<288, 2048>(result, stg3_stg4_1_merged1122_850_res);
	hw_uint<16> stg3_stg4_1_merged1122_851_res = stg3_stg4_1_merged1122_851_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<304, 2048>(result, stg3_stg4_1_merged1122_851_res);
	hw_uint<16> stg3_stg4_1_merged1122_852_res = stg3_stg4_1_merged1122_852_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<320, 2048>(result, stg3_stg4_1_merged1122_852_res);
	hw_uint<16> stg3_stg4_1_merged1122_853_res = stg3_stg4_1_merged1122_853_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<336, 2048>(result, stg3_stg4_1_merged1122_853_res);
	hw_uint<16> stg3_stg4_1_merged1122_854_res = stg3_stg4_1_merged1122_854_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<352, 2048>(result, stg3_stg4_1_merged1122_854_res);
	hw_uint<16> stg3_stg4_1_merged1122_855_res = stg3_stg4_1_merged1122_855_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<368, 2048>(result, stg3_stg4_1_merged1122_855_res);
	hw_uint<16> stg3_stg4_1_merged1122_856_res = stg3_stg4_1_merged1122_856_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<384, 2048>(result, stg3_stg4_1_merged1122_856_res);
	hw_uint<16> stg3_stg4_1_merged1122_857_res = stg3_stg4_1_merged1122_857_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<400, 2048>(result, stg3_stg4_1_merged1122_857_res);
	hw_uint<16> stg3_stg4_1_merged1122_858_res = stg3_stg4_1_merged1122_858_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<416, 2048>(result, stg3_stg4_1_merged1122_858_res);
	hw_uint<16> stg3_stg4_1_merged1122_859_res = stg3_stg4_1_merged1122_859_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<432, 2048>(result, stg3_stg4_1_merged1122_859_res);
	hw_uint<16> stg3_stg4_1_merged1122_860_res = stg3_stg4_1_merged1122_860_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<448, 2048>(result, stg3_stg4_1_merged1122_860_res);
	hw_uint<16> stg3_stg4_1_merged1122_861_res = stg3_stg4_1_merged1122_861_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<464, 2048>(result, stg3_stg4_1_merged1122_861_res);
	hw_uint<16> stg3_stg4_1_merged1122_862_res = stg3_stg4_1_merged1122_862_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<480, 2048>(result, stg3_stg4_1_merged1122_862_res);
	hw_uint<16> stg3_stg4_1_merged1122_863_res = stg3_stg4_1_merged1122_863_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<496, 2048>(result, stg3_stg4_1_merged1122_863_res);
	hw_uint<16> stg3_stg4_1_merged1122_864_res = stg3_stg4_1_merged1122_864_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<512, 2048>(result, stg3_stg4_1_merged1122_864_res);
	hw_uint<16> stg3_stg4_1_merged1122_865_res = stg3_stg4_1_merged1122_865_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<528, 2048>(result, stg3_stg4_1_merged1122_865_res);
	hw_uint<16> stg3_stg4_1_merged1122_866_res = stg3_stg4_1_merged1122_866_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<544, 2048>(result, stg3_stg4_1_merged1122_866_res);
	hw_uint<16> stg3_stg4_1_merged1122_867_res = stg3_stg4_1_merged1122_867_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<560, 2048>(result, stg3_stg4_1_merged1122_867_res);
	hw_uint<16> stg3_stg4_1_merged1122_868_res = stg3_stg4_1_merged1122_868_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<576, 2048>(result, stg3_stg4_1_merged1122_868_res);
	hw_uint<16> stg3_stg4_1_merged1122_869_res = stg3_stg4_1_merged1122_869_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<592, 2048>(result, stg3_stg4_1_merged1122_869_res);
	hw_uint<16> stg3_stg4_1_merged1122_870_res = stg3_stg4_1_merged1122_870_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<608, 2048>(result, stg3_stg4_1_merged1122_870_res);
	hw_uint<16> stg3_stg4_1_merged1122_871_res = stg3_stg4_1_merged1122_871_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<624, 2048>(result, stg3_stg4_1_merged1122_871_res);
	hw_uint<16> stg3_stg4_1_merged1122_872_res = stg3_stg4_1_merged1122_872_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<640, 2048>(result, stg3_stg4_1_merged1122_872_res);
	hw_uint<16> stg3_stg4_1_merged1122_873_res = stg3_stg4_1_merged1122_873_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<656, 2048>(result, stg3_stg4_1_merged1122_873_res);
	hw_uint<16> stg3_stg4_1_merged1122_874_res = stg3_stg4_1_merged1122_874_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<672, 2048>(result, stg3_stg4_1_merged1122_874_res);
	hw_uint<16> stg3_stg4_1_merged1122_875_res = stg3_stg4_1_merged1122_875_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<688, 2048>(result, stg3_stg4_1_merged1122_875_res);
	hw_uint<16> stg3_stg4_1_merged1122_876_res = stg3_stg4_1_merged1122_876_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<704, 2048>(result, stg3_stg4_1_merged1122_876_res);
	hw_uint<16> stg3_stg4_1_merged1122_877_res = stg3_stg4_1_merged1122_877_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<720, 2048>(result, stg3_stg4_1_merged1122_877_res);
	hw_uint<16> stg3_stg4_1_merged1122_878_res = stg3_stg4_1_merged1122_878_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<736, 2048>(result, stg3_stg4_1_merged1122_878_res);
	hw_uint<16> stg3_stg4_1_merged1122_879_res = stg3_stg4_1_merged1122_879_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<752, 2048>(result, stg3_stg4_1_merged1122_879_res);
	hw_uint<16> stg3_stg4_1_merged1122_880_res = stg3_stg4_1_merged1122_880_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<768, 2048>(result, stg3_stg4_1_merged1122_880_res);
	hw_uint<16> stg3_stg4_1_merged1122_881_res = stg3_stg4_1_merged1122_881_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<784, 2048>(result, stg3_stg4_1_merged1122_881_res);
	hw_uint<16> stg3_stg4_1_merged1122_882_res = stg3_stg4_1_merged1122_882_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<800, 2048>(result, stg3_stg4_1_merged1122_882_res);
	hw_uint<16> stg3_stg4_1_merged1122_883_res = stg3_stg4_1_merged1122_883_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<816, 2048>(result, stg3_stg4_1_merged1122_883_res);
	hw_uint<16> stg3_stg4_1_merged1122_884_res = stg3_stg4_1_merged1122_884_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<832, 2048>(result, stg3_stg4_1_merged1122_884_res);
	hw_uint<16> stg3_stg4_1_merged1122_885_res = stg3_stg4_1_merged1122_885_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<848, 2048>(result, stg3_stg4_1_merged1122_885_res);
	hw_uint<16> stg3_stg4_1_merged1122_886_res = stg3_stg4_1_merged1122_886_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<864, 2048>(result, stg3_stg4_1_merged1122_886_res);
	hw_uint<16> stg3_stg4_1_merged1122_887_res = stg3_stg4_1_merged1122_887_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<880, 2048>(result, stg3_stg4_1_merged1122_887_res);
	hw_uint<16> stg3_stg4_1_merged1122_888_res = stg3_stg4_1_merged1122_888_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<896, 2048>(result, stg3_stg4_1_merged1122_888_res);
	hw_uint<16> stg3_stg4_1_merged1122_889_res = stg3_stg4_1_merged1122_889_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<912, 2048>(result, stg3_stg4_1_merged1122_889_res);
	hw_uint<16> stg3_stg4_1_merged1122_890_res = stg3_stg4_1_merged1122_890_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<928, 2048>(result, stg3_stg4_1_merged1122_890_res);
	hw_uint<16> stg3_stg4_1_merged1122_891_res = stg3_stg4_1_merged1122_891_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<944, 2048>(result, stg3_stg4_1_merged1122_891_res);
	hw_uint<16> stg3_stg4_1_merged1122_892_res = stg3_stg4_1_merged1122_892_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<960, 2048>(result, stg3_stg4_1_merged1122_892_res);
	hw_uint<16> stg3_stg4_1_merged1122_893_res = stg3_stg4_1_merged1122_893_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<976, 2048>(result, stg3_stg4_1_merged1122_893_res);
	hw_uint<16> stg3_stg4_1_merged1122_894_res = stg3_stg4_1_merged1122_894_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<992, 2048>(result, stg3_stg4_1_merged1122_894_res);
	hw_uint<16> stg3_stg4_1_merged1122_895_res = stg3_stg4_1_merged1122_895_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1008, 2048>(result, stg3_stg4_1_merged1122_895_res);
	hw_uint<16> stg3_stg4_1_merged1122_896_res = stg3_stg4_1_merged1122_896_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1024, 2048>(result, stg3_stg4_1_merged1122_896_res);
	hw_uint<16> stg3_stg4_1_merged1122_897_res = stg3_stg4_1_merged1122_897_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1040, 2048>(result, stg3_stg4_1_merged1122_897_res);
	hw_uint<16> stg3_stg4_1_merged1122_898_res = stg3_stg4_1_merged1122_898_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1056, 2048>(result, stg3_stg4_1_merged1122_898_res);
	hw_uint<16> stg3_stg4_1_merged1122_899_res = stg3_stg4_1_merged1122_899_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1072, 2048>(result, stg3_stg4_1_merged1122_899_res);
	hw_uint<16> stg3_stg4_1_merged1122_900_res = stg3_stg4_1_merged1122_900_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1088, 2048>(result, stg3_stg4_1_merged1122_900_res);
	hw_uint<16> stg3_stg4_1_merged1122_901_res = stg3_stg4_1_merged1122_901_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1104, 2048>(result, stg3_stg4_1_merged1122_901_res);
	hw_uint<16> stg3_stg4_1_merged1122_902_res = stg3_stg4_1_merged1122_902_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1120, 2048>(result, stg3_stg4_1_merged1122_902_res);
	hw_uint<16> stg3_stg4_1_merged1122_903_res = stg3_stg4_1_merged1122_903_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1136, 2048>(result, stg3_stg4_1_merged1122_903_res);
	hw_uint<16> stg3_stg4_1_merged1122_904_res = stg3_stg4_1_merged1122_904_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1152, 2048>(result, stg3_stg4_1_merged1122_904_res);
	hw_uint<16> stg3_stg4_1_merged1122_905_res = stg3_stg4_1_merged1122_905_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1168, 2048>(result, stg3_stg4_1_merged1122_905_res);
	hw_uint<16> stg3_stg4_1_merged1122_906_res = stg3_stg4_1_merged1122_906_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1184, 2048>(result, stg3_stg4_1_merged1122_906_res);
	hw_uint<16> stg3_stg4_1_merged1122_907_res = stg3_stg4_1_merged1122_907_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1200, 2048>(result, stg3_stg4_1_merged1122_907_res);
	hw_uint<16> stg3_stg4_1_merged1122_908_res = stg3_stg4_1_merged1122_908_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1216, 2048>(result, stg3_stg4_1_merged1122_908_res);
	hw_uint<16> stg3_stg4_1_merged1122_909_res = stg3_stg4_1_merged1122_909_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1232, 2048>(result, stg3_stg4_1_merged1122_909_res);
	hw_uint<16> stg3_stg4_1_merged1122_910_res = stg3_stg4_1_merged1122_910_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1248, 2048>(result, stg3_stg4_1_merged1122_910_res);
	hw_uint<16> stg3_stg4_1_merged1122_911_res = stg3_stg4_1_merged1122_911_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1264, 2048>(result, stg3_stg4_1_merged1122_911_res);
	hw_uint<16> stg3_stg4_1_merged1122_912_res = stg3_stg4_1_merged1122_912_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1280, 2048>(result, stg3_stg4_1_merged1122_912_res);
	hw_uint<16> stg3_stg4_1_merged1122_913_res = stg3_stg4_1_merged1122_913_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1296, 2048>(result, stg3_stg4_1_merged1122_913_res);
	hw_uint<16> stg3_stg4_1_merged1122_914_res = stg3_stg4_1_merged1122_914_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1312, 2048>(result, stg3_stg4_1_merged1122_914_res);
	hw_uint<16> stg3_stg4_1_merged1122_915_res = stg3_stg4_1_merged1122_915_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1328, 2048>(result, stg3_stg4_1_merged1122_915_res);
	hw_uint<16> stg3_stg4_1_merged1122_916_res = stg3_stg4_1_merged1122_916_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1344, 2048>(result, stg3_stg4_1_merged1122_916_res);
	hw_uint<16> stg3_stg4_1_merged1122_917_res = stg3_stg4_1_merged1122_917_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1360, 2048>(result, stg3_stg4_1_merged1122_917_res);
	hw_uint<16> stg3_stg4_1_merged1122_918_res = stg3_stg4_1_merged1122_918_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1376, 2048>(result, stg3_stg4_1_merged1122_918_res);
	hw_uint<16> stg3_stg4_1_merged1122_919_res = stg3_stg4_1_merged1122_919_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1392, 2048>(result, stg3_stg4_1_merged1122_919_res);
	hw_uint<16> stg3_stg4_1_merged1122_920_res = stg3_stg4_1_merged1122_920_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1408, 2048>(result, stg3_stg4_1_merged1122_920_res);
	hw_uint<16> stg3_stg4_1_merged1122_921_res = stg3_stg4_1_merged1122_921_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1424, 2048>(result, stg3_stg4_1_merged1122_921_res);
	hw_uint<16> stg3_stg4_1_merged1122_922_res = stg3_stg4_1_merged1122_922_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1440, 2048>(result, stg3_stg4_1_merged1122_922_res);
	hw_uint<16> stg3_stg4_1_merged1122_923_res = stg3_stg4_1_merged1122_923_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1456, 2048>(result, stg3_stg4_1_merged1122_923_res);
	hw_uint<16> stg3_stg4_1_merged1122_924_res = stg3_stg4_1_merged1122_924_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1472, 2048>(result, stg3_stg4_1_merged1122_924_res);
	hw_uint<16> stg3_stg4_1_merged1122_925_res = stg3_stg4_1_merged1122_925_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1488, 2048>(result, stg3_stg4_1_merged1122_925_res);
	hw_uint<16> stg3_stg4_1_merged1122_926_res = stg3_stg4_1_merged1122_926_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1504, 2048>(result, stg3_stg4_1_merged1122_926_res);
	hw_uint<16> stg3_stg4_1_merged1122_927_res = stg3_stg4_1_merged1122_927_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1520, 2048>(result, stg3_stg4_1_merged1122_927_res);
	hw_uint<16> stg3_stg4_1_merged1122_928_res = stg3_stg4_1_merged1122_928_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1536, 2048>(result, stg3_stg4_1_merged1122_928_res);
	hw_uint<16> stg3_stg4_1_merged1122_929_res = stg3_stg4_1_merged1122_929_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1552, 2048>(result, stg3_stg4_1_merged1122_929_res);
	hw_uint<16> stg3_stg4_1_merged1122_930_res = stg3_stg4_1_merged1122_930_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1568, 2048>(result, stg3_stg4_1_merged1122_930_res);
	hw_uint<16> stg3_stg4_1_merged1122_931_res = stg3_stg4_1_merged1122_931_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1584, 2048>(result, stg3_stg4_1_merged1122_931_res);
	hw_uint<16> stg3_stg4_1_merged1122_932_res = stg3_stg4_1_merged1122_932_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1600, 2048>(result, stg3_stg4_1_merged1122_932_res);
	hw_uint<16> stg3_stg4_1_merged1122_933_res = stg3_stg4_1_merged1122_933_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1616, 2048>(result, stg3_stg4_1_merged1122_933_res);
	hw_uint<16> stg3_stg4_1_merged1122_934_res = stg3_stg4_1_merged1122_934_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1632, 2048>(result, stg3_stg4_1_merged1122_934_res);
	hw_uint<16> stg3_stg4_1_merged1122_935_res = stg3_stg4_1_merged1122_935_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1648, 2048>(result, stg3_stg4_1_merged1122_935_res);
	hw_uint<16> stg3_stg4_1_merged1122_936_res = stg3_stg4_1_merged1122_936_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1664, 2048>(result, stg3_stg4_1_merged1122_936_res);
	hw_uint<16> stg3_stg4_1_merged1122_937_res = stg3_stg4_1_merged1122_937_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1680, 2048>(result, stg3_stg4_1_merged1122_937_res);
	hw_uint<16> stg3_stg4_1_merged1122_938_res = stg3_stg4_1_merged1122_938_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1696, 2048>(result, stg3_stg4_1_merged1122_938_res);
	hw_uint<16> stg3_stg4_1_merged1122_939_res = stg3_stg4_1_merged1122_939_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1712, 2048>(result, stg3_stg4_1_merged1122_939_res);
	hw_uint<16> stg3_stg4_1_merged1122_940_res = stg3_stg4_1_merged1122_940_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1728, 2048>(result, stg3_stg4_1_merged1122_940_res);
	hw_uint<16> stg3_stg4_1_merged1122_941_res = stg3_stg4_1_merged1122_941_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1744, 2048>(result, stg3_stg4_1_merged1122_941_res);
	hw_uint<16> stg3_stg4_1_merged1122_942_res = stg3_stg4_1_merged1122_942_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1760, 2048>(result, stg3_stg4_1_merged1122_942_res);
	hw_uint<16> stg3_stg4_1_merged1122_943_res = stg3_stg4_1_merged1122_943_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1776, 2048>(result, stg3_stg4_1_merged1122_943_res);
	hw_uint<16> stg3_stg4_1_merged1122_944_res = stg3_stg4_1_merged1122_944_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1792, 2048>(result, stg3_stg4_1_merged1122_944_res);
	hw_uint<16> stg3_stg4_1_merged1122_945_res = stg3_stg4_1_merged1122_945_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1808, 2048>(result, stg3_stg4_1_merged1122_945_res);
	hw_uint<16> stg3_stg4_1_merged1122_946_res = stg3_stg4_1_merged1122_946_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1824, 2048>(result, stg3_stg4_1_merged1122_946_res);
	hw_uint<16> stg3_stg4_1_merged1122_947_res = stg3_stg4_1_merged1122_947_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1840, 2048>(result, stg3_stg4_1_merged1122_947_res);
	hw_uint<16> stg3_stg4_1_merged1122_948_res = stg3_stg4_1_merged1122_948_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1856, 2048>(result, stg3_stg4_1_merged1122_948_res);
	hw_uint<16> stg3_stg4_1_merged1122_949_res = stg3_stg4_1_merged1122_949_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1872, 2048>(result, stg3_stg4_1_merged1122_949_res);
	hw_uint<16> stg3_stg4_1_merged1122_950_res = stg3_stg4_1_merged1122_950_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1888, 2048>(result, stg3_stg4_1_merged1122_950_res);
	hw_uint<16> stg3_stg4_1_merged1122_951_res = stg3_stg4_1_merged1122_951_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1904, 2048>(result, stg3_stg4_1_merged1122_951_res);
	hw_uint<16> stg3_stg4_1_merged1122_952_res = stg3_stg4_1_merged1122_952_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1920, 2048>(result, stg3_stg4_1_merged1122_952_res);
	hw_uint<16> stg3_stg4_1_merged1122_953_res = stg3_stg4_1_merged1122_953_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1936, 2048>(result, stg3_stg4_1_merged1122_953_res);
	hw_uint<16> stg3_stg4_1_merged1122_954_res = stg3_stg4_1_merged1122_954_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1952, 2048>(result, stg3_stg4_1_merged1122_954_res);
	hw_uint<16> stg3_stg4_1_merged1122_955_res = stg3_stg4_1_merged1122_955_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1968, 2048>(result, stg3_stg4_1_merged1122_955_res);
	hw_uint<16> stg3_stg4_1_merged1122_956_res = stg3_stg4_1_merged1122_956_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1984, 2048>(result, stg3_stg4_1_merged1122_956_res);
	hw_uint<16> stg3_stg4_1_merged1122_957_res = stg3_stg4_1_merged1122_957_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<2000, 2048>(result, stg3_stg4_1_merged1122_957_res);
	hw_uint<16> stg3_stg4_1_merged1122_958_res = stg3_stg4_1_merged1122_958_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<2016, 2048>(result, stg3_stg4_1_merged1122_958_res);
	hw_uint<16> stg3_stg4_1_merged1122_959_res = stg3_stg4_1_merged1122_959_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<2032, 2048>(result, stg3_stg4_1_merged1122_959_res);
	return result;
}

struct stg4_stg4_1_merged1122_800_merged_banks_4_cache {
	// RAM Box: {[0, 2208], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 70, 71
	hw_uint<16> f0;
	fifo<hw_uint<16>, 69> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_70() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_801_merged_banks_4_cache {
	// RAM Box: {[1, 2209], [0, 1088]}
	// Capacity: 72
	// # of read delays: 4
  // 0, 1, 70, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_71() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_802_merged_banks_4_cache {
	// RAM Box: {[2, 2178], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_803_merged_banks_4_cache {
	// RAM Box: {[3, 2179], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_804_merged_banks_4_cache {
	// RAM Box: {[4, 2180], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_805_merged_banks_4_cache {
	// RAM Box: {[5, 2181], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_806_merged_banks_4_cache {
	// RAM Box: {[6, 2182], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_807_merged_banks_4_cache {
	// RAM Box: {[7, 2183], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_808_merged_banks_4_cache {
	// RAM Box: {[8, 2184], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_809_merged_banks_4_cache {
	// RAM Box: {[9, 2185], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_810_merged_banks_4_cache {
	// RAM Box: {[10, 2186], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_811_merged_banks_4_cache {
	// RAM Box: {[11, 2187], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_812_merged_banks_4_cache {
	// RAM Box: {[12, 2188], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_813_merged_banks_4_cache {
	// RAM Box: {[13, 2189], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_814_merged_banks_4_cache {
	// RAM Box: {[14, 2190], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_815_merged_banks_4_cache {
	// RAM Box: {[15, 2191], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_816_merged_banks_4_cache {
	// RAM Box: {[16, 2192], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_817_merged_banks_4_cache {
	// RAM Box: {[17, 2193], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_818_merged_banks_4_cache {
	// RAM Box: {[18, 2194], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_819_merged_banks_4_cache {
	// RAM Box: {[19, 2195], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_820_merged_banks_4_cache {
	// RAM Box: {[20, 2196], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_821_merged_banks_4_cache {
	// RAM Box: {[21, 2197], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_822_merged_banks_4_cache {
	// RAM Box: {[22, 2198], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_823_merged_banks_4_cache {
	// RAM Box: {[23, 2199], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_824_merged_banks_4_cache {
	// RAM Box: {[24, 2200], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_825_merged_banks_4_cache {
	// RAM Box: {[25, 2201], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_826_merged_banks_4_cache {
	// RAM Box: {[26, 2202], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_827_merged_banks_4_cache {
	// RAM Box: {[27, 2203], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_828_merged_banks_4_cache {
	// RAM Box: {[28, 2204], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_829_merged_banks_4_cache {
	// RAM Box: {[29, 2205], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_830_merged_banks_4_cache {
	// RAM Box: {[30, 2206], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged1122_831_merged_banks_4_cache {
	// RAM Box: {[31, 2207], [0, 1089]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_cache {
  // Reader addrs...
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[1 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[1 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[1 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
    // { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[33 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // # of banks: 32
  stg4_stg4_1_merged1122_800_merged_banks_4_cache stg4_stg4_1_merged1122_800_merged_banks_4;
  stg4_stg4_1_merged1122_801_merged_banks_4_cache stg4_stg4_1_merged1122_801_merged_banks_4;
  stg4_stg4_1_merged1122_802_merged_banks_4_cache stg4_stg4_1_merged1122_802_merged_banks_4;
  stg4_stg4_1_merged1122_803_merged_banks_4_cache stg4_stg4_1_merged1122_803_merged_banks_4;
  stg4_stg4_1_merged1122_804_merged_banks_4_cache stg4_stg4_1_merged1122_804_merged_banks_4;
  stg4_stg4_1_merged1122_805_merged_banks_4_cache stg4_stg4_1_merged1122_805_merged_banks_4;
  stg4_stg4_1_merged1122_806_merged_banks_4_cache stg4_stg4_1_merged1122_806_merged_banks_4;
  stg4_stg4_1_merged1122_807_merged_banks_4_cache stg4_stg4_1_merged1122_807_merged_banks_4;
  stg4_stg4_1_merged1122_808_merged_banks_4_cache stg4_stg4_1_merged1122_808_merged_banks_4;
  stg4_stg4_1_merged1122_809_merged_banks_4_cache stg4_stg4_1_merged1122_809_merged_banks_4;
  stg4_stg4_1_merged1122_810_merged_banks_4_cache stg4_stg4_1_merged1122_810_merged_banks_4;
  stg4_stg4_1_merged1122_811_merged_banks_4_cache stg4_stg4_1_merged1122_811_merged_banks_4;
  stg4_stg4_1_merged1122_812_merged_banks_4_cache stg4_stg4_1_merged1122_812_merged_banks_4;
  stg4_stg4_1_merged1122_813_merged_banks_4_cache stg4_stg4_1_merged1122_813_merged_banks_4;
  stg4_stg4_1_merged1122_814_merged_banks_4_cache stg4_stg4_1_merged1122_814_merged_banks_4;
  stg4_stg4_1_merged1122_815_merged_banks_4_cache stg4_stg4_1_merged1122_815_merged_banks_4;
  stg4_stg4_1_merged1122_816_merged_banks_4_cache stg4_stg4_1_merged1122_816_merged_banks_4;
  stg4_stg4_1_merged1122_817_merged_banks_4_cache stg4_stg4_1_merged1122_817_merged_banks_4;
  stg4_stg4_1_merged1122_818_merged_banks_4_cache stg4_stg4_1_merged1122_818_merged_banks_4;
  stg4_stg4_1_merged1122_819_merged_banks_4_cache stg4_stg4_1_merged1122_819_merged_banks_4;
  stg4_stg4_1_merged1122_820_merged_banks_4_cache stg4_stg4_1_merged1122_820_merged_banks_4;
  stg4_stg4_1_merged1122_821_merged_banks_4_cache stg4_stg4_1_merged1122_821_merged_banks_4;
  stg4_stg4_1_merged1122_822_merged_banks_4_cache stg4_stg4_1_merged1122_822_merged_banks_4;
  stg4_stg4_1_merged1122_823_merged_banks_4_cache stg4_stg4_1_merged1122_823_merged_banks_4;
  stg4_stg4_1_merged1122_824_merged_banks_4_cache stg4_stg4_1_merged1122_824_merged_banks_4;
  stg4_stg4_1_merged1122_825_merged_banks_4_cache stg4_stg4_1_merged1122_825_merged_banks_4;
  stg4_stg4_1_merged1122_826_merged_banks_4_cache stg4_stg4_1_merged1122_826_merged_banks_4;
  stg4_stg4_1_merged1122_827_merged_banks_4_cache stg4_stg4_1_merged1122_827_merged_banks_4;
  stg4_stg4_1_merged1122_828_merged_banks_4_cache stg4_stg4_1_merged1122_828_merged_banks_4;
  stg4_stg4_1_merged1122_829_merged_banks_4_cache stg4_stg4_1_merged1122_829_merged_banks_4;
  stg4_stg4_1_merged1122_830_merged_banks_4_cache stg4_stg4_1_merged1122_830_merged_banks_4;
  stg4_stg4_1_merged1122_831_merged_banks_4_cache stg4_stg4_1_merged1122_831_merged_banks_4;
};



inline void stg4_stg4_1_merged1122_800_write(hw_uint<16>& stg4_stg4_1_merged1122_800, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_800_merged_banks_4.push(stg4_stg4_1_merged1122_800);
}

inline void stg4_stg4_1_merged1122_801_write(hw_uint<16>& stg4_stg4_1_merged1122_801, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_801_merged_banks_4.push(stg4_stg4_1_merged1122_801);
}

inline void stg4_stg4_1_merged1122_802_write(hw_uint<16>& stg4_stg4_1_merged1122_802, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_802_merged_banks_4.push(stg4_stg4_1_merged1122_802);
}

inline void stg4_stg4_1_merged1122_803_write(hw_uint<16>& stg4_stg4_1_merged1122_803, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_803_merged_banks_4.push(stg4_stg4_1_merged1122_803);
}

inline void stg4_stg4_1_merged1122_804_write(hw_uint<16>& stg4_stg4_1_merged1122_804, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_804_merged_banks_4.push(stg4_stg4_1_merged1122_804);
}

inline void stg4_stg4_1_merged1122_805_write(hw_uint<16>& stg4_stg4_1_merged1122_805, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_805_merged_banks_4.push(stg4_stg4_1_merged1122_805);
}

inline void stg4_stg4_1_merged1122_806_write(hw_uint<16>& stg4_stg4_1_merged1122_806, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_806_merged_banks_4.push(stg4_stg4_1_merged1122_806);
}

inline void stg4_stg4_1_merged1122_807_write(hw_uint<16>& stg4_stg4_1_merged1122_807, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_807_merged_banks_4.push(stg4_stg4_1_merged1122_807);
}

inline void stg4_stg4_1_merged1122_808_write(hw_uint<16>& stg4_stg4_1_merged1122_808, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_808_merged_banks_4.push(stg4_stg4_1_merged1122_808);
}

inline void stg4_stg4_1_merged1122_809_write(hw_uint<16>& stg4_stg4_1_merged1122_809, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_809_merged_banks_4.push(stg4_stg4_1_merged1122_809);
}

inline void stg4_stg4_1_merged1122_810_write(hw_uint<16>& stg4_stg4_1_merged1122_810, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_810_merged_banks_4.push(stg4_stg4_1_merged1122_810);
}

inline void stg4_stg4_1_merged1122_811_write(hw_uint<16>& stg4_stg4_1_merged1122_811, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_811_merged_banks_4.push(stg4_stg4_1_merged1122_811);
}

inline void stg4_stg4_1_merged1122_812_write(hw_uint<16>& stg4_stg4_1_merged1122_812, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_812_merged_banks_4.push(stg4_stg4_1_merged1122_812);
}

inline void stg4_stg4_1_merged1122_813_write(hw_uint<16>& stg4_stg4_1_merged1122_813, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_813_merged_banks_4.push(stg4_stg4_1_merged1122_813);
}

inline void stg4_stg4_1_merged1122_814_write(hw_uint<16>& stg4_stg4_1_merged1122_814, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_814_merged_banks_4.push(stg4_stg4_1_merged1122_814);
}

inline void stg4_stg4_1_merged1122_815_write(hw_uint<16>& stg4_stg4_1_merged1122_815, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_815_merged_banks_4.push(stg4_stg4_1_merged1122_815);
}

inline void stg4_stg4_1_merged1122_816_write(hw_uint<16>& stg4_stg4_1_merged1122_816, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_816_merged_banks_4.push(stg4_stg4_1_merged1122_816);
}

inline void stg4_stg4_1_merged1122_817_write(hw_uint<16>& stg4_stg4_1_merged1122_817, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_817_merged_banks_4.push(stg4_stg4_1_merged1122_817);
}

inline void stg4_stg4_1_merged1122_818_write(hw_uint<16>& stg4_stg4_1_merged1122_818, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_818_merged_banks_4.push(stg4_stg4_1_merged1122_818);
}

inline void stg4_stg4_1_merged1122_819_write(hw_uint<16>& stg4_stg4_1_merged1122_819, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_819_merged_banks_4.push(stg4_stg4_1_merged1122_819);
}

inline void stg4_stg4_1_merged1122_820_write(hw_uint<16>& stg4_stg4_1_merged1122_820, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_820_merged_banks_4.push(stg4_stg4_1_merged1122_820);
}

inline void stg4_stg4_1_merged1122_821_write(hw_uint<16>& stg4_stg4_1_merged1122_821, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_821_merged_banks_4.push(stg4_stg4_1_merged1122_821);
}

inline void stg4_stg4_1_merged1122_822_write(hw_uint<16>& stg4_stg4_1_merged1122_822, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_822_merged_banks_4.push(stg4_stg4_1_merged1122_822);
}

inline void stg4_stg4_1_merged1122_823_write(hw_uint<16>& stg4_stg4_1_merged1122_823, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_823_merged_banks_4.push(stg4_stg4_1_merged1122_823);
}

inline void stg4_stg4_1_merged1122_824_write(hw_uint<16>& stg4_stg4_1_merged1122_824, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_824_merged_banks_4.push(stg4_stg4_1_merged1122_824);
}

inline void stg4_stg4_1_merged1122_825_write(hw_uint<16>& stg4_stg4_1_merged1122_825, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_825_merged_banks_4.push(stg4_stg4_1_merged1122_825);
}

inline void stg4_stg4_1_merged1122_826_write(hw_uint<16>& stg4_stg4_1_merged1122_826, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_826_merged_banks_4.push(stg4_stg4_1_merged1122_826);
}

inline void stg4_stg4_1_merged1122_827_write(hw_uint<16>& stg4_stg4_1_merged1122_827, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_827_merged_banks_4.push(stg4_stg4_1_merged1122_827);
}

inline void stg4_stg4_1_merged1122_828_write(hw_uint<16>& stg4_stg4_1_merged1122_828, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_828_merged_banks_4.push(stg4_stg4_1_merged1122_828);
}

inline void stg4_stg4_1_merged1122_829_write(hw_uint<16>& stg4_stg4_1_merged1122_829, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_829_merged_banks_4.push(stg4_stg4_1_merged1122_829);
}

inline void stg4_stg4_1_merged1122_830_write(hw_uint<16>& stg4_stg4_1_merged1122_830, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_830_merged_banks_4.push(stg4_stg4_1_merged1122_830);
}

inline void stg4_stg4_1_merged1122_831_write(hw_uint<16>& stg4_stg4_1_merged1122_831, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1122_831_merged_banks_4.push(stg4_stg4_1_merged1122_831);
}

inline hw_uint<16> stg4_stg5_1_merged1125_672_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_672 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_800 = stg4.stg4_stg4_1_merged1122_800_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_800;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_673_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_673 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[1 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_801 = stg4.stg4_stg4_1_merged1122_801_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_801;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_674_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_674 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[1 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_801 = stg4.stg4_stg4_1_merged1122_801_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_801;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_675_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_675 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_802 = stg4.stg4_stg4_1_merged1122_802_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_802;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_676_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_676 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[1 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_801 = stg4.stg4_stg4_1_merged1122_801_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_801;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_677_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_677 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_802 = stg4.stg4_stg4_1_merged1122_802_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_802;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_678_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_678 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_802 = stg4.stg4_stg4_1_merged1122_802_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_802;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_679_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_679 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_803 = stg4.stg4_stg4_1_merged1122_803_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_803;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_680_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_680 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[2 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_802 = stg4.stg4_stg4_1_merged1122_802_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_802;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_681_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_681 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_803 = stg4.stg4_stg4_1_merged1122_803_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_803;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_682_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_682 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_803 = stg4.stg4_stg4_1_merged1122_803_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_803;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_683_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_683 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_804 = stg4.stg4_stg4_1_merged1122_804_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_804;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_684_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_684 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[3 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_803 = stg4.stg4_stg4_1_merged1122_803_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_803;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_685_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_685 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_804 = stg4.stg4_stg4_1_merged1122_804_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_804;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_686_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_686 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_804 = stg4.stg4_stg4_1_merged1122_804_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_804;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_687_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_687 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_805 = stg4.stg4_stg4_1_merged1122_805_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_805;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_688_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_688 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[4 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_804 = stg4.stg4_stg4_1_merged1122_804_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_804;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_689_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_689 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_805 = stg4.stg4_stg4_1_merged1122_805_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_805;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_690_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_690 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_805 = stg4.stg4_stg4_1_merged1122_805_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_805;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_691_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_691 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_806 = stg4.stg4_stg4_1_merged1122_806_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_806;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_692_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_692 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[5 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_805 = stg4.stg4_stg4_1_merged1122_805_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_805;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_693_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_693 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_806 = stg4.stg4_stg4_1_merged1122_806_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_806;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_694_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_694 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_806 = stg4.stg4_stg4_1_merged1122_806_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_806;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_695_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_695 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_807 = stg4.stg4_stg4_1_merged1122_807_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_807;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_696_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_696 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[6 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_806 = stg4.stg4_stg4_1_merged1122_806_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_806;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_697_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_697 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_807 = stg4.stg4_stg4_1_merged1122_807_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_807;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_698_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_698 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_807 = stg4.stg4_stg4_1_merged1122_807_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_807;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_699_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_699 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_808 = stg4.stg4_stg4_1_merged1122_808_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_808;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_700_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_700 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[7 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_807 = stg4.stg4_stg4_1_merged1122_807_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_807;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_701_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_701 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_808 = stg4.stg4_stg4_1_merged1122_808_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_808;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_702_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_702 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_808 = stg4.stg4_stg4_1_merged1122_808_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_808;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_703_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_703 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_809 = stg4.stg4_stg4_1_merged1122_809_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_809;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_704_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_704 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[8 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_808 = stg4.stg4_stg4_1_merged1122_808_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_808;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_705_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_705 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_809 = stg4.stg4_stg4_1_merged1122_809_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_809;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_706_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_706 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_809 = stg4.stg4_stg4_1_merged1122_809_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_809;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_707_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_707 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_810 = stg4.stg4_stg4_1_merged1122_810_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_810;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_708_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_708 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[9 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_809 = stg4.stg4_stg4_1_merged1122_809_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_809;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_709_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_709 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_810 = stg4.stg4_stg4_1_merged1122_810_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_810;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_710_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_710 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_810 = stg4.stg4_stg4_1_merged1122_810_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_810;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_711_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_711 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_811 = stg4.stg4_stg4_1_merged1122_811_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_811;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_712_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_712 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[10 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_810 = stg4.stg4_stg4_1_merged1122_810_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_810;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_713_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_713 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_811 = stg4.stg4_stg4_1_merged1122_811_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_811;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_714_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_714 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_811 = stg4.stg4_stg4_1_merged1122_811_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_811;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_715_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_715 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_812 = stg4.stg4_stg4_1_merged1122_812_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_812;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_716_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_716 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[11 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_811 = stg4.stg4_stg4_1_merged1122_811_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_811;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_717_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_717 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_812 = stg4.stg4_stg4_1_merged1122_812_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_812;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_718_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_718 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_812 = stg4.stg4_stg4_1_merged1122_812_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_812;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_719_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_719 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_813 = stg4.stg4_stg4_1_merged1122_813_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_813;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_720_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_720 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[12 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_812 = stg4.stg4_stg4_1_merged1122_812_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_812;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_721_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_721 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_813 = stg4.stg4_stg4_1_merged1122_813_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_813;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_722_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_722 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_813 = stg4.stg4_stg4_1_merged1122_813_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_813;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_723_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_723 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_814 = stg4.stg4_stg4_1_merged1122_814_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_814;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_724_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_724 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[13 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_813 = stg4.stg4_stg4_1_merged1122_813_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_813;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_725_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_725 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_814 = stg4.stg4_stg4_1_merged1122_814_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_814;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_726_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_726 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_814 = stg4.stg4_stg4_1_merged1122_814_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_814;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_727_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_727 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_815 = stg4.stg4_stg4_1_merged1122_815_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_815;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_728_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_728 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[14 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_814 = stg4.stg4_stg4_1_merged1122_814_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_814;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_729_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_729 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_815 = stg4.stg4_stg4_1_merged1122_815_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_815;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_730_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_730 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_815 = stg4.stg4_stg4_1_merged1122_815_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_815;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_731_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_731 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_816 = stg4.stg4_stg4_1_merged1122_816_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_816;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_732_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_732 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[15 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_815 = stg4.stg4_stg4_1_merged1122_815_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_815;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_733_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_733 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_816 = stg4.stg4_stg4_1_merged1122_816_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_816;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_734_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_734 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_816 = stg4.stg4_stg4_1_merged1122_816_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_816;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_735_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_735 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_817 = stg4.stg4_stg4_1_merged1122_817_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_817;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_736_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_736 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[16 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_816 = stg4.stg4_stg4_1_merged1122_816_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_816;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_737_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_737 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_817 = stg4.stg4_stg4_1_merged1122_817_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_817;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_738_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_738 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_817 = stg4.stg4_stg4_1_merged1122_817_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_817;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_739_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_739 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_818 = stg4.stg4_stg4_1_merged1122_818_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_818;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_740_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_740 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[17 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_817 = stg4.stg4_stg4_1_merged1122_817_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_817;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_741_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_741 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_818 = stg4.stg4_stg4_1_merged1122_818_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_818;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_742_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_742 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_818 = stg4.stg4_stg4_1_merged1122_818_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_818;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_743_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_743 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_819 = stg4.stg4_stg4_1_merged1122_819_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_819;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_744_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_744 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[18 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_818 = stg4.stg4_stg4_1_merged1122_818_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_818;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_745_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_745 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_819 = stg4.stg4_stg4_1_merged1122_819_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_819;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_746_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_746 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_819 = stg4.stg4_stg4_1_merged1122_819_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_819;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_747_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_747 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_820 = stg4.stg4_stg4_1_merged1122_820_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_820;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_748_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_748 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[19 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_819 = stg4.stg4_stg4_1_merged1122_819_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_819;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_749_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_749 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_820 = stg4.stg4_stg4_1_merged1122_820_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_820;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_750_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_750 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_820 = stg4.stg4_stg4_1_merged1122_820_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_820;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_751_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_751 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_821 = stg4.stg4_stg4_1_merged1122_821_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_821;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_752_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_752 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[20 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_820 = stg4.stg4_stg4_1_merged1122_820_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_820;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_753_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_753 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_821 = stg4.stg4_stg4_1_merged1122_821_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_821;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_754_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_754 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_821 = stg4.stg4_stg4_1_merged1122_821_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_821;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_755_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_755 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_822 = stg4.stg4_stg4_1_merged1122_822_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_822;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_756_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_756 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[21 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_821 = stg4.stg4_stg4_1_merged1122_821_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_821;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_757_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_757 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_822 = stg4.stg4_stg4_1_merged1122_822_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_822;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_758_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_758 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_822 = stg4.stg4_stg4_1_merged1122_822_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_822;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_759_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_759 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_823 = stg4.stg4_stg4_1_merged1122_823_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_823;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_760_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_760 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[22 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_822 = stg4.stg4_stg4_1_merged1122_822_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_822;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_761_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_761 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_823 = stg4.stg4_stg4_1_merged1122_823_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_823;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_762_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_762 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_823 = stg4.stg4_stg4_1_merged1122_823_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_823;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_763_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_763 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_824 = stg4.stg4_stg4_1_merged1122_824_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_824;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_764_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_764 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[23 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_823 = stg4.stg4_stg4_1_merged1122_823_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_823;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_765_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_765 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_824 = stg4.stg4_stg4_1_merged1122_824_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_824;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_766_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_766 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_824 = stg4.stg4_stg4_1_merged1122_824_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_824;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_767_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_767 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_825 = stg4.stg4_stg4_1_merged1122_825_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_825;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_768_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_768 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[24 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_824 = stg4.stg4_stg4_1_merged1122_824_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_824;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_769_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_769 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_825 = stg4.stg4_stg4_1_merged1122_825_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_825;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_770_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_770 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_825 = stg4.stg4_stg4_1_merged1122_825_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_825;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_771_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_771 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_826 = stg4.stg4_stg4_1_merged1122_826_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_826;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_772_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_772 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[25 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_825 = stg4.stg4_stg4_1_merged1122_825_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_825;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_773_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_773 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_826 = stg4.stg4_stg4_1_merged1122_826_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_826;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_774_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_774 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_826 = stg4.stg4_stg4_1_merged1122_826_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_826;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_775_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_775 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_827 = stg4.stg4_stg4_1_merged1122_827_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_827;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_776_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_776 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[26 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_826 = stg4.stg4_stg4_1_merged1122_826_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_826;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_777_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_777 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_827 = stg4.stg4_stg4_1_merged1122_827_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_827;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_778_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_778 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_827 = stg4.stg4_stg4_1_merged1122_827_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_827;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_779_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_779 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_828 = stg4.stg4_stg4_1_merged1122_828_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_828;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_780_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_780 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[27 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_827 = stg4.stg4_stg4_1_merged1122_827_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_827;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_781_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_781 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_828 = stg4.stg4_stg4_1_merged1122_828_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_828;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_782_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_782 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_828 = stg4.stg4_stg4_1_merged1122_828_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_828;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_783_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_783 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_829 = stg4.stg4_stg4_1_merged1122_829_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_829;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_784_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_784 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[28 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_828 = stg4.stg4_stg4_1_merged1122_828_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_828;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_785_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_785 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_829 = stg4.stg4_stg4_1_merged1122_829_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_829;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_786_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_786 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_829 = stg4.stg4_stg4_1_merged1122_829_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_829;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_787_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_787 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_830 = stg4.stg4_stg4_1_merged1122_830_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_830;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_788_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_788 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[29 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_829 = stg4.stg4_stg4_1_merged1122_829_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_829;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_789_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_789 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_830 = stg4.stg4_stg4_1_merged1122_830_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_830;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_790_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_790 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_830 = stg4.stg4_stg4_1_merged1122_830_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_830;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_791_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_791 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_831 = stg4.stg4_stg4_1_merged1122_831_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_831;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_792_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_792 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[30 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_830 = stg4.stg4_stg4_1_merged1122_830_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_830;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_793_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_793 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_831 = stg4.stg4_stg4_1_merged1122_831_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_831;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_794_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_794 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_831 = stg4.stg4_stg4_1_merged1122_831_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged1122_831;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_795_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_795 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_800 = stg4.stg4_stg4_1_merged1122_800_merged_banks_4.peek_70();
  return value_stg4_stg4_1_merged1122_800;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_796_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_796 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[31 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_831 = stg4.stg4_stg4_1_merged1122_831_merged_banks_4.peek_71();
  return value_stg4_stg4_1_merged1122_831;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_797_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_797 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_800 = stg4.stg4_stg4_1_merged1122_800_merged_banks_4.peek_70();
  return value_stg4_stg4_1_merged1122_800;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_798_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_798 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[32 + 32stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_800 = stg4.stg4_stg4_1_merged1122_800_merged_banks_4.peek_0();
  return value_stg4_stg4_1_merged1122_800;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged1125_799_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged1125_799 read pattern: { stg5_1_merged1125[root = 0, stg5_0, stg5_1] -> stg4[33 + 32stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 68 }
  // Read schedule : { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  // Write schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
  auto value_stg4_stg4_1_merged1122_801 = stg4.stg4_stg4_1_merged1122_801_merged_banks_4.peek_70();
  return value_stg4_stg4_1_merged1122_801;
  return 0;
}

// # of bundles = 2
// stg4_1_merged1122_write
//	stg4_stg4_1_merged1122_800
//	stg4_stg4_1_merged1122_801
//	stg4_stg4_1_merged1122_802
//	stg4_stg4_1_merged1122_803
//	stg4_stg4_1_merged1122_804
//	stg4_stg4_1_merged1122_805
//	stg4_stg4_1_merged1122_806
//	stg4_stg4_1_merged1122_807
//	stg4_stg4_1_merged1122_808
//	stg4_stg4_1_merged1122_809
//	stg4_stg4_1_merged1122_810
//	stg4_stg4_1_merged1122_811
//	stg4_stg4_1_merged1122_812
//	stg4_stg4_1_merged1122_813
//	stg4_stg4_1_merged1122_814
//	stg4_stg4_1_merged1122_815
//	stg4_stg4_1_merged1122_816
//	stg4_stg4_1_merged1122_817
//	stg4_stg4_1_merged1122_818
//	stg4_stg4_1_merged1122_819
//	stg4_stg4_1_merged1122_820
//	stg4_stg4_1_merged1122_821
//	stg4_stg4_1_merged1122_822
//	stg4_stg4_1_merged1122_823
//	stg4_stg4_1_merged1122_824
//	stg4_stg4_1_merged1122_825
//	stg4_stg4_1_merged1122_826
//	stg4_stg4_1_merged1122_827
//	stg4_stg4_1_merged1122_828
//	stg4_stg4_1_merged1122_829
//	stg4_stg4_1_merged1122_830
//	stg4_stg4_1_merged1122_831
inline void stg4_stg4_1_merged1122_write_bundle_write(hw_uint<512>& stg4_1_merged1122_write, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
	hw_uint<16> stg4_stg4_1_merged1122_800_res = stg4_1_merged1122_write.extract<0, 15>();
	stg4_stg4_1_merged1122_800_write(stg4_stg4_1_merged1122_800_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_801_res = stg4_1_merged1122_write.extract<16, 31>();
	stg4_stg4_1_merged1122_801_write(stg4_stg4_1_merged1122_801_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_802_res = stg4_1_merged1122_write.extract<32, 47>();
	stg4_stg4_1_merged1122_802_write(stg4_stg4_1_merged1122_802_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_803_res = stg4_1_merged1122_write.extract<48, 63>();
	stg4_stg4_1_merged1122_803_write(stg4_stg4_1_merged1122_803_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_804_res = stg4_1_merged1122_write.extract<64, 79>();
	stg4_stg4_1_merged1122_804_write(stg4_stg4_1_merged1122_804_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_805_res = stg4_1_merged1122_write.extract<80, 95>();
	stg4_stg4_1_merged1122_805_write(stg4_stg4_1_merged1122_805_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_806_res = stg4_1_merged1122_write.extract<96, 111>();
	stg4_stg4_1_merged1122_806_write(stg4_stg4_1_merged1122_806_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_807_res = stg4_1_merged1122_write.extract<112, 127>();
	stg4_stg4_1_merged1122_807_write(stg4_stg4_1_merged1122_807_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_808_res = stg4_1_merged1122_write.extract<128, 143>();
	stg4_stg4_1_merged1122_808_write(stg4_stg4_1_merged1122_808_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_809_res = stg4_1_merged1122_write.extract<144, 159>();
	stg4_stg4_1_merged1122_809_write(stg4_stg4_1_merged1122_809_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_810_res = stg4_1_merged1122_write.extract<160, 175>();
	stg4_stg4_1_merged1122_810_write(stg4_stg4_1_merged1122_810_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_811_res = stg4_1_merged1122_write.extract<176, 191>();
	stg4_stg4_1_merged1122_811_write(stg4_stg4_1_merged1122_811_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_812_res = stg4_1_merged1122_write.extract<192, 207>();
	stg4_stg4_1_merged1122_812_write(stg4_stg4_1_merged1122_812_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_813_res = stg4_1_merged1122_write.extract<208, 223>();
	stg4_stg4_1_merged1122_813_write(stg4_stg4_1_merged1122_813_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_814_res = stg4_1_merged1122_write.extract<224, 239>();
	stg4_stg4_1_merged1122_814_write(stg4_stg4_1_merged1122_814_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_815_res = stg4_1_merged1122_write.extract<240, 255>();
	stg4_stg4_1_merged1122_815_write(stg4_stg4_1_merged1122_815_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_816_res = stg4_1_merged1122_write.extract<256, 271>();
	stg4_stg4_1_merged1122_816_write(stg4_stg4_1_merged1122_816_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_817_res = stg4_1_merged1122_write.extract<272, 287>();
	stg4_stg4_1_merged1122_817_write(stg4_stg4_1_merged1122_817_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_818_res = stg4_1_merged1122_write.extract<288, 303>();
	stg4_stg4_1_merged1122_818_write(stg4_stg4_1_merged1122_818_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_819_res = stg4_1_merged1122_write.extract<304, 319>();
	stg4_stg4_1_merged1122_819_write(stg4_stg4_1_merged1122_819_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_820_res = stg4_1_merged1122_write.extract<320, 335>();
	stg4_stg4_1_merged1122_820_write(stg4_stg4_1_merged1122_820_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_821_res = stg4_1_merged1122_write.extract<336, 351>();
	stg4_stg4_1_merged1122_821_write(stg4_stg4_1_merged1122_821_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_822_res = stg4_1_merged1122_write.extract<352, 367>();
	stg4_stg4_1_merged1122_822_write(stg4_stg4_1_merged1122_822_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_823_res = stg4_1_merged1122_write.extract<368, 383>();
	stg4_stg4_1_merged1122_823_write(stg4_stg4_1_merged1122_823_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_824_res = stg4_1_merged1122_write.extract<384, 399>();
	stg4_stg4_1_merged1122_824_write(stg4_stg4_1_merged1122_824_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_825_res = stg4_1_merged1122_write.extract<400, 415>();
	stg4_stg4_1_merged1122_825_write(stg4_stg4_1_merged1122_825_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_826_res = stg4_1_merged1122_write.extract<416, 431>();
	stg4_stg4_1_merged1122_826_write(stg4_stg4_1_merged1122_826_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_827_res = stg4_1_merged1122_write.extract<432, 447>();
	stg4_stg4_1_merged1122_827_write(stg4_stg4_1_merged1122_827_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_828_res = stg4_1_merged1122_write.extract<448, 463>();
	stg4_stg4_1_merged1122_828_write(stg4_stg4_1_merged1122_828_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_829_res = stg4_1_merged1122_write.extract<464, 479>();
	stg4_stg4_1_merged1122_829_write(stg4_stg4_1_merged1122_829_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_830_res = stg4_1_merged1122_write.extract<480, 495>();
	stg4_stg4_1_merged1122_830_write(stg4_stg4_1_merged1122_830_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1122_831_res = stg4_1_merged1122_write.extract<496, 511>();
	stg4_stg4_1_merged1122_831_write(stg4_stg4_1_merged1122_831_res, stg4, root, stg4_0, stg4_1, dynamic_address);
}

// stg5_1_merged1125_read
//	stg4_stg5_1_merged1125_672
//	stg4_stg5_1_merged1125_673
//	stg4_stg5_1_merged1125_674
//	stg4_stg5_1_merged1125_675
//	stg4_stg5_1_merged1125_676
//	stg4_stg5_1_merged1125_677
//	stg4_stg5_1_merged1125_678
//	stg4_stg5_1_merged1125_679
//	stg4_stg5_1_merged1125_680
//	stg4_stg5_1_merged1125_681
//	stg4_stg5_1_merged1125_682
//	stg4_stg5_1_merged1125_683
//	stg4_stg5_1_merged1125_684
//	stg4_stg5_1_merged1125_685
//	stg4_stg5_1_merged1125_686
//	stg4_stg5_1_merged1125_687
//	stg4_stg5_1_merged1125_688
//	stg4_stg5_1_merged1125_689
//	stg4_stg5_1_merged1125_690
//	stg4_stg5_1_merged1125_691
//	stg4_stg5_1_merged1125_692
//	stg4_stg5_1_merged1125_693
//	stg4_stg5_1_merged1125_694
//	stg4_stg5_1_merged1125_695
//	stg4_stg5_1_merged1125_696
//	stg4_stg5_1_merged1125_697
//	stg4_stg5_1_merged1125_698
//	stg4_stg5_1_merged1125_699
//	stg4_stg5_1_merged1125_700
//	stg4_stg5_1_merged1125_701
//	stg4_stg5_1_merged1125_702
//	stg4_stg5_1_merged1125_703
//	stg4_stg5_1_merged1125_704
//	stg4_stg5_1_merged1125_705
//	stg4_stg5_1_merged1125_706
//	stg4_stg5_1_merged1125_707
//	stg4_stg5_1_merged1125_708
//	stg4_stg5_1_merged1125_709
//	stg4_stg5_1_merged1125_710
//	stg4_stg5_1_merged1125_711
//	stg4_stg5_1_merged1125_712
//	stg4_stg5_1_merged1125_713
//	stg4_stg5_1_merged1125_714
//	stg4_stg5_1_merged1125_715
//	stg4_stg5_1_merged1125_716
//	stg4_stg5_1_merged1125_717
//	stg4_stg5_1_merged1125_718
//	stg4_stg5_1_merged1125_719
//	stg4_stg5_1_merged1125_720
//	stg4_stg5_1_merged1125_721
//	stg4_stg5_1_merged1125_722
//	stg4_stg5_1_merged1125_723
//	stg4_stg5_1_merged1125_724
//	stg4_stg5_1_merged1125_725
//	stg4_stg5_1_merged1125_726
//	stg4_stg5_1_merged1125_727
//	stg4_stg5_1_merged1125_728
//	stg4_stg5_1_merged1125_729
//	stg4_stg5_1_merged1125_730
//	stg4_stg5_1_merged1125_731
//	stg4_stg5_1_merged1125_732
//	stg4_stg5_1_merged1125_733
//	stg4_stg5_1_merged1125_734
//	stg4_stg5_1_merged1125_735
//	stg4_stg5_1_merged1125_736
//	stg4_stg5_1_merged1125_737
//	stg4_stg5_1_merged1125_738
//	stg4_stg5_1_merged1125_739
//	stg4_stg5_1_merged1125_740
//	stg4_stg5_1_merged1125_741
//	stg4_stg5_1_merged1125_742
//	stg4_stg5_1_merged1125_743
//	stg4_stg5_1_merged1125_744
//	stg4_stg5_1_merged1125_745
//	stg4_stg5_1_merged1125_746
//	stg4_stg5_1_merged1125_747
//	stg4_stg5_1_merged1125_748
//	stg4_stg5_1_merged1125_749
//	stg4_stg5_1_merged1125_750
//	stg4_stg5_1_merged1125_751
//	stg4_stg5_1_merged1125_752
//	stg4_stg5_1_merged1125_753
//	stg4_stg5_1_merged1125_754
//	stg4_stg5_1_merged1125_755
//	stg4_stg5_1_merged1125_756
//	stg4_stg5_1_merged1125_757
//	stg4_stg5_1_merged1125_758
//	stg4_stg5_1_merged1125_759
//	stg4_stg5_1_merged1125_760
//	stg4_stg5_1_merged1125_761
//	stg4_stg5_1_merged1125_762
//	stg4_stg5_1_merged1125_763
//	stg4_stg5_1_merged1125_764
//	stg4_stg5_1_merged1125_765
//	stg4_stg5_1_merged1125_766
//	stg4_stg5_1_merged1125_767
//	stg4_stg5_1_merged1125_768
//	stg4_stg5_1_merged1125_769
//	stg4_stg5_1_merged1125_770
//	stg4_stg5_1_merged1125_771
//	stg4_stg5_1_merged1125_772
//	stg4_stg5_1_merged1125_773
//	stg4_stg5_1_merged1125_774
//	stg4_stg5_1_merged1125_775
//	stg4_stg5_1_merged1125_776
//	stg4_stg5_1_merged1125_777
//	stg4_stg5_1_merged1125_778
//	stg4_stg5_1_merged1125_779
//	stg4_stg5_1_merged1125_780
//	stg4_stg5_1_merged1125_781
//	stg4_stg5_1_merged1125_782
//	stg4_stg5_1_merged1125_783
//	stg4_stg5_1_merged1125_784
//	stg4_stg5_1_merged1125_785
//	stg4_stg5_1_merged1125_786
//	stg4_stg5_1_merged1125_787
//	stg4_stg5_1_merged1125_788
//	stg4_stg5_1_merged1125_789
//	stg4_stg5_1_merged1125_790
//	stg4_stg5_1_merged1125_791
//	stg4_stg5_1_merged1125_792
//	stg4_stg5_1_merged1125_793
//	stg4_stg5_1_merged1125_794
//	stg4_stg5_1_merged1125_795
//	stg4_stg5_1_merged1125_796
//	stg4_stg5_1_merged1125_797
//	stg4_stg5_1_merged1125_798
//	stg4_stg5_1_merged1125_799
inline hw_uint<2048> stg4_stg5_1_merged1125_read_bundle_read(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg4_stg5_1_merged1125_672
    // stg4_stg5_1_merged1125_673
    // stg4_stg5_1_merged1125_674
    // stg4_stg5_1_merged1125_675
    // stg4_stg5_1_merged1125_676
    // stg4_stg5_1_merged1125_677
    // stg4_stg5_1_merged1125_678
    // stg4_stg5_1_merged1125_679
    // stg4_stg5_1_merged1125_680
    // stg4_stg5_1_merged1125_681
    // stg4_stg5_1_merged1125_682
    // stg4_stg5_1_merged1125_683
    // stg4_stg5_1_merged1125_684
    // stg4_stg5_1_merged1125_685
    // stg4_stg5_1_merged1125_686
    // stg4_stg5_1_merged1125_687
    // stg4_stg5_1_merged1125_688
    // stg4_stg5_1_merged1125_689
    // stg4_stg5_1_merged1125_690
    // stg4_stg5_1_merged1125_691
    // stg4_stg5_1_merged1125_692
    // stg4_stg5_1_merged1125_693
    // stg4_stg5_1_merged1125_694
    // stg4_stg5_1_merged1125_695
    // stg4_stg5_1_merged1125_696
    // stg4_stg5_1_merged1125_697
    // stg4_stg5_1_merged1125_698
    // stg4_stg5_1_merged1125_699
    // stg4_stg5_1_merged1125_700
    // stg4_stg5_1_merged1125_701
    // stg4_stg5_1_merged1125_702
    // stg4_stg5_1_merged1125_703
    // stg4_stg5_1_merged1125_704
    // stg4_stg5_1_merged1125_705
    // stg4_stg5_1_merged1125_706
    // stg4_stg5_1_merged1125_707
    // stg4_stg5_1_merged1125_708
    // stg4_stg5_1_merged1125_709
    // stg4_stg5_1_merged1125_710
    // stg4_stg5_1_merged1125_711
    // stg4_stg5_1_merged1125_712
    // stg4_stg5_1_merged1125_713
    // stg4_stg5_1_merged1125_714
    // stg4_stg5_1_merged1125_715
    // stg4_stg5_1_merged1125_716
    // stg4_stg5_1_merged1125_717
    // stg4_stg5_1_merged1125_718
    // stg4_stg5_1_merged1125_719
    // stg4_stg5_1_merged1125_720
    // stg4_stg5_1_merged1125_721
    // stg4_stg5_1_merged1125_722
    // stg4_stg5_1_merged1125_723
    // stg4_stg5_1_merged1125_724
    // stg4_stg5_1_merged1125_725
    // stg4_stg5_1_merged1125_726
    // stg4_stg5_1_merged1125_727
    // stg4_stg5_1_merged1125_728
    // stg4_stg5_1_merged1125_729
    // stg4_stg5_1_merged1125_730
    // stg4_stg5_1_merged1125_731
    // stg4_stg5_1_merged1125_732
    // stg4_stg5_1_merged1125_733
    // stg4_stg5_1_merged1125_734
    // stg4_stg5_1_merged1125_735
    // stg4_stg5_1_merged1125_736
    // stg4_stg5_1_merged1125_737
    // stg4_stg5_1_merged1125_738
    // stg4_stg5_1_merged1125_739
    // stg4_stg5_1_merged1125_740
    // stg4_stg5_1_merged1125_741
    // stg4_stg5_1_merged1125_742
    // stg4_stg5_1_merged1125_743
    // stg4_stg5_1_merged1125_744
    // stg4_stg5_1_merged1125_745
    // stg4_stg5_1_merged1125_746
    // stg4_stg5_1_merged1125_747
    // stg4_stg5_1_merged1125_748
    // stg4_stg5_1_merged1125_749
    // stg4_stg5_1_merged1125_750
    // stg4_stg5_1_merged1125_751
    // stg4_stg5_1_merged1125_752
    // stg4_stg5_1_merged1125_753
    // stg4_stg5_1_merged1125_754
    // stg4_stg5_1_merged1125_755
    // stg4_stg5_1_merged1125_756
    // stg4_stg5_1_merged1125_757
    // stg4_stg5_1_merged1125_758
    // stg4_stg5_1_merged1125_759
    // stg4_stg5_1_merged1125_760
    // stg4_stg5_1_merged1125_761
    // stg4_stg5_1_merged1125_762
    // stg4_stg5_1_merged1125_763
    // stg4_stg5_1_merged1125_764
    // stg4_stg5_1_merged1125_765
    // stg4_stg5_1_merged1125_766
    // stg4_stg5_1_merged1125_767
    // stg4_stg5_1_merged1125_768
    // stg4_stg5_1_merged1125_769
    // stg4_stg5_1_merged1125_770
    // stg4_stg5_1_merged1125_771
    // stg4_stg5_1_merged1125_772
    // stg4_stg5_1_merged1125_773
    // stg4_stg5_1_merged1125_774
    // stg4_stg5_1_merged1125_775
    // stg4_stg5_1_merged1125_776
    // stg4_stg5_1_merged1125_777
    // stg4_stg5_1_merged1125_778
    // stg4_stg5_1_merged1125_779
    // stg4_stg5_1_merged1125_780
    // stg4_stg5_1_merged1125_781
    // stg4_stg5_1_merged1125_782
    // stg4_stg5_1_merged1125_783
    // stg4_stg5_1_merged1125_784
    // stg4_stg5_1_merged1125_785
    // stg4_stg5_1_merged1125_786
    // stg4_stg5_1_merged1125_787
    // stg4_stg5_1_merged1125_788
    // stg4_stg5_1_merged1125_789
    // stg4_stg5_1_merged1125_790
    // stg4_stg5_1_merged1125_791
    // stg4_stg5_1_merged1125_792
    // stg4_stg5_1_merged1125_793
    // stg4_stg5_1_merged1125_794
    // stg4_stg5_1_merged1125_795
    // stg4_stg5_1_merged1125_796
    // stg4_stg5_1_merged1125_797
    // stg4_stg5_1_merged1125_798
    // stg4_stg5_1_merged1125_799

	hw_uint<2048> result;
	hw_uint<16> stg4_stg5_1_merged1125_672_res = stg4_stg5_1_merged1125_672_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<0, 2048>(result, stg4_stg5_1_merged1125_672_res);
	hw_uint<16> stg4_stg5_1_merged1125_673_res = stg4_stg5_1_merged1125_673_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<16, 2048>(result, stg4_stg5_1_merged1125_673_res);
	hw_uint<16> stg4_stg5_1_merged1125_674_res = stg4_stg5_1_merged1125_674_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<32, 2048>(result, stg4_stg5_1_merged1125_674_res);
	hw_uint<16> stg4_stg5_1_merged1125_675_res = stg4_stg5_1_merged1125_675_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<48, 2048>(result, stg4_stg5_1_merged1125_675_res);
	hw_uint<16> stg4_stg5_1_merged1125_676_res = stg4_stg5_1_merged1125_676_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<64, 2048>(result, stg4_stg5_1_merged1125_676_res);
	hw_uint<16> stg4_stg5_1_merged1125_677_res = stg4_stg5_1_merged1125_677_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<80, 2048>(result, stg4_stg5_1_merged1125_677_res);
	hw_uint<16> stg4_stg5_1_merged1125_678_res = stg4_stg5_1_merged1125_678_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<96, 2048>(result, stg4_stg5_1_merged1125_678_res);
	hw_uint<16> stg4_stg5_1_merged1125_679_res = stg4_stg5_1_merged1125_679_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<112, 2048>(result, stg4_stg5_1_merged1125_679_res);
	hw_uint<16> stg4_stg5_1_merged1125_680_res = stg4_stg5_1_merged1125_680_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<128, 2048>(result, stg4_stg5_1_merged1125_680_res);
	hw_uint<16> stg4_stg5_1_merged1125_681_res = stg4_stg5_1_merged1125_681_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<144, 2048>(result, stg4_stg5_1_merged1125_681_res);
	hw_uint<16> stg4_stg5_1_merged1125_682_res = stg4_stg5_1_merged1125_682_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<160, 2048>(result, stg4_stg5_1_merged1125_682_res);
	hw_uint<16> stg4_stg5_1_merged1125_683_res = stg4_stg5_1_merged1125_683_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<176, 2048>(result, stg4_stg5_1_merged1125_683_res);
	hw_uint<16> stg4_stg5_1_merged1125_684_res = stg4_stg5_1_merged1125_684_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<192, 2048>(result, stg4_stg5_1_merged1125_684_res);
	hw_uint<16> stg4_stg5_1_merged1125_685_res = stg4_stg5_1_merged1125_685_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<208, 2048>(result, stg4_stg5_1_merged1125_685_res);
	hw_uint<16> stg4_stg5_1_merged1125_686_res = stg4_stg5_1_merged1125_686_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<224, 2048>(result, stg4_stg5_1_merged1125_686_res);
	hw_uint<16> stg4_stg5_1_merged1125_687_res = stg4_stg5_1_merged1125_687_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<240, 2048>(result, stg4_stg5_1_merged1125_687_res);
	hw_uint<16> stg4_stg5_1_merged1125_688_res = stg4_stg5_1_merged1125_688_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<256, 2048>(result, stg4_stg5_1_merged1125_688_res);
	hw_uint<16> stg4_stg5_1_merged1125_689_res = stg4_stg5_1_merged1125_689_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<272, 2048>(result, stg4_stg5_1_merged1125_689_res);
	hw_uint<16> stg4_stg5_1_merged1125_690_res = stg4_stg5_1_merged1125_690_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<288, 2048>(result, stg4_stg5_1_merged1125_690_res);
	hw_uint<16> stg4_stg5_1_merged1125_691_res = stg4_stg5_1_merged1125_691_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<304, 2048>(result, stg4_stg5_1_merged1125_691_res);
	hw_uint<16> stg4_stg5_1_merged1125_692_res = stg4_stg5_1_merged1125_692_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<320, 2048>(result, stg4_stg5_1_merged1125_692_res);
	hw_uint<16> stg4_stg5_1_merged1125_693_res = stg4_stg5_1_merged1125_693_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<336, 2048>(result, stg4_stg5_1_merged1125_693_res);
	hw_uint<16> stg4_stg5_1_merged1125_694_res = stg4_stg5_1_merged1125_694_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<352, 2048>(result, stg4_stg5_1_merged1125_694_res);
	hw_uint<16> stg4_stg5_1_merged1125_695_res = stg4_stg5_1_merged1125_695_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<368, 2048>(result, stg4_stg5_1_merged1125_695_res);
	hw_uint<16> stg4_stg5_1_merged1125_696_res = stg4_stg5_1_merged1125_696_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<384, 2048>(result, stg4_stg5_1_merged1125_696_res);
	hw_uint<16> stg4_stg5_1_merged1125_697_res = stg4_stg5_1_merged1125_697_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<400, 2048>(result, stg4_stg5_1_merged1125_697_res);
	hw_uint<16> stg4_stg5_1_merged1125_698_res = stg4_stg5_1_merged1125_698_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<416, 2048>(result, stg4_stg5_1_merged1125_698_res);
	hw_uint<16> stg4_stg5_1_merged1125_699_res = stg4_stg5_1_merged1125_699_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<432, 2048>(result, stg4_stg5_1_merged1125_699_res);
	hw_uint<16> stg4_stg5_1_merged1125_700_res = stg4_stg5_1_merged1125_700_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<448, 2048>(result, stg4_stg5_1_merged1125_700_res);
	hw_uint<16> stg4_stg5_1_merged1125_701_res = stg4_stg5_1_merged1125_701_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<464, 2048>(result, stg4_stg5_1_merged1125_701_res);
	hw_uint<16> stg4_stg5_1_merged1125_702_res = stg4_stg5_1_merged1125_702_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<480, 2048>(result, stg4_stg5_1_merged1125_702_res);
	hw_uint<16> stg4_stg5_1_merged1125_703_res = stg4_stg5_1_merged1125_703_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<496, 2048>(result, stg4_stg5_1_merged1125_703_res);
	hw_uint<16> stg4_stg5_1_merged1125_704_res = stg4_stg5_1_merged1125_704_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<512, 2048>(result, stg4_stg5_1_merged1125_704_res);
	hw_uint<16> stg4_stg5_1_merged1125_705_res = stg4_stg5_1_merged1125_705_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<528, 2048>(result, stg4_stg5_1_merged1125_705_res);
	hw_uint<16> stg4_stg5_1_merged1125_706_res = stg4_stg5_1_merged1125_706_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<544, 2048>(result, stg4_stg5_1_merged1125_706_res);
	hw_uint<16> stg4_stg5_1_merged1125_707_res = stg4_stg5_1_merged1125_707_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<560, 2048>(result, stg4_stg5_1_merged1125_707_res);
	hw_uint<16> stg4_stg5_1_merged1125_708_res = stg4_stg5_1_merged1125_708_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<576, 2048>(result, stg4_stg5_1_merged1125_708_res);
	hw_uint<16> stg4_stg5_1_merged1125_709_res = stg4_stg5_1_merged1125_709_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<592, 2048>(result, stg4_stg5_1_merged1125_709_res);
	hw_uint<16> stg4_stg5_1_merged1125_710_res = stg4_stg5_1_merged1125_710_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<608, 2048>(result, stg4_stg5_1_merged1125_710_res);
	hw_uint<16> stg4_stg5_1_merged1125_711_res = stg4_stg5_1_merged1125_711_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<624, 2048>(result, stg4_stg5_1_merged1125_711_res);
	hw_uint<16> stg4_stg5_1_merged1125_712_res = stg4_stg5_1_merged1125_712_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<640, 2048>(result, stg4_stg5_1_merged1125_712_res);
	hw_uint<16> stg4_stg5_1_merged1125_713_res = stg4_stg5_1_merged1125_713_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<656, 2048>(result, stg4_stg5_1_merged1125_713_res);
	hw_uint<16> stg4_stg5_1_merged1125_714_res = stg4_stg5_1_merged1125_714_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<672, 2048>(result, stg4_stg5_1_merged1125_714_res);
	hw_uint<16> stg4_stg5_1_merged1125_715_res = stg4_stg5_1_merged1125_715_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<688, 2048>(result, stg4_stg5_1_merged1125_715_res);
	hw_uint<16> stg4_stg5_1_merged1125_716_res = stg4_stg5_1_merged1125_716_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<704, 2048>(result, stg4_stg5_1_merged1125_716_res);
	hw_uint<16> stg4_stg5_1_merged1125_717_res = stg4_stg5_1_merged1125_717_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<720, 2048>(result, stg4_stg5_1_merged1125_717_res);
	hw_uint<16> stg4_stg5_1_merged1125_718_res = stg4_stg5_1_merged1125_718_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<736, 2048>(result, stg4_stg5_1_merged1125_718_res);
	hw_uint<16> stg4_stg5_1_merged1125_719_res = stg4_stg5_1_merged1125_719_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<752, 2048>(result, stg4_stg5_1_merged1125_719_res);
	hw_uint<16> stg4_stg5_1_merged1125_720_res = stg4_stg5_1_merged1125_720_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<768, 2048>(result, stg4_stg5_1_merged1125_720_res);
	hw_uint<16> stg4_stg5_1_merged1125_721_res = stg4_stg5_1_merged1125_721_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<784, 2048>(result, stg4_stg5_1_merged1125_721_res);
	hw_uint<16> stg4_stg5_1_merged1125_722_res = stg4_stg5_1_merged1125_722_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<800, 2048>(result, stg4_stg5_1_merged1125_722_res);
	hw_uint<16> stg4_stg5_1_merged1125_723_res = stg4_stg5_1_merged1125_723_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<816, 2048>(result, stg4_stg5_1_merged1125_723_res);
	hw_uint<16> stg4_stg5_1_merged1125_724_res = stg4_stg5_1_merged1125_724_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<832, 2048>(result, stg4_stg5_1_merged1125_724_res);
	hw_uint<16> stg4_stg5_1_merged1125_725_res = stg4_stg5_1_merged1125_725_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<848, 2048>(result, stg4_stg5_1_merged1125_725_res);
	hw_uint<16> stg4_stg5_1_merged1125_726_res = stg4_stg5_1_merged1125_726_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<864, 2048>(result, stg4_stg5_1_merged1125_726_res);
	hw_uint<16> stg4_stg5_1_merged1125_727_res = stg4_stg5_1_merged1125_727_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<880, 2048>(result, stg4_stg5_1_merged1125_727_res);
	hw_uint<16> stg4_stg5_1_merged1125_728_res = stg4_stg5_1_merged1125_728_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<896, 2048>(result, stg4_stg5_1_merged1125_728_res);
	hw_uint<16> stg4_stg5_1_merged1125_729_res = stg4_stg5_1_merged1125_729_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<912, 2048>(result, stg4_stg5_1_merged1125_729_res);
	hw_uint<16> stg4_stg5_1_merged1125_730_res = stg4_stg5_1_merged1125_730_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<928, 2048>(result, stg4_stg5_1_merged1125_730_res);
	hw_uint<16> stg4_stg5_1_merged1125_731_res = stg4_stg5_1_merged1125_731_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<944, 2048>(result, stg4_stg5_1_merged1125_731_res);
	hw_uint<16> stg4_stg5_1_merged1125_732_res = stg4_stg5_1_merged1125_732_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<960, 2048>(result, stg4_stg5_1_merged1125_732_res);
	hw_uint<16> stg4_stg5_1_merged1125_733_res = stg4_stg5_1_merged1125_733_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<976, 2048>(result, stg4_stg5_1_merged1125_733_res);
	hw_uint<16> stg4_stg5_1_merged1125_734_res = stg4_stg5_1_merged1125_734_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<992, 2048>(result, stg4_stg5_1_merged1125_734_res);
	hw_uint<16> stg4_stg5_1_merged1125_735_res = stg4_stg5_1_merged1125_735_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1008, 2048>(result, stg4_stg5_1_merged1125_735_res);
	hw_uint<16> stg4_stg5_1_merged1125_736_res = stg4_stg5_1_merged1125_736_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1024, 2048>(result, stg4_stg5_1_merged1125_736_res);
	hw_uint<16> stg4_stg5_1_merged1125_737_res = stg4_stg5_1_merged1125_737_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1040, 2048>(result, stg4_stg5_1_merged1125_737_res);
	hw_uint<16> stg4_stg5_1_merged1125_738_res = stg4_stg5_1_merged1125_738_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1056, 2048>(result, stg4_stg5_1_merged1125_738_res);
	hw_uint<16> stg4_stg5_1_merged1125_739_res = stg4_stg5_1_merged1125_739_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1072, 2048>(result, stg4_stg5_1_merged1125_739_res);
	hw_uint<16> stg4_stg5_1_merged1125_740_res = stg4_stg5_1_merged1125_740_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1088, 2048>(result, stg4_stg5_1_merged1125_740_res);
	hw_uint<16> stg4_stg5_1_merged1125_741_res = stg4_stg5_1_merged1125_741_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1104, 2048>(result, stg4_stg5_1_merged1125_741_res);
	hw_uint<16> stg4_stg5_1_merged1125_742_res = stg4_stg5_1_merged1125_742_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1120, 2048>(result, stg4_stg5_1_merged1125_742_res);
	hw_uint<16> stg4_stg5_1_merged1125_743_res = stg4_stg5_1_merged1125_743_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1136, 2048>(result, stg4_stg5_1_merged1125_743_res);
	hw_uint<16> stg4_stg5_1_merged1125_744_res = stg4_stg5_1_merged1125_744_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1152, 2048>(result, stg4_stg5_1_merged1125_744_res);
	hw_uint<16> stg4_stg5_1_merged1125_745_res = stg4_stg5_1_merged1125_745_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1168, 2048>(result, stg4_stg5_1_merged1125_745_res);
	hw_uint<16> stg4_stg5_1_merged1125_746_res = stg4_stg5_1_merged1125_746_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1184, 2048>(result, stg4_stg5_1_merged1125_746_res);
	hw_uint<16> stg4_stg5_1_merged1125_747_res = stg4_stg5_1_merged1125_747_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1200, 2048>(result, stg4_stg5_1_merged1125_747_res);
	hw_uint<16> stg4_stg5_1_merged1125_748_res = stg4_stg5_1_merged1125_748_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1216, 2048>(result, stg4_stg5_1_merged1125_748_res);
	hw_uint<16> stg4_stg5_1_merged1125_749_res = stg4_stg5_1_merged1125_749_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1232, 2048>(result, stg4_stg5_1_merged1125_749_res);
	hw_uint<16> stg4_stg5_1_merged1125_750_res = stg4_stg5_1_merged1125_750_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1248, 2048>(result, stg4_stg5_1_merged1125_750_res);
	hw_uint<16> stg4_stg5_1_merged1125_751_res = stg4_stg5_1_merged1125_751_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1264, 2048>(result, stg4_stg5_1_merged1125_751_res);
	hw_uint<16> stg4_stg5_1_merged1125_752_res = stg4_stg5_1_merged1125_752_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1280, 2048>(result, stg4_stg5_1_merged1125_752_res);
	hw_uint<16> stg4_stg5_1_merged1125_753_res = stg4_stg5_1_merged1125_753_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1296, 2048>(result, stg4_stg5_1_merged1125_753_res);
	hw_uint<16> stg4_stg5_1_merged1125_754_res = stg4_stg5_1_merged1125_754_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1312, 2048>(result, stg4_stg5_1_merged1125_754_res);
	hw_uint<16> stg4_stg5_1_merged1125_755_res = stg4_stg5_1_merged1125_755_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1328, 2048>(result, stg4_stg5_1_merged1125_755_res);
	hw_uint<16> stg4_stg5_1_merged1125_756_res = stg4_stg5_1_merged1125_756_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1344, 2048>(result, stg4_stg5_1_merged1125_756_res);
	hw_uint<16> stg4_stg5_1_merged1125_757_res = stg4_stg5_1_merged1125_757_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1360, 2048>(result, stg4_stg5_1_merged1125_757_res);
	hw_uint<16> stg4_stg5_1_merged1125_758_res = stg4_stg5_1_merged1125_758_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1376, 2048>(result, stg4_stg5_1_merged1125_758_res);
	hw_uint<16> stg4_stg5_1_merged1125_759_res = stg4_stg5_1_merged1125_759_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1392, 2048>(result, stg4_stg5_1_merged1125_759_res);
	hw_uint<16> stg4_stg5_1_merged1125_760_res = stg4_stg5_1_merged1125_760_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1408, 2048>(result, stg4_stg5_1_merged1125_760_res);
	hw_uint<16> stg4_stg5_1_merged1125_761_res = stg4_stg5_1_merged1125_761_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1424, 2048>(result, stg4_stg5_1_merged1125_761_res);
	hw_uint<16> stg4_stg5_1_merged1125_762_res = stg4_stg5_1_merged1125_762_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1440, 2048>(result, stg4_stg5_1_merged1125_762_res);
	hw_uint<16> stg4_stg5_1_merged1125_763_res = stg4_stg5_1_merged1125_763_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1456, 2048>(result, stg4_stg5_1_merged1125_763_res);
	hw_uint<16> stg4_stg5_1_merged1125_764_res = stg4_stg5_1_merged1125_764_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1472, 2048>(result, stg4_stg5_1_merged1125_764_res);
	hw_uint<16> stg4_stg5_1_merged1125_765_res = stg4_stg5_1_merged1125_765_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1488, 2048>(result, stg4_stg5_1_merged1125_765_res);
	hw_uint<16> stg4_stg5_1_merged1125_766_res = stg4_stg5_1_merged1125_766_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1504, 2048>(result, stg4_stg5_1_merged1125_766_res);
	hw_uint<16> stg4_stg5_1_merged1125_767_res = stg4_stg5_1_merged1125_767_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1520, 2048>(result, stg4_stg5_1_merged1125_767_res);
	hw_uint<16> stg4_stg5_1_merged1125_768_res = stg4_stg5_1_merged1125_768_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1536, 2048>(result, stg4_stg5_1_merged1125_768_res);
	hw_uint<16> stg4_stg5_1_merged1125_769_res = stg4_stg5_1_merged1125_769_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1552, 2048>(result, stg4_stg5_1_merged1125_769_res);
	hw_uint<16> stg4_stg5_1_merged1125_770_res = stg4_stg5_1_merged1125_770_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1568, 2048>(result, stg4_stg5_1_merged1125_770_res);
	hw_uint<16> stg4_stg5_1_merged1125_771_res = stg4_stg5_1_merged1125_771_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1584, 2048>(result, stg4_stg5_1_merged1125_771_res);
	hw_uint<16> stg4_stg5_1_merged1125_772_res = stg4_stg5_1_merged1125_772_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1600, 2048>(result, stg4_stg5_1_merged1125_772_res);
	hw_uint<16> stg4_stg5_1_merged1125_773_res = stg4_stg5_1_merged1125_773_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1616, 2048>(result, stg4_stg5_1_merged1125_773_res);
	hw_uint<16> stg4_stg5_1_merged1125_774_res = stg4_stg5_1_merged1125_774_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1632, 2048>(result, stg4_stg5_1_merged1125_774_res);
	hw_uint<16> stg4_stg5_1_merged1125_775_res = stg4_stg5_1_merged1125_775_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1648, 2048>(result, stg4_stg5_1_merged1125_775_res);
	hw_uint<16> stg4_stg5_1_merged1125_776_res = stg4_stg5_1_merged1125_776_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1664, 2048>(result, stg4_stg5_1_merged1125_776_res);
	hw_uint<16> stg4_stg5_1_merged1125_777_res = stg4_stg5_1_merged1125_777_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1680, 2048>(result, stg4_stg5_1_merged1125_777_res);
	hw_uint<16> stg4_stg5_1_merged1125_778_res = stg4_stg5_1_merged1125_778_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1696, 2048>(result, stg4_stg5_1_merged1125_778_res);
	hw_uint<16> stg4_stg5_1_merged1125_779_res = stg4_stg5_1_merged1125_779_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1712, 2048>(result, stg4_stg5_1_merged1125_779_res);
	hw_uint<16> stg4_stg5_1_merged1125_780_res = stg4_stg5_1_merged1125_780_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1728, 2048>(result, stg4_stg5_1_merged1125_780_res);
	hw_uint<16> stg4_stg5_1_merged1125_781_res = stg4_stg5_1_merged1125_781_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1744, 2048>(result, stg4_stg5_1_merged1125_781_res);
	hw_uint<16> stg4_stg5_1_merged1125_782_res = stg4_stg5_1_merged1125_782_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1760, 2048>(result, stg4_stg5_1_merged1125_782_res);
	hw_uint<16> stg4_stg5_1_merged1125_783_res = stg4_stg5_1_merged1125_783_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1776, 2048>(result, stg4_stg5_1_merged1125_783_res);
	hw_uint<16> stg4_stg5_1_merged1125_784_res = stg4_stg5_1_merged1125_784_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1792, 2048>(result, stg4_stg5_1_merged1125_784_res);
	hw_uint<16> stg4_stg5_1_merged1125_785_res = stg4_stg5_1_merged1125_785_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1808, 2048>(result, stg4_stg5_1_merged1125_785_res);
	hw_uint<16> stg4_stg5_1_merged1125_786_res = stg4_stg5_1_merged1125_786_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1824, 2048>(result, stg4_stg5_1_merged1125_786_res);
	hw_uint<16> stg4_stg5_1_merged1125_787_res = stg4_stg5_1_merged1125_787_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1840, 2048>(result, stg4_stg5_1_merged1125_787_res);
	hw_uint<16> stg4_stg5_1_merged1125_788_res = stg4_stg5_1_merged1125_788_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1856, 2048>(result, stg4_stg5_1_merged1125_788_res);
	hw_uint<16> stg4_stg5_1_merged1125_789_res = stg4_stg5_1_merged1125_789_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1872, 2048>(result, stg4_stg5_1_merged1125_789_res);
	hw_uint<16> stg4_stg5_1_merged1125_790_res = stg4_stg5_1_merged1125_790_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1888, 2048>(result, stg4_stg5_1_merged1125_790_res);
	hw_uint<16> stg4_stg5_1_merged1125_791_res = stg4_stg5_1_merged1125_791_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1904, 2048>(result, stg4_stg5_1_merged1125_791_res);
	hw_uint<16> stg4_stg5_1_merged1125_792_res = stg4_stg5_1_merged1125_792_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1920, 2048>(result, stg4_stg5_1_merged1125_792_res);
	hw_uint<16> stg4_stg5_1_merged1125_793_res = stg4_stg5_1_merged1125_793_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1936, 2048>(result, stg4_stg5_1_merged1125_793_res);
	hw_uint<16> stg4_stg5_1_merged1125_794_res = stg4_stg5_1_merged1125_794_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1952, 2048>(result, stg4_stg5_1_merged1125_794_res);
	hw_uint<16> stg4_stg5_1_merged1125_795_res = stg4_stg5_1_merged1125_795_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1968, 2048>(result, stg4_stg5_1_merged1125_795_res);
	hw_uint<16> stg4_stg5_1_merged1125_796_res = stg4_stg5_1_merged1125_796_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1984, 2048>(result, stg4_stg5_1_merged1125_796_res);
	hw_uint<16> stg4_stg5_1_merged1125_797_res = stg4_stg5_1_merged1125_797_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<2000, 2048>(result, stg4_stg5_1_merged1125_797_res);
	hw_uint<16> stg4_stg5_1_merged1125_798_res = stg4_stg5_1_merged1125_798_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<2016, 2048>(result, stg4_stg5_1_merged1125_798_res);
	hw_uint<16> stg4_stg5_1_merged1125_799_res = stg4_stg5_1_merged1125_799_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<2032, 2048>(result, stg4_stg5_1_merged1125_799_res);
	return result;
}

struct stg5_stg5_1_merged1125_640_merged_banks_4_cache {
	// RAM Box: {[0, 2176], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 69, 70
	hw_uint<16> f0;
	fifo<hw_uint<16>, 68> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_69() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_641_merged_banks_4_cache {
	// RAM Box: {[1, 2177], [0, 1087]}
	// Capacity: 71
	// # of read delays: 4
  // 0, 1, 69, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_70() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_642_merged_banks_4_cache {
	// RAM Box: {[2, 2146], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_643_merged_banks_4_cache {
	// RAM Box: {[3, 2147], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_644_merged_banks_4_cache {
	// RAM Box: {[4, 2148], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_645_merged_banks_4_cache {
	// RAM Box: {[5, 2149], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_646_merged_banks_4_cache {
	// RAM Box: {[6, 2150], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_647_merged_banks_4_cache {
	// RAM Box: {[7, 2151], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_648_merged_banks_4_cache {
	// RAM Box: {[8, 2152], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_649_merged_banks_4_cache {
	// RAM Box: {[9, 2153], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_650_merged_banks_4_cache {
	// RAM Box: {[10, 2154], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_651_merged_banks_4_cache {
	// RAM Box: {[11, 2155], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_652_merged_banks_4_cache {
	// RAM Box: {[12, 2156], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_653_merged_banks_4_cache {
	// RAM Box: {[13, 2157], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_654_merged_banks_4_cache {
	// RAM Box: {[14, 2158], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_655_merged_banks_4_cache {
	// RAM Box: {[15, 2159], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_656_merged_banks_4_cache {
	// RAM Box: {[16, 2160], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_657_merged_banks_4_cache {
	// RAM Box: {[17, 2161], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_658_merged_banks_4_cache {
	// RAM Box: {[18, 2162], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_659_merged_banks_4_cache {
	// RAM Box: {[19, 2163], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_660_merged_banks_4_cache {
	// RAM Box: {[20, 2164], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_661_merged_banks_4_cache {
	// RAM Box: {[21, 2165], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_662_merged_banks_4_cache {
	// RAM Box: {[22, 2166], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_663_merged_banks_4_cache {
	// RAM Box: {[23, 2167], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_664_merged_banks_4_cache {
	// RAM Box: {[24, 2168], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_665_merged_banks_4_cache {
	// RAM Box: {[25, 2169], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_666_merged_banks_4_cache {
	// RAM Box: {[26, 2170], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_667_merged_banks_4_cache {
	// RAM Box: {[27, 2171], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_668_merged_banks_4_cache {
	// RAM Box: {[28, 2172], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_669_merged_banks_4_cache {
	// RAM Box: {[29, 2173], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_670_merged_banks_4_cache {
	// RAM Box: {[30, 2174], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged1125_671_merged_banks_4_cache {
	// RAM Box: {[31, 2175], [0, 1088]}
	// Capacity: 71
	// # of read delays: 3
  // 0, 1, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_cache {
  // Reader addrs...
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[1 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[1 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[1 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
    // { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[33 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // # of banks: 32
  stg5_stg5_1_merged1125_640_merged_banks_4_cache stg5_stg5_1_merged1125_640_merged_banks_4;
  stg5_stg5_1_merged1125_641_merged_banks_4_cache stg5_stg5_1_merged1125_641_merged_banks_4;
  stg5_stg5_1_merged1125_642_merged_banks_4_cache stg5_stg5_1_merged1125_642_merged_banks_4;
  stg5_stg5_1_merged1125_643_merged_banks_4_cache stg5_stg5_1_merged1125_643_merged_banks_4;
  stg5_stg5_1_merged1125_644_merged_banks_4_cache stg5_stg5_1_merged1125_644_merged_banks_4;
  stg5_stg5_1_merged1125_645_merged_banks_4_cache stg5_stg5_1_merged1125_645_merged_banks_4;
  stg5_stg5_1_merged1125_646_merged_banks_4_cache stg5_stg5_1_merged1125_646_merged_banks_4;
  stg5_stg5_1_merged1125_647_merged_banks_4_cache stg5_stg5_1_merged1125_647_merged_banks_4;
  stg5_stg5_1_merged1125_648_merged_banks_4_cache stg5_stg5_1_merged1125_648_merged_banks_4;
  stg5_stg5_1_merged1125_649_merged_banks_4_cache stg5_stg5_1_merged1125_649_merged_banks_4;
  stg5_stg5_1_merged1125_650_merged_banks_4_cache stg5_stg5_1_merged1125_650_merged_banks_4;
  stg5_stg5_1_merged1125_651_merged_banks_4_cache stg5_stg5_1_merged1125_651_merged_banks_4;
  stg5_stg5_1_merged1125_652_merged_banks_4_cache stg5_stg5_1_merged1125_652_merged_banks_4;
  stg5_stg5_1_merged1125_653_merged_banks_4_cache stg5_stg5_1_merged1125_653_merged_banks_4;
  stg5_stg5_1_merged1125_654_merged_banks_4_cache stg5_stg5_1_merged1125_654_merged_banks_4;
  stg5_stg5_1_merged1125_655_merged_banks_4_cache stg5_stg5_1_merged1125_655_merged_banks_4;
  stg5_stg5_1_merged1125_656_merged_banks_4_cache stg5_stg5_1_merged1125_656_merged_banks_4;
  stg5_stg5_1_merged1125_657_merged_banks_4_cache stg5_stg5_1_merged1125_657_merged_banks_4;
  stg5_stg5_1_merged1125_658_merged_banks_4_cache stg5_stg5_1_merged1125_658_merged_banks_4;
  stg5_stg5_1_merged1125_659_merged_banks_4_cache stg5_stg5_1_merged1125_659_merged_banks_4;
  stg5_stg5_1_merged1125_660_merged_banks_4_cache stg5_stg5_1_merged1125_660_merged_banks_4;
  stg5_stg5_1_merged1125_661_merged_banks_4_cache stg5_stg5_1_merged1125_661_merged_banks_4;
  stg5_stg5_1_merged1125_662_merged_banks_4_cache stg5_stg5_1_merged1125_662_merged_banks_4;
  stg5_stg5_1_merged1125_663_merged_banks_4_cache stg5_stg5_1_merged1125_663_merged_banks_4;
  stg5_stg5_1_merged1125_664_merged_banks_4_cache stg5_stg5_1_merged1125_664_merged_banks_4;
  stg5_stg5_1_merged1125_665_merged_banks_4_cache stg5_stg5_1_merged1125_665_merged_banks_4;
  stg5_stg5_1_merged1125_666_merged_banks_4_cache stg5_stg5_1_merged1125_666_merged_banks_4;
  stg5_stg5_1_merged1125_667_merged_banks_4_cache stg5_stg5_1_merged1125_667_merged_banks_4;
  stg5_stg5_1_merged1125_668_merged_banks_4_cache stg5_stg5_1_merged1125_668_merged_banks_4;
  stg5_stg5_1_merged1125_669_merged_banks_4_cache stg5_stg5_1_merged1125_669_merged_banks_4;
  stg5_stg5_1_merged1125_670_merged_banks_4_cache stg5_stg5_1_merged1125_670_merged_banks_4;
  stg5_stg5_1_merged1125_671_merged_banks_4_cache stg5_stg5_1_merged1125_671_merged_banks_4;
};



inline void stg5_stg5_1_merged1125_640_write(hw_uint<16>& stg5_stg5_1_merged1125_640, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_640_merged_banks_4.push(stg5_stg5_1_merged1125_640);
}

inline void stg5_stg5_1_merged1125_641_write(hw_uint<16>& stg5_stg5_1_merged1125_641, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_641_merged_banks_4.push(stg5_stg5_1_merged1125_641);
}

inline void stg5_stg5_1_merged1125_642_write(hw_uint<16>& stg5_stg5_1_merged1125_642, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_642_merged_banks_4.push(stg5_stg5_1_merged1125_642);
}

inline void stg5_stg5_1_merged1125_643_write(hw_uint<16>& stg5_stg5_1_merged1125_643, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_643_merged_banks_4.push(stg5_stg5_1_merged1125_643);
}

inline void stg5_stg5_1_merged1125_644_write(hw_uint<16>& stg5_stg5_1_merged1125_644, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_644_merged_banks_4.push(stg5_stg5_1_merged1125_644);
}

inline void stg5_stg5_1_merged1125_645_write(hw_uint<16>& stg5_stg5_1_merged1125_645, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_645_merged_banks_4.push(stg5_stg5_1_merged1125_645);
}

inline void stg5_stg5_1_merged1125_646_write(hw_uint<16>& stg5_stg5_1_merged1125_646, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_646_merged_banks_4.push(stg5_stg5_1_merged1125_646);
}

inline void stg5_stg5_1_merged1125_647_write(hw_uint<16>& stg5_stg5_1_merged1125_647, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_647_merged_banks_4.push(stg5_stg5_1_merged1125_647);
}

inline void stg5_stg5_1_merged1125_648_write(hw_uint<16>& stg5_stg5_1_merged1125_648, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_648_merged_banks_4.push(stg5_stg5_1_merged1125_648);
}

inline void stg5_stg5_1_merged1125_649_write(hw_uint<16>& stg5_stg5_1_merged1125_649, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_649_merged_banks_4.push(stg5_stg5_1_merged1125_649);
}

inline void stg5_stg5_1_merged1125_650_write(hw_uint<16>& stg5_stg5_1_merged1125_650, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_650_merged_banks_4.push(stg5_stg5_1_merged1125_650);
}

inline void stg5_stg5_1_merged1125_651_write(hw_uint<16>& stg5_stg5_1_merged1125_651, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_651_merged_banks_4.push(stg5_stg5_1_merged1125_651);
}

inline void stg5_stg5_1_merged1125_652_write(hw_uint<16>& stg5_stg5_1_merged1125_652, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_652_merged_banks_4.push(stg5_stg5_1_merged1125_652);
}

inline void stg5_stg5_1_merged1125_653_write(hw_uint<16>& stg5_stg5_1_merged1125_653, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_653_merged_banks_4.push(stg5_stg5_1_merged1125_653);
}

inline void stg5_stg5_1_merged1125_654_write(hw_uint<16>& stg5_stg5_1_merged1125_654, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_654_merged_banks_4.push(stg5_stg5_1_merged1125_654);
}

inline void stg5_stg5_1_merged1125_655_write(hw_uint<16>& stg5_stg5_1_merged1125_655, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_655_merged_banks_4.push(stg5_stg5_1_merged1125_655);
}

inline void stg5_stg5_1_merged1125_656_write(hw_uint<16>& stg5_stg5_1_merged1125_656, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_656_merged_banks_4.push(stg5_stg5_1_merged1125_656);
}

inline void stg5_stg5_1_merged1125_657_write(hw_uint<16>& stg5_stg5_1_merged1125_657, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_657_merged_banks_4.push(stg5_stg5_1_merged1125_657);
}

inline void stg5_stg5_1_merged1125_658_write(hw_uint<16>& stg5_stg5_1_merged1125_658, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_658_merged_banks_4.push(stg5_stg5_1_merged1125_658);
}

inline void stg5_stg5_1_merged1125_659_write(hw_uint<16>& stg5_stg5_1_merged1125_659, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_659_merged_banks_4.push(stg5_stg5_1_merged1125_659);
}

inline void stg5_stg5_1_merged1125_660_write(hw_uint<16>& stg5_stg5_1_merged1125_660, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_660_merged_banks_4.push(stg5_stg5_1_merged1125_660);
}

inline void stg5_stg5_1_merged1125_661_write(hw_uint<16>& stg5_stg5_1_merged1125_661, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_661_merged_banks_4.push(stg5_stg5_1_merged1125_661);
}

inline void stg5_stg5_1_merged1125_662_write(hw_uint<16>& stg5_stg5_1_merged1125_662, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_662_merged_banks_4.push(stg5_stg5_1_merged1125_662);
}

inline void stg5_stg5_1_merged1125_663_write(hw_uint<16>& stg5_stg5_1_merged1125_663, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_663_merged_banks_4.push(stg5_stg5_1_merged1125_663);
}

inline void stg5_stg5_1_merged1125_664_write(hw_uint<16>& stg5_stg5_1_merged1125_664, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_664_merged_banks_4.push(stg5_stg5_1_merged1125_664);
}

inline void stg5_stg5_1_merged1125_665_write(hw_uint<16>& stg5_stg5_1_merged1125_665, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_665_merged_banks_4.push(stg5_stg5_1_merged1125_665);
}

inline void stg5_stg5_1_merged1125_666_write(hw_uint<16>& stg5_stg5_1_merged1125_666, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_666_merged_banks_4.push(stg5_stg5_1_merged1125_666);
}

inline void stg5_stg5_1_merged1125_667_write(hw_uint<16>& stg5_stg5_1_merged1125_667, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_667_merged_banks_4.push(stg5_stg5_1_merged1125_667);
}

inline void stg5_stg5_1_merged1125_668_write(hw_uint<16>& stg5_stg5_1_merged1125_668, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_668_merged_banks_4.push(stg5_stg5_1_merged1125_668);
}

inline void stg5_stg5_1_merged1125_669_write(hw_uint<16>& stg5_stg5_1_merged1125_669, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_669_merged_banks_4.push(stg5_stg5_1_merged1125_669);
}

inline void stg5_stg5_1_merged1125_670_write(hw_uint<16>& stg5_stg5_1_merged1125_670, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_670_merged_banks_4.push(stg5_stg5_1_merged1125_670);
}

inline void stg5_stg5_1_merged1125_671_write(hw_uint<16>& stg5_stg5_1_merged1125_671, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1125_671_merged_banks_4.push(stg5_stg5_1_merged1125_671);
}

inline hw_uint<16> stg5_stg6_1_merged1128_512_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_512 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_640 = stg5.stg5_stg5_1_merged1125_640_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_640;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_513_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_513 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[1 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_641 = stg5.stg5_stg5_1_merged1125_641_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_641;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_514_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_514 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[1 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_641 = stg5.stg5_stg5_1_merged1125_641_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_641;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_515_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_515 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_642 = stg5.stg5_stg5_1_merged1125_642_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_642;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_516_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_516 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[1 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_641 = stg5.stg5_stg5_1_merged1125_641_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_641;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_517_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_517 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_642 = stg5.stg5_stg5_1_merged1125_642_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_642;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_518_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_518 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_642 = stg5.stg5_stg5_1_merged1125_642_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_642;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_519_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_519 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_643 = stg5.stg5_stg5_1_merged1125_643_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_643;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_520_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_520 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[2 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_642 = stg5.stg5_stg5_1_merged1125_642_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_642;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_521_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_521 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_643 = stg5.stg5_stg5_1_merged1125_643_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_643;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_522_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_522 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_643 = stg5.stg5_stg5_1_merged1125_643_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_643;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_523_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_523 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_644 = stg5.stg5_stg5_1_merged1125_644_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_644;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_524_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_524 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[3 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_643 = stg5.stg5_stg5_1_merged1125_643_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_643;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_525_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_525 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_644 = stg5.stg5_stg5_1_merged1125_644_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_644;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_526_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_526 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_644 = stg5.stg5_stg5_1_merged1125_644_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_644;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_527_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_527 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_645 = stg5.stg5_stg5_1_merged1125_645_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_645;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_528_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_528 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[4 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_644 = stg5.stg5_stg5_1_merged1125_644_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_644;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_529_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_529 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_645 = stg5.stg5_stg5_1_merged1125_645_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_645;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_530_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_530 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_645 = stg5.stg5_stg5_1_merged1125_645_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_645;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_531_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_531 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_646 = stg5.stg5_stg5_1_merged1125_646_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_646;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_532_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_532 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[5 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_645 = stg5.stg5_stg5_1_merged1125_645_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_645;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_533_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_533 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_646 = stg5.stg5_stg5_1_merged1125_646_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_646;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_534_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_534 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_646 = stg5.stg5_stg5_1_merged1125_646_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_646;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_535_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_535 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_647 = stg5.stg5_stg5_1_merged1125_647_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_647;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_536_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_536 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[6 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_646 = stg5.stg5_stg5_1_merged1125_646_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_646;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_537_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_537 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_647 = stg5.stg5_stg5_1_merged1125_647_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_647;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_538_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_538 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_647 = stg5.stg5_stg5_1_merged1125_647_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_647;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_539_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_539 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_648 = stg5.stg5_stg5_1_merged1125_648_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_648;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_540_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_540 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[7 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_647 = stg5.stg5_stg5_1_merged1125_647_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_647;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_541_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_541 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_648 = stg5.stg5_stg5_1_merged1125_648_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_648;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_542_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_542 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_648 = stg5.stg5_stg5_1_merged1125_648_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_648;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_543_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_543 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_649 = stg5.stg5_stg5_1_merged1125_649_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_649;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_544_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_544 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[8 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_648 = stg5.stg5_stg5_1_merged1125_648_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_648;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_545_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_545 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_649 = stg5.stg5_stg5_1_merged1125_649_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_649;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_546_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_546 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_649 = stg5.stg5_stg5_1_merged1125_649_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_649;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_547_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_547 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_650 = stg5.stg5_stg5_1_merged1125_650_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_650;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_548_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_548 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[9 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_649 = stg5.stg5_stg5_1_merged1125_649_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_649;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_549_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_549 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_650 = stg5.stg5_stg5_1_merged1125_650_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_650;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_550_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_550 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_650 = stg5.stg5_stg5_1_merged1125_650_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_650;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_551_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_551 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_651 = stg5.stg5_stg5_1_merged1125_651_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_651;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_552_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_552 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[10 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_650 = stg5.stg5_stg5_1_merged1125_650_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_650;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_553_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_553 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_651 = stg5.stg5_stg5_1_merged1125_651_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_651;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_554_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_554 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_651 = stg5.stg5_stg5_1_merged1125_651_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_651;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_555_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_555 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_652 = stg5.stg5_stg5_1_merged1125_652_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_652;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_556_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_556 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[11 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_651 = stg5.stg5_stg5_1_merged1125_651_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_651;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_557_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_557 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_652 = stg5.stg5_stg5_1_merged1125_652_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_652;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_558_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_558 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_652 = stg5.stg5_stg5_1_merged1125_652_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_652;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_559_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_559 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_653 = stg5.stg5_stg5_1_merged1125_653_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_653;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_560_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_560 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[12 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_652 = stg5.stg5_stg5_1_merged1125_652_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_652;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_561_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_561 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_653 = stg5.stg5_stg5_1_merged1125_653_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_653;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_562_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_562 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_653 = stg5.stg5_stg5_1_merged1125_653_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_653;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_563_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_563 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_654 = stg5.stg5_stg5_1_merged1125_654_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_654;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_564_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_564 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[13 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_653 = stg5.stg5_stg5_1_merged1125_653_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_653;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_565_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_565 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_654 = stg5.stg5_stg5_1_merged1125_654_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_654;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_566_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_566 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_654 = stg5.stg5_stg5_1_merged1125_654_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_654;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_567_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_567 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_655 = stg5.stg5_stg5_1_merged1125_655_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_655;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_568_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_568 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[14 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_654 = stg5.stg5_stg5_1_merged1125_654_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_654;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_569_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_569 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_655 = stg5.stg5_stg5_1_merged1125_655_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_655;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_570_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_570 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_655 = stg5.stg5_stg5_1_merged1125_655_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_655;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_571_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_571 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_656 = stg5.stg5_stg5_1_merged1125_656_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_656;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_572_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_572 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[15 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_655 = stg5.stg5_stg5_1_merged1125_655_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_655;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_573_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_573 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_656 = stg5.stg5_stg5_1_merged1125_656_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_656;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_574_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_574 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_656 = stg5.stg5_stg5_1_merged1125_656_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_656;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_575_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_575 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_657 = stg5.stg5_stg5_1_merged1125_657_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_657;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_576_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_576 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[16 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_656 = stg5.stg5_stg5_1_merged1125_656_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_656;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_577_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_577 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_657 = stg5.stg5_stg5_1_merged1125_657_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_657;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_578_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_578 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_657 = stg5.stg5_stg5_1_merged1125_657_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_657;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_579_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_579 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_658 = stg5.stg5_stg5_1_merged1125_658_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_658;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_580_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_580 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[17 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_657 = stg5.stg5_stg5_1_merged1125_657_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_657;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_581_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_581 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_658 = stg5.stg5_stg5_1_merged1125_658_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_658;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_582_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_582 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_658 = stg5.stg5_stg5_1_merged1125_658_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_658;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_583_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_583 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_659 = stg5.stg5_stg5_1_merged1125_659_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_659;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_584_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_584 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[18 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_658 = stg5.stg5_stg5_1_merged1125_658_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_658;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_585_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_585 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_659 = stg5.stg5_stg5_1_merged1125_659_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_659;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_586_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_586 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_659 = stg5.stg5_stg5_1_merged1125_659_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_659;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_587_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_587 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_660 = stg5.stg5_stg5_1_merged1125_660_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_660;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_588_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_588 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[19 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_659 = stg5.stg5_stg5_1_merged1125_659_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_659;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_589_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_589 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_660 = stg5.stg5_stg5_1_merged1125_660_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_660;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_590_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_590 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_660 = stg5.stg5_stg5_1_merged1125_660_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_660;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_591_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_591 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_661 = stg5.stg5_stg5_1_merged1125_661_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_661;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_592_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_592 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[20 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_660 = stg5.stg5_stg5_1_merged1125_660_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_660;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_593_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_593 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_661 = stg5.stg5_stg5_1_merged1125_661_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_661;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_594_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_594 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_661 = stg5.stg5_stg5_1_merged1125_661_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_661;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_595_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_595 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_662 = stg5.stg5_stg5_1_merged1125_662_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_662;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_596_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_596 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[21 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_661 = stg5.stg5_stg5_1_merged1125_661_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_661;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_597_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_597 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_662 = stg5.stg5_stg5_1_merged1125_662_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_662;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_598_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_598 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_662 = stg5.stg5_stg5_1_merged1125_662_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_662;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_599_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_599 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_663 = stg5.stg5_stg5_1_merged1125_663_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_663;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_600_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_600 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[22 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_662 = stg5.stg5_stg5_1_merged1125_662_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_662;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_601_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_601 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_663 = stg5.stg5_stg5_1_merged1125_663_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_663;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_602_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_602 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_663 = stg5.stg5_stg5_1_merged1125_663_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_663;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_603_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_603 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_664 = stg5.stg5_stg5_1_merged1125_664_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_664;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_604_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_604 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[23 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_663 = stg5.stg5_stg5_1_merged1125_663_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_663;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_605_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_605 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_664 = stg5.stg5_stg5_1_merged1125_664_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_664;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_606_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_606 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_664 = stg5.stg5_stg5_1_merged1125_664_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_664;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_607_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_607 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_665 = stg5.stg5_stg5_1_merged1125_665_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_665;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_608_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_608 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[24 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_664 = stg5.stg5_stg5_1_merged1125_664_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_664;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_609_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_609 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_665 = stg5.stg5_stg5_1_merged1125_665_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_665;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_610_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_610 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_665 = stg5.stg5_stg5_1_merged1125_665_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_665;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_611_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_611 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_666 = stg5.stg5_stg5_1_merged1125_666_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_666;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_612_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_612 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[25 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_665 = stg5.stg5_stg5_1_merged1125_665_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_665;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_613_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_613 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_666 = stg5.stg5_stg5_1_merged1125_666_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_666;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_614_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_614 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_666 = stg5.stg5_stg5_1_merged1125_666_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_666;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_615_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_615 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_667 = stg5.stg5_stg5_1_merged1125_667_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_667;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_616_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_616 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[26 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_666 = stg5.stg5_stg5_1_merged1125_666_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_666;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_617_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_617 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_667 = stg5.stg5_stg5_1_merged1125_667_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_667;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_618_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_618 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_667 = stg5.stg5_stg5_1_merged1125_667_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_667;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_619_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_619 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_668 = stg5.stg5_stg5_1_merged1125_668_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_668;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_620_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_620 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[27 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_667 = stg5.stg5_stg5_1_merged1125_667_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_667;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_621_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_621 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_668 = stg5.stg5_stg5_1_merged1125_668_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_668;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_622_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_622 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_668 = stg5.stg5_stg5_1_merged1125_668_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_668;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_623_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_623 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_669 = stg5.stg5_stg5_1_merged1125_669_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_669;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_624_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_624 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[28 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_668 = stg5.stg5_stg5_1_merged1125_668_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_668;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_625_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_625 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_669 = stg5.stg5_stg5_1_merged1125_669_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_669;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_626_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_626 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_669 = stg5.stg5_stg5_1_merged1125_669_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_669;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_627_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_627 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_670 = stg5.stg5_stg5_1_merged1125_670_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_670;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_628_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_628 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[29 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_669 = stg5.stg5_stg5_1_merged1125_669_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_669;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_629_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_629 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_670 = stg5.stg5_stg5_1_merged1125_670_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_670;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_630_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_630 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_670 = stg5.stg5_stg5_1_merged1125_670_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_670;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_631_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_631 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_671 = stg5.stg5_stg5_1_merged1125_671_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_671;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_632_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_632 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[30 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_670 = stg5.stg5_stg5_1_merged1125_670_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_670;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_633_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_633 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_671 = stg5.stg5_stg5_1_merged1125_671_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_671;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_634_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_634 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_671 = stg5.stg5_stg5_1_merged1125_671_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged1125_671;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_635_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_635 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_640 = stg5.stg5_stg5_1_merged1125_640_merged_banks_4.peek_69();
  return value_stg5_stg5_1_merged1125_640;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_636_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_636 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[31 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_671 = stg5.stg5_stg5_1_merged1125_671_merged_banks_4.peek_70();
  return value_stg5_stg5_1_merged1125_671;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_637_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_637 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_640 = stg5.stg5_stg5_1_merged1125_640_merged_banks_4.peek_69();
  return value_stg5_stg5_1_merged1125_640;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_638_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_638 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[32 + 32stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_640 = stg5.stg5_stg5_1_merged1125_640_merged_banks_4.peek_0();
  return value_stg5_stg5_1_merged1125_640;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged1128_639_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged1128_639 read pattern: { stg6_1_merged1128[root = 0, stg6_0, stg6_1] -> stg5[33 + 32stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 67 }
  // Read schedule : { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  // Write schedule: { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
  auto value_stg5_stg5_1_merged1125_641 = stg5.stg5_stg5_1_merged1125_641_merged_banks_4.peek_69();
  return value_stg5_stg5_1_merged1125_641;
  return 0;
}

// # of bundles = 2
// stg5_1_merged1125_write
//	stg5_stg5_1_merged1125_640
//	stg5_stg5_1_merged1125_641
//	stg5_stg5_1_merged1125_642
//	stg5_stg5_1_merged1125_643
//	stg5_stg5_1_merged1125_644
//	stg5_stg5_1_merged1125_645
//	stg5_stg5_1_merged1125_646
//	stg5_stg5_1_merged1125_647
//	stg5_stg5_1_merged1125_648
//	stg5_stg5_1_merged1125_649
//	stg5_stg5_1_merged1125_650
//	stg5_stg5_1_merged1125_651
//	stg5_stg5_1_merged1125_652
//	stg5_stg5_1_merged1125_653
//	stg5_stg5_1_merged1125_654
//	stg5_stg5_1_merged1125_655
//	stg5_stg5_1_merged1125_656
//	stg5_stg5_1_merged1125_657
//	stg5_stg5_1_merged1125_658
//	stg5_stg5_1_merged1125_659
//	stg5_stg5_1_merged1125_660
//	stg5_stg5_1_merged1125_661
//	stg5_stg5_1_merged1125_662
//	stg5_stg5_1_merged1125_663
//	stg5_stg5_1_merged1125_664
//	stg5_stg5_1_merged1125_665
//	stg5_stg5_1_merged1125_666
//	stg5_stg5_1_merged1125_667
//	stg5_stg5_1_merged1125_668
//	stg5_stg5_1_merged1125_669
//	stg5_stg5_1_merged1125_670
//	stg5_stg5_1_merged1125_671
inline void stg5_stg5_1_merged1125_write_bundle_write(hw_uint<512>& stg5_1_merged1125_write, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
	hw_uint<16> stg5_stg5_1_merged1125_640_res = stg5_1_merged1125_write.extract<0, 15>();
	stg5_stg5_1_merged1125_640_write(stg5_stg5_1_merged1125_640_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_641_res = stg5_1_merged1125_write.extract<16, 31>();
	stg5_stg5_1_merged1125_641_write(stg5_stg5_1_merged1125_641_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_642_res = stg5_1_merged1125_write.extract<32, 47>();
	stg5_stg5_1_merged1125_642_write(stg5_stg5_1_merged1125_642_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_643_res = stg5_1_merged1125_write.extract<48, 63>();
	stg5_stg5_1_merged1125_643_write(stg5_stg5_1_merged1125_643_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_644_res = stg5_1_merged1125_write.extract<64, 79>();
	stg5_stg5_1_merged1125_644_write(stg5_stg5_1_merged1125_644_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_645_res = stg5_1_merged1125_write.extract<80, 95>();
	stg5_stg5_1_merged1125_645_write(stg5_stg5_1_merged1125_645_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_646_res = stg5_1_merged1125_write.extract<96, 111>();
	stg5_stg5_1_merged1125_646_write(stg5_stg5_1_merged1125_646_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_647_res = stg5_1_merged1125_write.extract<112, 127>();
	stg5_stg5_1_merged1125_647_write(stg5_stg5_1_merged1125_647_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_648_res = stg5_1_merged1125_write.extract<128, 143>();
	stg5_stg5_1_merged1125_648_write(stg5_stg5_1_merged1125_648_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_649_res = stg5_1_merged1125_write.extract<144, 159>();
	stg5_stg5_1_merged1125_649_write(stg5_stg5_1_merged1125_649_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_650_res = stg5_1_merged1125_write.extract<160, 175>();
	stg5_stg5_1_merged1125_650_write(stg5_stg5_1_merged1125_650_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_651_res = stg5_1_merged1125_write.extract<176, 191>();
	stg5_stg5_1_merged1125_651_write(stg5_stg5_1_merged1125_651_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_652_res = stg5_1_merged1125_write.extract<192, 207>();
	stg5_stg5_1_merged1125_652_write(stg5_stg5_1_merged1125_652_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_653_res = stg5_1_merged1125_write.extract<208, 223>();
	stg5_stg5_1_merged1125_653_write(stg5_stg5_1_merged1125_653_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_654_res = stg5_1_merged1125_write.extract<224, 239>();
	stg5_stg5_1_merged1125_654_write(stg5_stg5_1_merged1125_654_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_655_res = stg5_1_merged1125_write.extract<240, 255>();
	stg5_stg5_1_merged1125_655_write(stg5_stg5_1_merged1125_655_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_656_res = stg5_1_merged1125_write.extract<256, 271>();
	stg5_stg5_1_merged1125_656_write(stg5_stg5_1_merged1125_656_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_657_res = stg5_1_merged1125_write.extract<272, 287>();
	stg5_stg5_1_merged1125_657_write(stg5_stg5_1_merged1125_657_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_658_res = stg5_1_merged1125_write.extract<288, 303>();
	stg5_stg5_1_merged1125_658_write(stg5_stg5_1_merged1125_658_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_659_res = stg5_1_merged1125_write.extract<304, 319>();
	stg5_stg5_1_merged1125_659_write(stg5_stg5_1_merged1125_659_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_660_res = stg5_1_merged1125_write.extract<320, 335>();
	stg5_stg5_1_merged1125_660_write(stg5_stg5_1_merged1125_660_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_661_res = stg5_1_merged1125_write.extract<336, 351>();
	stg5_stg5_1_merged1125_661_write(stg5_stg5_1_merged1125_661_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_662_res = stg5_1_merged1125_write.extract<352, 367>();
	stg5_stg5_1_merged1125_662_write(stg5_stg5_1_merged1125_662_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_663_res = stg5_1_merged1125_write.extract<368, 383>();
	stg5_stg5_1_merged1125_663_write(stg5_stg5_1_merged1125_663_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_664_res = stg5_1_merged1125_write.extract<384, 399>();
	stg5_stg5_1_merged1125_664_write(stg5_stg5_1_merged1125_664_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_665_res = stg5_1_merged1125_write.extract<400, 415>();
	stg5_stg5_1_merged1125_665_write(stg5_stg5_1_merged1125_665_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_666_res = stg5_1_merged1125_write.extract<416, 431>();
	stg5_stg5_1_merged1125_666_write(stg5_stg5_1_merged1125_666_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_667_res = stg5_1_merged1125_write.extract<432, 447>();
	stg5_stg5_1_merged1125_667_write(stg5_stg5_1_merged1125_667_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_668_res = stg5_1_merged1125_write.extract<448, 463>();
	stg5_stg5_1_merged1125_668_write(stg5_stg5_1_merged1125_668_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_669_res = stg5_1_merged1125_write.extract<464, 479>();
	stg5_stg5_1_merged1125_669_write(stg5_stg5_1_merged1125_669_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_670_res = stg5_1_merged1125_write.extract<480, 495>();
	stg5_stg5_1_merged1125_670_write(stg5_stg5_1_merged1125_670_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1125_671_res = stg5_1_merged1125_write.extract<496, 511>();
	stg5_stg5_1_merged1125_671_write(stg5_stg5_1_merged1125_671_res, stg5, root, stg5_0, stg5_1, dynamic_address);
}

// stg6_1_merged1128_read
//	stg5_stg6_1_merged1128_512
//	stg5_stg6_1_merged1128_513
//	stg5_stg6_1_merged1128_514
//	stg5_stg6_1_merged1128_515
//	stg5_stg6_1_merged1128_516
//	stg5_stg6_1_merged1128_517
//	stg5_stg6_1_merged1128_518
//	stg5_stg6_1_merged1128_519
//	stg5_stg6_1_merged1128_520
//	stg5_stg6_1_merged1128_521
//	stg5_stg6_1_merged1128_522
//	stg5_stg6_1_merged1128_523
//	stg5_stg6_1_merged1128_524
//	stg5_stg6_1_merged1128_525
//	stg5_stg6_1_merged1128_526
//	stg5_stg6_1_merged1128_527
//	stg5_stg6_1_merged1128_528
//	stg5_stg6_1_merged1128_529
//	stg5_stg6_1_merged1128_530
//	stg5_stg6_1_merged1128_531
//	stg5_stg6_1_merged1128_532
//	stg5_stg6_1_merged1128_533
//	stg5_stg6_1_merged1128_534
//	stg5_stg6_1_merged1128_535
//	stg5_stg6_1_merged1128_536
//	stg5_stg6_1_merged1128_537
//	stg5_stg6_1_merged1128_538
//	stg5_stg6_1_merged1128_539
//	stg5_stg6_1_merged1128_540
//	stg5_stg6_1_merged1128_541
//	stg5_stg6_1_merged1128_542
//	stg5_stg6_1_merged1128_543
//	stg5_stg6_1_merged1128_544
//	stg5_stg6_1_merged1128_545
//	stg5_stg6_1_merged1128_546
//	stg5_stg6_1_merged1128_547
//	stg5_stg6_1_merged1128_548
//	stg5_stg6_1_merged1128_549
//	stg5_stg6_1_merged1128_550
//	stg5_stg6_1_merged1128_551
//	stg5_stg6_1_merged1128_552
//	stg5_stg6_1_merged1128_553
//	stg5_stg6_1_merged1128_554
//	stg5_stg6_1_merged1128_555
//	stg5_stg6_1_merged1128_556
//	stg5_stg6_1_merged1128_557
//	stg5_stg6_1_merged1128_558
//	stg5_stg6_1_merged1128_559
//	stg5_stg6_1_merged1128_560
//	stg5_stg6_1_merged1128_561
//	stg5_stg6_1_merged1128_562
//	stg5_stg6_1_merged1128_563
//	stg5_stg6_1_merged1128_564
//	stg5_stg6_1_merged1128_565
//	stg5_stg6_1_merged1128_566
//	stg5_stg6_1_merged1128_567
//	stg5_stg6_1_merged1128_568
//	stg5_stg6_1_merged1128_569
//	stg5_stg6_1_merged1128_570
//	stg5_stg6_1_merged1128_571
//	stg5_stg6_1_merged1128_572
//	stg5_stg6_1_merged1128_573
//	stg5_stg6_1_merged1128_574
//	stg5_stg6_1_merged1128_575
//	stg5_stg6_1_merged1128_576
//	stg5_stg6_1_merged1128_577
//	stg5_stg6_1_merged1128_578
//	stg5_stg6_1_merged1128_579
//	stg5_stg6_1_merged1128_580
//	stg5_stg6_1_merged1128_581
//	stg5_stg6_1_merged1128_582
//	stg5_stg6_1_merged1128_583
//	stg5_stg6_1_merged1128_584
//	stg5_stg6_1_merged1128_585
//	stg5_stg6_1_merged1128_586
//	stg5_stg6_1_merged1128_587
//	stg5_stg6_1_merged1128_588
//	stg5_stg6_1_merged1128_589
//	stg5_stg6_1_merged1128_590
//	stg5_stg6_1_merged1128_591
//	stg5_stg6_1_merged1128_592
//	stg5_stg6_1_merged1128_593
//	stg5_stg6_1_merged1128_594
//	stg5_stg6_1_merged1128_595
//	stg5_stg6_1_merged1128_596
//	stg5_stg6_1_merged1128_597
//	stg5_stg6_1_merged1128_598
//	stg5_stg6_1_merged1128_599
//	stg5_stg6_1_merged1128_600
//	stg5_stg6_1_merged1128_601
//	stg5_stg6_1_merged1128_602
//	stg5_stg6_1_merged1128_603
//	stg5_stg6_1_merged1128_604
//	stg5_stg6_1_merged1128_605
//	stg5_stg6_1_merged1128_606
//	stg5_stg6_1_merged1128_607
//	stg5_stg6_1_merged1128_608
//	stg5_stg6_1_merged1128_609
//	stg5_stg6_1_merged1128_610
//	stg5_stg6_1_merged1128_611
//	stg5_stg6_1_merged1128_612
//	stg5_stg6_1_merged1128_613
//	stg5_stg6_1_merged1128_614
//	stg5_stg6_1_merged1128_615
//	stg5_stg6_1_merged1128_616
//	stg5_stg6_1_merged1128_617
//	stg5_stg6_1_merged1128_618
//	stg5_stg6_1_merged1128_619
//	stg5_stg6_1_merged1128_620
//	stg5_stg6_1_merged1128_621
//	stg5_stg6_1_merged1128_622
//	stg5_stg6_1_merged1128_623
//	stg5_stg6_1_merged1128_624
//	stg5_stg6_1_merged1128_625
//	stg5_stg6_1_merged1128_626
//	stg5_stg6_1_merged1128_627
//	stg5_stg6_1_merged1128_628
//	stg5_stg6_1_merged1128_629
//	stg5_stg6_1_merged1128_630
//	stg5_stg6_1_merged1128_631
//	stg5_stg6_1_merged1128_632
//	stg5_stg6_1_merged1128_633
//	stg5_stg6_1_merged1128_634
//	stg5_stg6_1_merged1128_635
//	stg5_stg6_1_merged1128_636
//	stg5_stg6_1_merged1128_637
//	stg5_stg6_1_merged1128_638
//	stg5_stg6_1_merged1128_639
inline hw_uint<2048> stg5_stg6_1_merged1128_read_bundle_read(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg5_stg6_1_merged1128_512
    // stg5_stg6_1_merged1128_513
    // stg5_stg6_1_merged1128_514
    // stg5_stg6_1_merged1128_515
    // stg5_stg6_1_merged1128_516
    // stg5_stg6_1_merged1128_517
    // stg5_stg6_1_merged1128_518
    // stg5_stg6_1_merged1128_519
    // stg5_stg6_1_merged1128_520
    // stg5_stg6_1_merged1128_521
    // stg5_stg6_1_merged1128_522
    // stg5_stg6_1_merged1128_523
    // stg5_stg6_1_merged1128_524
    // stg5_stg6_1_merged1128_525
    // stg5_stg6_1_merged1128_526
    // stg5_stg6_1_merged1128_527
    // stg5_stg6_1_merged1128_528
    // stg5_stg6_1_merged1128_529
    // stg5_stg6_1_merged1128_530
    // stg5_stg6_1_merged1128_531
    // stg5_stg6_1_merged1128_532
    // stg5_stg6_1_merged1128_533
    // stg5_stg6_1_merged1128_534
    // stg5_stg6_1_merged1128_535
    // stg5_stg6_1_merged1128_536
    // stg5_stg6_1_merged1128_537
    // stg5_stg6_1_merged1128_538
    // stg5_stg6_1_merged1128_539
    // stg5_stg6_1_merged1128_540
    // stg5_stg6_1_merged1128_541
    // stg5_stg6_1_merged1128_542
    // stg5_stg6_1_merged1128_543
    // stg5_stg6_1_merged1128_544
    // stg5_stg6_1_merged1128_545
    // stg5_stg6_1_merged1128_546
    // stg5_stg6_1_merged1128_547
    // stg5_stg6_1_merged1128_548
    // stg5_stg6_1_merged1128_549
    // stg5_stg6_1_merged1128_550
    // stg5_stg6_1_merged1128_551
    // stg5_stg6_1_merged1128_552
    // stg5_stg6_1_merged1128_553
    // stg5_stg6_1_merged1128_554
    // stg5_stg6_1_merged1128_555
    // stg5_stg6_1_merged1128_556
    // stg5_stg6_1_merged1128_557
    // stg5_stg6_1_merged1128_558
    // stg5_stg6_1_merged1128_559
    // stg5_stg6_1_merged1128_560
    // stg5_stg6_1_merged1128_561
    // stg5_stg6_1_merged1128_562
    // stg5_stg6_1_merged1128_563
    // stg5_stg6_1_merged1128_564
    // stg5_stg6_1_merged1128_565
    // stg5_stg6_1_merged1128_566
    // stg5_stg6_1_merged1128_567
    // stg5_stg6_1_merged1128_568
    // stg5_stg6_1_merged1128_569
    // stg5_stg6_1_merged1128_570
    // stg5_stg6_1_merged1128_571
    // stg5_stg6_1_merged1128_572
    // stg5_stg6_1_merged1128_573
    // stg5_stg6_1_merged1128_574
    // stg5_stg6_1_merged1128_575
    // stg5_stg6_1_merged1128_576
    // stg5_stg6_1_merged1128_577
    // stg5_stg6_1_merged1128_578
    // stg5_stg6_1_merged1128_579
    // stg5_stg6_1_merged1128_580
    // stg5_stg6_1_merged1128_581
    // stg5_stg6_1_merged1128_582
    // stg5_stg6_1_merged1128_583
    // stg5_stg6_1_merged1128_584
    // stg5_stg6_1_merged1128_585
    // stg5_stg6_1_merged1128_586
    // stg5_stg6_1_merged1128_587
    // stg5_stg6_1_merged1128_588
    // stg5_stg6_1_merged1128_589
    // stg5_stg6_1_merged1128_590
    // stg5_stg6_1_merged1128_591
    // stg5_stg6_1_merged1128_592
    // stg5_stg6_1_merged1128_593
    // stg5_stg6_1_merged1128_594
    // stg5_stg6_1_merged1128_595
    // stg5_stg6_1_merged1128_596
    // stg5_stg6_1_merged1128_597
    // stg5_stg6_1_merged1128_598
    // stg5_stg6_1_merged1128_599
    // stg5_stg6_1_merged1128_600
    // stg5_stg6_1_merged1128_601
    // stg5_stg6_1_merged1128_602
    // stg5_stg6_1_merged1128_603
    // stg5_stg6_1_merged1128_604
    // stg5_stg6_1_merged1128_605
    // stg5_stg6_1_merged1128_606
    // stg5_stg6_1_merged1128_607
    // stg5_stg6_1_merged1128_608
    // stg5_stg6_1_merged1128_609
    // stg5_stg6_1_merged1128_610
    // stg5_stg6_1_merged1128_611
    // stg5_stg6_1_merged1128_612
    // stg5_stg6_1_merged1128_613
    // stg5_stg6_1_merged1128_614
    // stg5_stg6_1_merged1128_615
    // stg5_stg6_1_merged1128_616
    // stg5_stg6_1_merged1128_617
    // stg5_stg6_1_merged1128_618
    // stg5_stg6_1_merged1128_619
    // stg5_stg6_1_merged1128_620
    // stg5_stg6_1_merged1128_621
    // stg5_stg6_1_merged1128_622
    // stg5_stg6_1_merged1128_623
    // stg5_stg6_1_merged1128_624
    // stg5_stg6_1_merged1128_625
    // stg5_stg6_1_merged1128_626
    // stg5_stg6_1_merged1128_627
    // stg5_stg6_1_merged1128_628
    // stg5_stg6_1_merged1128_629
    // stg5_stg6_1_merged1128_630
    // stg5_stg6_1_merged1128_631
    // stg5_stg6_1_merged1128_632
    // stg5_stg6_1_merged1128_633
    // stg5_stg6_1_merged1128_634
    // stg5_stg6_1_merged1128_635
    // stg5_stg6_1_merged1128_636
    // stg5_stg6_1_merged1128_637
    // stg5_stg6_1_merged1128_638
    // stg5_stg6_1_merged1128_639

	hw_uint<2048> result;
	hw_uint<16> stg5_stg6_1_merged1128_512_res = stg5_stg6_1_merged1128_512_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<0, 2048>(result, stg5_stg6_1_merged1128_512_res);
	hw_uint<16> stg5_stg6_1_merged1128_513_res = stg5_stg6_1_merged1128_513_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<16, 2048>(result, stg5_stg6_1_merged1128_513_res);
	hw_uint<16> stg5_stg6_1_merged1128_514_res = stg5_stg6_1_merged1128_514_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<32, 2048>(result, stg5_stg6_1_merged1128_514_res);
	hw_uint<16> stg5_stg6_1_merged1128_515_res = stg5_stg6_1_merged1128_515_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<48, 2048>(result, stg5_stg6_1_merged1128_515_res);
	hw_uint<16> stg5_stg6_1_merged1128_516_res = stg5_stg6_1_merged1128_516_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<64, 2048>(result, stg5_stg6_1_merged1128_516_res);
	hw_uint<16> stg5_stg6_1_merged1128_517_res = stg5_stg6_1_merged1128_517_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<80, 2048>(result, stg5_stg6_1_merged1128_517_res);
	hw_uint<16> stg5_stg6_1_merged1128_518_res = stg5_stg6_1_merged1128_518_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<96, 2048>(result, stg5_stg6_1_merged1128_518_res);
	hw_uint<16> stg5_stg6_1_merged1128_519_res = stg5_stg6_1_merged1128_519_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<112, 2048>(result, stg5_stg6_1_merged1128_519_res);
	hw_uint<16> stg5_stg6_1_merged1128_520_res = stg5_stg6_1_merged1128_520_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<128, 2048>(result, stg5_stg6_1_merged1128_520_res);
	hw_uint<16> stg5_stg6_1_merged1128_521_res = stg5_stg6_1_merged1128_521_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<144, 2048>(result, stg5_stg6_1_merged1128_521_res);
	hw_uint<16> stg5_stg6_1_merged1128_522_res = stg5_stg6_1_merged1128_522_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<160, 2048>(result, stg5_stg6_1_merged1128_522_res);
	hw_uint<16> stg5_stg6_1_merged1128_523_res = stg5_stg6_1_merged1128_523_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<176, 2048>(result, stg5_stg6_1_merged1128_523_res);
	hw_uint<16> stg5_stg6_1_merged1128_524_res = stg5_stg6_1_merged1128_524_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<192, 2048>(result, stg5_stg6_1_merged1128_524_res);
	hw_uint<16> stg5_stg6_1_merged1128_525_res = stg5_stg6_1_merged1128_525_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<208, 2048>(result, stg5_stg6_1_merged1128_525_res);
	hw_uint<16> stg5_stg6_1_merged1128_526_res = stg5_stg6_1_merged1128_526_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<224, 2048>(result, stg5_stg6_1_merged1128_526_res);
	hw_uint<16> stg5_stg6_1_merged1128_527_res = stg5_stg6_1_merged1128_527_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<240, 2048>(result, stg5_stg6_1_merged1128_527_res);
	hw_uint<16> stg5_stg6_1_merged1128_528_res = stg5_stg6_1_merged1128_528_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<256, 2048>(result, stg5_stg6_1_merged1128_528_res);
	hw_uint<16> stg5_stg6_1_merged1128_529_res = stg5_stg6_1_merged1128_529_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<272, 2048>(result, stg5_stg6_1_merged1128_529_res);
	hw_uint<16> stg5_stg6_1_merged1128_530_res = stg5_stg6_1_merged1128_530_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<288, 2048>(result, stg5_stg6_1_merged1128_530_res);
	hw_uint<16> stg5_stg6_1_merged1128_531_res = stg5_stg6_1_merged1128_531_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<304, 2048>(result, stg5_stg6_1_merged1128_531_res);
	hw_uint<16> stg5_stg6_1_merged1128_532_res = stg5_stg6_1_merged1128_532_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<320, 2048>(result, stg5_stg6_1_merged1128_532_res);
	hw_uint<16> stg5_stg6_1_merged1128_533_res = stg5_stg6_1_merged1128_533_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<336, 2048>(result, stg5_stg6_1_merged1128_533_res);
	hw_uint<16> stg5_stg6_1_merged1128_534_res = stg5_stg6_1_merged1128_534_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<352, 2048>(result, stg5_stg6_1_merged1128_534_res);
	hw_uint<16> stg5_stg6_1_merged1128_535_res = stg5_stg6_1_merged1128_535_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<368, 2048>(result, stg5_stg6_1_merged1128_535_res);
	hw_uint<16> stg5_stg6_1_merged1128_536_res = stg5_stg6_1_merged1128_536_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<384, 2048>(result, stg5_stg6_1_merged1128_536_res);
	hw_uint<16> stg5_stg6_1_merged1128_537_res = stg5_stg6_1_merged1128_537_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<400, 2048>(result, stg5_stg6_1_merged1128_537_res);
	hw_uint<16> stg5_stg6_1_merged1128_538_res = stg5_stg6_1_merged1128_538_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<416, 2048>(result, stg5_stg6_1_merged1128_538_res);
	hw_uint<16> stg5_stg6_1_merged1128_539_res = stg5_stg6_1_merged1128_539_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<432, 2048>(result, stg5_stg6_1_merged1128_539_res);
	hw_uint<16> stg5_stg6_1_merged1128_540_res = stg5_stg6_1_merged1128_540_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<448, 2048>(result, stg5_stg6_1_merged1128_540_res);
	hw_uint<16> stg5_stg6_1_merged1128_541_res = stg5_stg6_1_merged1128_541_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<464, 2048>(result, stg5_stg6_1_merged1128_541_res);
	hw_uint<16> stg5_stg6_1_merged1128_542_res = stg5_stg6_1_merged1128_542_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<480, 2048>(result, stg5_stg6_1_merged1128_542_res);
	hw_uint<16> stg5_stg6_1_merged1128_543_res = stg5_stg6_1_merged1128_543_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<496, 2048>(result, stg5_stg6_1_merged1128_543_res);
	hw_uint<16> stg5_stg6_1_merged1128_544_res = stg5_stg6_1_merged1128_544_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<512, 2048>(result, stg5_stg6_1_merged1128_544_res);
	hw_uint<16> stg5_stg6_1_merged1128_545_res = stg5_stg6_1_merged1128_545_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<528, 2048>(result, stg5_stg6_1_merged1128_545_res);
	hw_uint<16> stg5_stg6_1_merged1128_546_res = stg5_stg6_1_merged1128_546_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<544, 2048>(result, stg5_stg6_1_merged1128_546_res);
	hw_uint<16> stg5_stg6_1_merged1128_547_res = stg5_stg6_1_merged1128_547_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<560, 2048>(result, stg5_stg6_1_merged1128_547_res);
	hw_uint<16> stg5_stg6_1_merged1128_548_res = stg5_stg6_1_merged1128_548_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<576, 2048>(result, stg5_stg6_1_merged1128_548_res);
	hw_uint<16> stg5_stg6_1_merged1128_549_res = stg5_stg6_1_merged1128_549_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<592, 2048>(result, stg5_stg6_1_merged1128_549_res);
	hw_uint<16> stg5_stg6_1_merged1128_550_res = stg5_stg6_1_merged1128_550_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<608, 2048>(result, stg5_stg6_1_merged1128_550_res);
	hw_uint<16> stg5_stg6_1_merged1128_551_res = stg5_stg6_1_merged1128_551_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<624, 2048>(result, stg5_stg6_1_merged1128_551_res);
	hw_uint<16> stg5_stg6_1_merged1128_552_res = stg5_stg6_1_merged1128_552_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<640, 2048>(result, stg5_stg6_1_merged1128_552_res);
	hw_uint<16> stg5_stg6_1_merged1128_553_res = stg5_stg6_1_merged1128_553_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<656, 2048>(result, stg5_stg6_1_merged1128_553_res);
	hw_uint<16> stg5_stg6_1_merged1128_554_res = stg5_stg6_1_merged1128_554_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<672, 2048>(result, stg5_stg6_1_merged1128_554_res);
	hw_uint<16> stg5_stg6_1_merged1128_555_res = stg5_stg6_1_merged1128_555_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<688, 2048>(result, stg5_stg6_1_merged1128_555_res);
	hw_uint<16> stg5_stg6_1_merged1128_556_res = stg5_stg6_1_merged1128_556_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<704, 2048>(result, stg5_stg6_1_merged1128_556_res);
	hw_uint<16> stg5_stg6_1_merged1128_557_res = stg5_stg6_1_merged1128_557_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<720, 2048>(result, stg5_stg6_1_merged1128_557_res);
	hw_uint<16> stg5_stg6_1_merged1128_558_res = stg5_stg6_1_merged1128_558_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<736, 2048>(result, stg5_stg6_1_merged1128_558_res);
	hw_uint<16> stg5_stg6_1_merged1128_559_res = stg5_stg6_1_merged1128_559_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<752, 2048>(result, stg5_stg6_1_merged1128_559_res);
	hw_uint<16> stg5_stg6_1_merged1128_560_res = stg5_stg6_1_merged1128_560_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<768, 2048>(result, stg5_stg6_1_merged1128_560_res);
	hw_uint<16> stg5_stg6_1_merged1128_561_res = stg5_stg6_1_merged1128_561_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<784, 2048>(result, stg5_stg6_1_merged1128_561_res);
	hw_uint<16> stg5_stg6_1_merged1128_562_res = stg5_stg6_1_merged1128_562_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<800, 2048>(result, stg5_stg6_1_merged1128_562_res);
	hw_uint<16> stg5_stg6_1_merged1128_563_res = stg5_stg6_1_merged1128_563_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<816, 2048>(result, stg5_stg6_1_merged1128_563_res);
	hw_uint<16> stg5_stg6_1_merged1128_564_res = stg5_stg6_1_merged1128_564_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<832, 2048>(result, stg5_stg6_1_merged1128_564_res);
	hw_uint<16> stg5_stg6_1_merged1128_565_res = stg5_stg6_1_merged1128_565_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<848, 2048>(result, stg5_stg6_1_merged1128_565_res);
	hw_uint<16> stg5_stg6_1_merged1128_566_res = stg5_stg6_1_merged1128_566_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<864, 2048>(result, stg5_stg6_1_merged1128_566_res);
	hw_uint<16> stg5_stg6_1_merged1128_567_res = stg5_stg6_1_merged1128_567_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<880, 2048>(result, stg5_stg6_1_merged1128_567_res);
	hw_uint<16> stg5_stg6_1_merged1128_568_res = stg5_stg6_1_merged1128_568_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<896, 2048>(result, stg5_stg6_1_merged1128_568_res);
	hw_uint<16> stg5_stg6_1_merged1128_569_res = stg5_stg6_1_merged1128_569_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<912, 2048>(result, stg5_stg6_1_merged1128_569_res);
	hw_uint<16> stg5_stg6_1_merged1128_570_res = stg5_stg6_1_merged1128_570_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<928, 2048>(result, stg5_stg6_1_merged1128_570_res);
	hw_uint<16> stg5_stg6_1_merged1128_571_res = stg5_stg6_1_merged1128_571_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<944, 2048>(result, stg5_stg6_1_merged1128_571_res);
	hw_uint<16> stg5_stg6_1_merged1128_572_res = stg5_stg6_1_merged1128_572_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<960, 2048>(result, stg5_stg6_1_merged1128_572_res);
	hw_uint<16> stg5_stg6_1_merged1128_573_res = stg5_stg6_1_merged1128_573_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<976, 2048>(result, stg5_stg6_1_merged1128_573_res);
	hw_uint<16> stg5_stg6_1_merged1128_574_res = stg5_stg6_1_merged1128_574_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<992, 2048>(result, stg5_stg6_1_merged1128_574_res);
	hw_uint<16> stg5_stg6_1_merged1128_575_res = stg5_stg6_1_merged1128_575_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1008, 2048>(result, stg5_stg6_1_merged1128_575_res);
	hw_uint<16> stg5_stg6_1_merged1128_576_res = stg5_stg6_1_merged1128_576_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1024, 2048>(result, stg5_stg6_1_merged1128_576_res);
	hw_uint<16> stg5_stg6_1_merged1128_577_res = stg5_stg6_1_merged1128_577_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1040, 2048>(result, stg5_stg6_1_merged1128_577_res);
	hw_uint<16> stg5_stg6_1_merged1128_578_res = stg5_stg6_1_merged1128_578_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1056, 2048>(result, stg5_stg6_1_merged1128_578_res);
	hw_uint<16> stg5_stg6_1_merged1128_579_res = stg5_stg6_1_merged1128_579_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1072, 2048>(result, stg5_stg6_1_merged1128_579_res);
	hw_uint<16> stg5_stg6_1_merged1128_580_res = stg5_stg6_1_merged1128_580_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1088, 2048>(result, stg5_stg6_1_merged1128_580_res);
	hw_uint<16> stg5_stg6_1_merged1128_581_res = stg5_stg6_1_merged1128_581_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1104, 2048>(result, stg5_stg6_1_merged1128_581_res);
	hw_uint<16> stg5_stg6_1_merged1128_582_res = stg5_stg6_1_merged1128_582_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1120, 2048>(result, stg5_stg6_1_merged1128_582_res);
	hw_uint<16> stg5_stg6_1_merged1128_583_res = stg5_stg6_1_merged1128_583_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1136, 2048>(result, stg5_stg6_1_merged1128_583_res);
	hw_uint<16> stg5_stg6_1_merged1128_584_res = stg5_stg6_1_merged1128_584_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1152, 2048>(result, stg5_stg6_1_merged1128_584_res);
	hw_uint<16> stg5_stg6_1_merged1128_585_res = stg5_stg6_1_merged1128_585_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1168, 2048>(result, stg5_stg6_1_merged1128_585_res);
	hw_uint<16> stg5_stg6_1_merged1128_586_res = stg5_stg6_1_merged1128_586_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1184, 2048>(result, stg5_stg6_1_merged1128_586_res);
	hw_uint<16> stg5_stg6_1_merged1128_587_res = stg5_stg6_1_merged1128_587_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1200, 2048>(result, stg5_stg6_1_merged1128_587_res);
	hw_uint<16> stg5_stg6_1_merged1128_588_res = stg5_stg6_1_merged1128_588_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1216, 2048>(result, stg5_stg6_1_merged1128_588_res);
	hw_uint<16> stg5_stg6_1_merged1128_589_res = stg5_stg6_1_merged1128_589_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1232, 2048>(result, stg5_stg6_1_merged1128_589_res);
	hw_uint<16> stg5_stg6_1_merged1128_590_res = stg5_stg6_1_merged1128_590_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1248, 2048>(result, stg5_stg6_1_merged1128_590_res);
	hw_uint<16> stg5_stg6_1_merged1128_591_res = stg5_stg6_1_merged1128_591_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1264, 2048>(result, stg5_stg6_1_merged1128_591_res);
	hw_uint<16> stg5_stg6_1_merged1128_592_res = stg5_stg6_1_merged1128_592_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1280, 2048>(result, stg5_stg6_1_merged1128_592_res);
	hw_uint<16> stg5_stg6_1_merged1128_593_res = stg5_stg6_1_merged1128_593_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1296, 2048>(result, stg5_stg6_1_merged1128_593_res);
	hw_uint<16> stg5_stg6_1_merged1128_594_res = stg5_stg6_1_merged1128_594_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1312, 2048>(result, stg5_stg6_1_merged1128_594_res);
	hw_uint<16> stg5_stg6_1_merged1128_595_res = stg5_stg6_1_merged1128_595_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1328, 2048>(result, stg5_stg6_1_merged1128_595_res);
	hw_uint<16> stg5_stg6_1_merged1128_596_res = stg5_stg6_1_merged1128_596_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1344, 2048>(result, stg5_stg6_1_merged1128_596_res);
	hw_uint<16> stg5_stg6_1_merged1128_597_res = stg5_stg6_1_merged1128_597_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1360, 2048>(result, stg5_stg6_1_merged1128_597_res);
	hw_uint<16> stg5_stg6_1_merged1128_598_res = stg5_stg6_1_merged1128_598_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1376, 2048>(result, stg5_stg6_1_merged1128_598_res);
	hw_uint<16> stg5_stg6_1_merged1128_599_res = stg5_stg6_1_merged1128_599_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1392, 2048>(result, stg5_stg6_1_merged1128_599_res);
	hw_uint<16> stg5_stg6_1_merged1128_600_res = stg5_stg6_1_merged1128_600_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1408, 2048>(result, stg5_stg6_1_merged1128_600_res);
	hw_uint<16> stg5_stg6_1_merged1128_601_res = stg5_stg6_1_merged1128_601_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1424, 2048>(result, stg5_stg6_1_merged1128_601_res);
	hw_uint<16> stg5_stg6_1_merged1128_602_res = stg5_stg6_1_merged1128_602_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1440, 2048>(result, stg5_stg6_1_merged1128_602_res);
	hw_uint<16> stg5_stg6_1_merged1128_603_res = stg5_stg6_1_merged1128_603_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1456, 2048>(result, stg5_stg6_1_merged1128_603_res);
	hw_uint<16> stg5_stg6_1_merged1128_604_res = stg5_stg6_1_merged1128_604_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1472, 2048>(result, stg5_stg6_1_merged1128_604_res);
	hw_uint<16> stg5_stg6_1_merged1128_605_res = stg5_stg6_1_merged1128_605_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1488, 2048>(result, stg5_stg6_1_merged1128_605_res);
	hw_uint<16> stg5_stg6_1_merged1128_606_res = stg5_stg6_1_merged1128_606_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1504, 2048>(result, stg5_stg6_1_merged1128_606_res);
	hw_uint<16> stg5_stg6_1_merged1128_607_res = stg5_stg6_1_merged1128_607_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1520, 2048>(result, stg5_stg6_1_merged1128_607_res);
	hw_uint<16> stg5_stg6_1_merged1128_608_res = stg5_stg6_1_merged1128_608_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1536, 2048>(result, stg5_stg6_1_merged1128_608_res);
	hw_uint<16> stg5_stg6_1_merged1128_609_res = stg5_stg6_1_merged1128_609_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1552, 2048>(result, stg5_stg6_1_merged1128_609_res);
	hw_uint<16> stg5_stg6_1_merged1128_610_res = stg5_stg6_1_merged1128_610_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1568, 2048>(result, stg5_stg6_1_merged1128_610_res);
	hw_uint<16> stg5_stg6_1_merged1128_611_res = stg5_stg6_1_merged1128_611_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1584, 2048>(result, stg5_stg6_1_merged1128_611_res);
	hw_uint<16> stg5_stg6_1_merged1128_612_res = stg5_stg6_1_merged1128_612_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1600, 2048>(result, stg5_stg6_1_merged1128_612_res);
	hw_uint<16> stg5_stg6_1_merged1128_613_res = stg5_stg6_1_merged1128_613_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1616, 2048>(result, stg5_stg6_1_merged1128_613_res);
	hw_uint<16> stg5_stg6_1_merged1128_614_res = stg5_stg6_1_merged1128_614_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1632, 2048>(result, stg5_stg6_1_merged1128_614_res);
	hw_uint<16> stg5_stg6_1_merged1128_615_res = stg5_stg6_1_merged1128_615_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1648, 2048>(result, stg5_stg6_1_merged1128_615_res);
	hw_uint<16> stg5_stg6_1_merged1128_616_res = stg5_stg6_1_merged1128_616_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1664, 2048>(result, stg5_stg6_1_merged1128_616_res);
	hw_uint<16> stg5_stg6_1_merged1128_617_res = stg5_stg6_1_merged1128_617_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1680, 2048>(result, stg5_stg6_1_merged1128_617_res);
	hw_uint<16> stg5_stg6_1_merged1128_618_res = stg5_stg6_1_merged1128_618_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1696, 2048>(result, stg5_stg6_1_merged1128_618_res);
	hw_uint<16> stg5_stg6_1_merged1128_619_res = stg5_stg6_1_merged1128_619_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1712, 2048>(result, stg5_stg6_1_merged1128_619_res);
	hw_uint<16> stg5_stg6_1_merged1128_620_res = stg5_stg6_1_merged1128_620_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1728, 2048>(result, stg5_stg6_1_merged1128_620_res);
	hw_uint<16> stg5_stg6_1_merged1128_621_res = stg5_stg6_1_merged1128_621_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1744, 2048>(result, stg5_stg6_1_merged1128_621_res);
	hw_uint<16> stg5_stg6_1_merged1128_622_res = stg5_stg6_1_merged1128_622_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1760, 2048>(result, stg5_stg6_1_merged1128_622_res);
	hw_uint<16> stg5_stg6_1_merged1128_623_res = stg5_stg6_1_merged1128_623_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1776, 2048>(result, stg5_stg6_1_merged1128_623_res);
	hw_uint<16> stg5_stg6_1_merged1128_624_res = stg5_stg6_1_merged1128_624_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1792, 2048>(result, stg5_stg6_1_merged1128_624_res);
	hw_uint<16> stg5_stg6_1_merged1128_625_res = stg5_stg6_1_merged1128_625_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1808, 2048>(result, stg5_stg6_1_merged1128_625_res);
	hw_uint<16> stg5_stg6_1_merged1128_626_res = stg5_stg6_1_merged1128_626_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1824, 2048>(result, stg5_stg6_1_merged1128_626_res);
	hw_uint<16> stg5_stg6_1_merged1128_627_res = stg5_stg6_1_merged1128_627_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1840, 2048>(result, stg5_stg6_1_merged1128_627_res);
	hw_uint<16> stg5_stg6_1_merged1128_628_res = stg5_stg6_1_merged1128_628_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1856, 2048>(result, stg5_stg6_1_merged1128_628_res);
	hw_uint<16> stg5_stg6_1_merged1128_629_res = stg5_stg6_1_merged1128_629_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1872, 2048>(result, stg5_stg6_1_merged1128_629_res);
	hw_uint<16> stg5_stg6_1_merged1128_630_res = stg5_stg6_1_merged1128_630_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1888, 2048>(result, stg5_stg6_1_merged1128_630_res);
	hw_uint<16> stg5_stg6_1_merged1128_631_res = stg5_stg6_1_merged1128_631_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1904, 2048>(result, stg5_stg6_1_merged1128_631_res);
	hw_uint<16> stg5_stg6_1_merged1128_632_res = stg5_stg6_1_merged1128_632_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1920, 2048>(result, stg5_stg6_1_merged1128_632_res);
	hw_uint<16> stg5_stg6_1_merged1128_633_res = stg5_stg6_1_merged1128_633_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1936, 2048>(result, stg5_stg6_1_merged1128_633_res);
	hw_uint<16> stg5_stg6_1_merged1128_634_res = stg5_stg6_1_merged1128_634_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1952, 2048>(result, stg5_stg6_1_merged1128_634_res);
	hw_uint<16> stg5_stg6_1_merged1128_635_res = stg5_stg6_1_merged1128_635_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1968, 2048>(result, stg5_stg6_1_merged1128_635_res);
	hw_uint<16> stg5_stg6_1_merged1128_636_res = stg5_stg6_1_merged1128_636_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1984, 2048>(result, stg5_stg6_1_merged1128_636_res);
	hw_uint<16> stg5_stg6_1_merged1128_637_res = stg5_stg6_1_merged1128_637_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<2000, 2048>(result, stg5_stg6_1_merged1128_637_res);
	hw_uint<16> stg5_stg6_1_merged1128_638_res = stg5_stg6_1_merged1128_638_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<2016, 2048>(result, stg5_stg6_1_merged1128_638_res);
	hw_uint<16> stg5_stg6_1_merged1128_639_res = stg5_stg6_1_merged1128_639_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<2032, 2048>(result, stg5_stg6_1_merged1128_639_res);
	return result;
}

struct stg6_stg6_1_merged1128_480_merged_banks_4_cache {
	// RAM Box: {[0, 2144], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 68, 69
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_481_merged_banks_4_cache {
	// RAM Box: {[1, 2145], [0, 1086]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 68, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}

	inline hw_uint<16> peek_69() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_482_merged_banks_4_cache {
	// RAM Box: {[2, 2114], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_483_merged_banks_4_cache {
	// RAM Box: {[3, 2115], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_484_merged_banks_4_cache {
	// RAM Box: {[4, 2116], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_485_merged_banks_4_cache {
	// RAM Box: {[5, 2117], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_486_merged_banks_4_cache {
	// RAM Box: {[6, 2118], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_487_merged_banks_4_cache {
	// RAM Box: {[7, 2119], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_488_merged_banks_4_cache {
	// RAM Box: {[8, 2120], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_489_merged_banks_4_cache {
	// RAM Box: {[9, 2121], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_490_merged_banks_4_cache {
	// RAM Box: {[10, 2122], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_491_merged_banks_4_cache {
	// RAM Box: {[11, 2123], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_492_merged_banks_4_cache {
	// RAM Box: {[12, 2124], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_493_merged_banks_4_cache {
	// RAM Box: {[13, 2125], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_494_merged_banks_4_cache {
	// RAM Box: {[14, 2126], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_495_merged_banks_4_cache {
	// RAM Box: {[15, 2127], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_496_merged_banks_4_cache {
	// RAM Box: {[16, 2128], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_497_merged_banks_4_cache {
	// RAM Box: {[17, 2129], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_498_merged_banks_4_cache {
	// RAM Box: {[18, 2130], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_499_merged_banks_4_cache {
	// RAM Box: {[19, 2131], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_500_merged_banks_4_cache {
	// RAM Box: {[20, 2132], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_501_merged_banks_4_cache {
	// RAM Box: {[21, 2133], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_502_merged_banks_4_cache {
	// RAM Box: {[22, 2134], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_503_merged_banks_4_cache {
	// RAM Box: {[23, 2135], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_504_merged_banks_4_cache {
	// RAM Box: {[24, 2136], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_505_merged_banks_4_cache {
	// RAM Box: {[25, 2137], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_506_merged_banks_4_cache {
	// RAM Box: {[26, 2138], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_507_merged_banks_4_cache {
	// RAM Box: {[27, 2139], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_508_merged_banks_4_cache {
	// RAM Box: {[28, 2140], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_509_merged_banks_4_cache {
	// RAM Box: {[29, 2141], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_510_merged_banks_4_cache {
	// RAM Box: {[30, 2142], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged1128_511_merged_banks_4_cache {
	// RAM Box: {[31, 2143], [0, 1087]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_cache {
  // Reader addrs...
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[1 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[1 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[1 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
    // { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[33 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // # of banks: 32
  stg6_stg6_1_merged1128_480_merged_banks_4_cache stg6_stg6_1_merged1128_480_merged_banks_4;
  stg6_stg6_1_merged1128_481_merged_banks_4_cache stg6_stg6_1_merged1128_481_merged_banks_4;
  stg6_stg6_1_merged1128_482_merged_banks_4_cache stg6_stg6_1_merged1128_482_merged_banks_4;
  stg6_stg6_1_merged1128_483_merged_banks_4_cache stg6_stg6_1_merged1128_483_merged_banks_4;
  stg6_stg6_1_merged1128_484_merged_banks_4_cache stg6_stg6_1_merged1128_484_merged_banks_4;
  stg6_stg6_1_merged1128_485_merged_banks_4_cache stg6_stg6_1_merged1128_485_merged_banks_4;
  stg6_stg6_1_merged1128_486_merged_banks_4_cache stg6_stg6_1_merged1128_486_merged_banks_4;
  stg6_stg6_1_merged1128_487_merged_banks_4_cache stg6_stg6_1_merged1128_487_merged_banks_4;
  stg6_stg6_1_merged1128_488_merged_banks_4_cache stg6_stg6_1_merged1128_488_merged_banks_4;
  stg6_stg6_1_merged1128_489_merged_banks_4_cache stg6_stg6_1_merged1128_489_merged_banks_4;
  stg6_stg6_1_merged1128_490_merged_banks_4_cache stg6_stg6_1_merged1128_490_merged_banks_4;
  stg6_stg6_1_merged1128_491_merged_banks_4_cache stg6_stg6_1_merged1128_491_merged_banks_4;
  stg6_stg6_1_merged1128_492_merged_banks_4_cache stg6_stg6_1_merged1128_492_merged_banks_4;
  stg6_stg6_1_merged1128_493_merged_banks_4_cache stg6_stg6_1_merged1128_493_merged_banks_4;
  stg6_stg6_1_merged1128_494_merged_banks_4_cache stg6_stg6_1_merged1128_494_merged_banks_4;
  stg6_stg6_1_merged1128_495_merged_banks_4_cache stg6_stg6_1_merged1128_495_merged_banks_4;
  stg6_stg6_1_merged1128_496_merged_banks_4_cache stg6_stg6_1_merged1128_496_merged_banks_4;
  stg6_stg6_1_merged1128_497_merged_banks_4_cache stg6_stg6_1_merged1128_497_merged_banks_4;
  stg6_stg6_1_merged1128_498_merged_banks_4_cache stg6_stg6_1_merged1128_498_merged_banks_4;
  stg6_stg6_1_merged1128_499_merged_banks_4_cache stg6_stg6_1_merged1128_499_merged_banks_4;
  stg6_stg6_1_merged1128_500_merged_banks_4_cache stg6_stg6_1_merged1128_500_merged_banks_4;
  stg6_stg6_1_merged1128_501_merged_banks_4_cache stg6_stg6_1_merged1128_501_merged_banks_4;
  stg6_stg6_1_merged1128_502_merged_banks_4_cache stg6_stg6_1_merged1128_502_merged_banks_4;
  stg6_stg6_1_merged1128_503_merged_banks_4_cache stg6_stg6_1_merged1128_503_merged_banks_4;
  stg6_stg6_1_merged1128_504_merged_banks_4_cache stg6_stg6_1_merged1128_504_merged_banks_4;
  stg6_stg6_1_merged1128_505_merged_banks_4_cache stg6_stg6_1_merged1128_505_merged_banks_4;
  stg6_stg6_1_merged1128_506_merged_banks_4_cache stg6_stg6_1_merged1128_506_merged_banks_4;
  stg6_stg6_1_merged1128_507_merged_banks_4_cache stg6_stg6_1_merged1128_507_merged_banks_4;
  stg6_stg6_1_merged1128_508_merged_banks_4_cache stg6_stg6_1_merged1128_508_merged_banks_4;
  stg6_stg6_1_merged1128_509_merged_banks_4_cache stg6_stg6_1_merged1128_509_merged_banks_4;
  stg6_stg6_1_merged1128_510_merged_banks_4_cache stg6_stg6_1_merged1128_510_merged_banks_4;
  stg6_stg6_1_merged1128_511_merged_banks_4_cache stg6_stg6_1_merged1128_511_merged_banks_4;
};



inline void stg6_stg6_1_merged1128_480_write(hw_uint<16>& stg6_stg6_1_merged1128_480, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_480_merged_banks_4.push(stg6_stg6_1_merged1128_480);
}

inline void stg6_stg6_1_merged1128_481_write(hw_uint<16>& stg6_stg6_1_merged1128_481, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_481_merged_banks_4.push(stg6_stg6_1_merged1128_481);
}

inline void stg6_stg6_1_merged1128_482_write(hw_uint<16>& stg6_stg6_1_merged1128_482, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_482_merged_banks_4.push(stg6_stg6_1_merged1128_482);
}

inline void stg6_stg6_1_merged1128_483_write(hw_uint<16>& stg6_stg6_1_merged1128_483, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_483_merged_banks_4.push(stg6_stg6_1_merged1128_483);
}

inline void stg6_stg6_1_merged1128_484_write(hw_uint<16>& stg6_stg6_1_merged1128_484, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_484_merged_banks_4.push(stg6_stg6_1_merged1128_484);
}

inline void stg6_stg6_1_merged1128_485_write(hw_uint<16>& stg6_stg6_1_merged1128_485, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_485_merged_banks_4.push(stg6_stg6_1_merged1128_485);
}

inline void stg6_stg6_1_merged1128_486_write(hw_uint<16>& stg6_stg6_1_merged1128_486, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_486_merged_banks_4.push(stg6_stg6_1_merged1128_486);
}

inline void stg6_stg6_1_merged1128_487_write(hw_uint<16>& stg6_stg6_1_merged1128_487, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_487_merged_banks_4.push(stg6_stg6_1_merged1128_487);
}

inline void stg6_stg6_1_merged1128_488_write(hw_uint<16>& stg6_stg6_1_merged1128_488, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_488_merged_banks_4.push(stg6_stg6_1_merged1128_488);
}

inline void stg6_stg6_1_merged1128_489_write(hw_uint<16>& stg6_stg6_1_merged1128_489, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_489_merged_banks_4.push(stg6_stg6_1_merged1128_489);
}

inline void stg6_stg6_1_merged1128_490_write(hw_uint<16>& stg6_stg6_1_merged1128_490, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_490_merged_banks_4.push(stg6_stg6_1_merged1128_490);
}

inline void stg6_stg6_1_merged1128_491_write(hw_uint<16>& stg6_stg6_1_merged1128_491, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_491_merged_banks_4.push(stg6_stg6_1_merged1128_491);
}

inline void stg6_stg6_1_merged1128_492_write(hw_uint<16>& stg6_stg6_1_merged1128_492, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_492_merged_banks_4.push(stg6_stg6_1_merged1128_492);
}

inline void stg6_stg6_1_merged1128_493_write(hw_uint<16>& stg6_stg6_1_merged1128_493, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_493_merged_banks_4.push(stg6_stg6_1_merged1128_493);
}

inline void stg6_stg6_1_merged1128_494_write(hw_uint<16>& stg6_stg6_1_merged1128_494, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_494_merged_banks_4.push(stg6_stg6_1_merged1128_494);
}

inline void stg6_stg6_1_merged1128_495_write(hw_uint<16>& stg6_stg6_1_merged1128_495, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_495_merged_banks_4.push(stg6_stg6_1_merged1128_495);
}

inline void stg6_stg6_1_merged1128_496_write(hw_uint<16>& stg6_stg6_1_merged1128_496, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_496_merged_banks_4.push(stg6_stg6_1_merged1128_496);
}

inline void stg6_stg6_1_merged1128_497_write(hw_uint<16>& stg6_stg6_1_merged1128_497, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_497_merged_banks_4.push(stg6_stg6_1_merged1128_497);
}

inline void stg6_stg6_1_merged1128_498_write(hw_uint<16>& stg6_stg6_1_merged1128_498, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_498_merged_banks_4.push(stg6_stg6_1_merged1128_498);
}

inline void stg6_stg6_1_merged1128_499_write(hw_uint<16>& stg6_stg6_1_merged1128_499, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_499_merged_banks_4.push(stg6_stg6_1_merged1128_499);
}

inline void stg6_stg6_1_merged1128_500_write(hw_uint<16>& stg6_stg6_1_merged1128_500, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_500_merged_banks_4.push(stg6_stg6_1_merged1128_500);
}

inline void stg6_stg6_1_merged1128_501_write(hw_uint<16>& stg6_stg6_1_merged1128_501, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_501_merged_banks_4.push(stg6_stg6_1_merged1128_501);
}

inline void stg6_stg6_1_merged1128_502_write(hw_uint<16>& stg6_stg6_1_merged1128_502, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_502_merged_banks_4.push(stg6_stg6_1_merged1128_502);
}

inline void stg6_stg6_1_merged1128_503_write(hw_uint<16>& stg6_stg6_1_merged1128_503, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_503_merged_banks_4.push(stg6_stg6_1_merged1128_503);
}

inline void stg6_stg6_1_merged1128_504_write(hw_uint<16>& stg6_stg6_1_merged1128_504, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_504_merged_banks_4.push(stg6_stg6_1_merged1128_504);
}

inline void stg6_stg6_1_merged1128_505_write(hw_uint<16>& stg6_stg6_1_merged1128_505, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_505_merged_banks_4.push(stg6_stg6_1_merged1128_505);
}

inline void stg6_stg6_1_merged1128_506_write(hw_uint<16>& stg6_stg6_1_merged1128_506, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_506_merged_banks_4.push(stg6_stg6_1_merged1128_506);
}

inline void stg6_stg6_1_merged1128_507_write(hw_uint<16>& stg6_stg6_1_merged1128_507, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_507_merged_banks_4.push(stg6_stg6_1_merged1128_507);
}

inline void stg6_stg6_1_merged1128_508_write(hw_uint<16>& stg6_stg6_1_merged1128_508, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_508_merged_banks_4.push(stg6_stg6_1_merged1128_508);
}

inline void stg6_stg6_1_merged1128_509_write(hw_uint<16>& stg6_stg6_1_merged1128_509, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_509_merged_banks_4.push(stg6_stg6_1_merged1128_509);
}

inline void stg6_stg6_1_merged1128_510_write(hw_uint<16>& stg6_stg6_1_merged1128_510, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_510_merged_banks_4.push(stg6_stg6_1_merged1128_510);
}

inline void stg6_stg6_1_merged1128_511_write(hw_uint<16>& stg6_stg6_1_merged1128_511, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1128_511_merged_banks_4.push(stg6_stg6_1_merged1128_511);
}

inline hw_uint<16> stg6_stg7_1_merged1131_352_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_352 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_480 = stg6.stg6_stg6_1_merged1128_480_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_480;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_353_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_353 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[1 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_481 = stg6.stg6_stg6_1_merged1128_481_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_481;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_354_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_354 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[1 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_481 = stg6.stg6_stg6_1_merged1128_481_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_481;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_355_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_355 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_482 = stg6.stg6_stg6_1_merged1128_482_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_482;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_356_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_356 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[1 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_481 = stg6.stg6_stg6_1_merged1128_481_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_481;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_357_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_357 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_482 = stg6.stg6_stg6_1_merged1128_482_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_482;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_358_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_358 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_482 = stg6.stg6_stg6_1_merged1128_482_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_482;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_359_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_359 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_483 = stg6.stg6_stg6_1_merged1128_483_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_483;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_360_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_360 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[2 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_482 = stg6.stg6_stg6_1_merged1128_482_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_482;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_361_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_361 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_483 = stg6.stg6_stg6_1_merged1128_483_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_483;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_362_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_362 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_483 = stg6.stg6_stg6_1_merged1128_483_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_483;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_363_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_363 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_484 = stg6.stg6_stg6_1_merged1128_484_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_484;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_364_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_364 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[3 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_483 = stg6.stg6_stg6_1_merged1128_483_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_483;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_365_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_365 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_484 = stg6.stg6_stg6_1_merged1128_484_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_484;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_366_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_366 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_484 = stg6.stg6_stg6_1_merged1128_484_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_484;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_367_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_367 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_485 = stg6.stg6_stg6_1_merged1128_485_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_485;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_368_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_368 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[4 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_484 = stg6.stg6_stg6_1_merged1128_484_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_484;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_369_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_369 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_485 = stg6.stg6_stg6_1_merged1128_485_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_485;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_370_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_370 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_485 = stg6.stg6_stg6_1_merged1128_485_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_485;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_371_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_371 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_486 = stg6.stg6_stg6_1_merged1128_486_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_486;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_372_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_372 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[5 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_485 = stg6.stg6_stg6_1_merged1128_485_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_485;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_373_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_373 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_486 = stg6.stg6_stg6_1_merged1128_486_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_486;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_374_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_374 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_486 = stg6.stg6_stg6_1_merged1128_486_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_486;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_375_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_375 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_487 = stg6.stg6_stg6_1_merged1128_487_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_487;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_376_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_376 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[6 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_486 = stg6.stg6_stg6_1_merged1128_486_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_486;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_377_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_377 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_487 = stg6.stg6_stg6_1_merged1128_487_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_487;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_378_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_378 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_487 = stg6.stg6_stg6_1_merged1128_487_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_487;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_379_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_379 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_488 = stg6.stg6_stg6_1_merged1128_488_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_488;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_380_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_380 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[7 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_487 = stg6.stg6_stg6_1_merged1128_487_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_487;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_381_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_381 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_488 = stg6.stg6_stg6_1_merged1128_488_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_488;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_382_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_382 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_488 = stg6.stg6_stg6_1_merged1128_488_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_488;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_383_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_383 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_489 = stg6.stg6_stg6_1_merged1128_489_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_489;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_384_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_384 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[8 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_488 = stg6.stg6_stg6_1_merged1128_488_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_488;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_385_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_385 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_489 = stg6.stg6_stg6_1_merged1128_489_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_489;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_386_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_386 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_489 = stg6.stg6_stg6_1_merged1128_489_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_489;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_387_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_387 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_490 = stg6.stg6_stg6_1_merged1128_490_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_490;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_388_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_388 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[9 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_489 = stg6.stg6_stg6_1_merged1128_489_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_489;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_389_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_389 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_490 = stg6.stg6_stg6_1_merged1128_490_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_490;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_390_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_390 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_490 = stg6.stg6_stg6_1_merged1128_490_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_490;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_391_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_391 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_491 = stg6.stg6_stg6_1_merged1128_491_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_491;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_392_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_392 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[10 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_490 = stg6.stg6_stg6_1_merged1128_490_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_490;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_393_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_393 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_491 = stg6.stg6_stg6_1_merged1128_491_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_491;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_394_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_394 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_491 = stg6.stg6_stg6_1_merged1128_491_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_491;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_395_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_395 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_492 = stg6.stg6_stg6_1_merged1128_492_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_492;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_396_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_396 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[11 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_491 = stg6.stg6_stg6_1_merged1128_491_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_491;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_397_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_397 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_492 = stg6.stg6_stg6_1_merged1128_492_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_492;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_398_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_398 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_492 = stg6.stg6_stg6_1_merged1128_492_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_492;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_399_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_399 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_493 = stg6.stg6_stg6_1_merged1128_493_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_493;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_400_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_400 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[12 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_492 = stg6.stg6_stg6_1_merged1128_492_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_492;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_401_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_401 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_493 = stg6.stg6_stg6_1_merged1128_493_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_493;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_402_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_402 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_493 = stg6.stg6_stg6_1_merged1128_493_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_493;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_403_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_403 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_494 = stg6.stg6_stg6_1_merged1128_494_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_494;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_404_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_404 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[13 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_493 = stg6.stg6_stg6_1_merged1128_493_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_493;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_405_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_405 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_494 = stg6.stg6_stg6_1_merged1128_494_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_494;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_406_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_406 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_494 = stg6.stg6_stg6_1_merged1128_494_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_494;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_407_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_407 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_495 = stg6.stg6_stg6_1_merged1128_495_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_495;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_408_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_408 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[14 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_494 = stg6.stg6_stg6_1_merged1128_494_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_494;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_409_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_409 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_495 = stg6.stg6_stg6_1_merged1128_495_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_495;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_410_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_410 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_495 = stg6.stg6_stg6_1_merged1128_495_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_495;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_411_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_411 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_496 = stg6.stg6_stg6_1_merged1128_496_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_496;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_412_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_412 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[15 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_495 = stg6.stg6_stg6_1_merged1128_495_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_495;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_413_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_413 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_496 = stg6.stg6_stg6_1_merged1128_496_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_496;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_414_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_414 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_496 = stg6.stg6_stg6_1_merged1128_496_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_496;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_415_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_415 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_497 = stg6.stg6_stg6_1_merged1128_497_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_497;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_416_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_416 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[16 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_496 = stg6.stg6_stg6_1_merged1128_496_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_496;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_417_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_417 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_497 = stg6.stg6_stg6_1_merged1128_497_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_497;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_418_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_418 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_497 = stg6.stg6_stg6_1_merged1128_497_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_497;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_419_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_419 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_498 = stg6.stg6_stg6_1_merged1128_498_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_498;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_420_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_420 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[17 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_497 = stg6.stg6_stg6_1_merged1128_497_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_497;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_421_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_421 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_498 = stg6.stg6_stg6_1_merged1128_498_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_498;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_422_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_422 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_498 = stg6.stg6_stg6_1_merged1128_498_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_498;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_423_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_423 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_499 = stg6.stg6_stg6_1_merged1128_499_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_499;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_424_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_424 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[18 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_498 = stg6.stg6_stg6_1_merged1128_498_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_498;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_425_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_425 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_499 = stg6.stg6_stg6_1_merged1128_499_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_499;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_426_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_426 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_499 = stg6.stg6_stg6_1_merged1128_499_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_499;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_427_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_427 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_500 = stg6.stg6_stg6_1_merged1128_500_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_500;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_428_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_428 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[19 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_499 = stg6.stg6_stg6_1_merged1128_499_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_499;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_429_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_429 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_500 = stg6.stg6_stg6_1_merged1128_500_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_500;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_430_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_430 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_500 = stg6.stg6_stg6_1_merged1128_500_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_500;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_431_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_431 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_501 = stg6.stg6_stg6_1_merged1128_501_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_501;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_432_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_432 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[20 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_500 = stg6.stg6_stg6_1_merged1128_500_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_500;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_433_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_433 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_501 = stg6.stg6_stg6_1_merged1128_501_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_501;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_434_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_434 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_501 = stg6.stg6_stg6_1_merged1128_501_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_501;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_435_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_435 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_502 = stg6.stg6_stg6_1_merged1128_502_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_502;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_436_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_436 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[21 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_501 = stg6.stg6_stg6_1_merged1128_501_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_501;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_437_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_437 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_502 = stg6.stg6_stg6_1_merged1128_502_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_502;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_438_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_438 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_502 = stg6.stg6_stg6_1_merged1128_502_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_502;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_439_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_439 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_503 = stg6.stg6_stg6_1_merged1128_503_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_503;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_440_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_440 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[22 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_502 = stg6.stg6_stg6_1_merged1128_502_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_502;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_441_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_441 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_503 = stg6.stg6_stg6_1_merged1128_503_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_503;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_442_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_442 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_503 = stg6.stg6_stg6_1_merged1128_503_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_503;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_443_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_443 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_504 = stg6.stg6_stg6_1_merged1128_504_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_504;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_444_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_444 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[23 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_503 = stg6.stg6_stg6_1_merged1128_503_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_503;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_445_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_445 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_504 = stg6.stg6_stg6_1_merged1128_504_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_504;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_446_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_446 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_504 = stg6.stg6_stg6_1_merged1128_504_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_504;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_447_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_447 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_505 = stg6.stg6_stg6_1_merged1128_505_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_505;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_448_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_448 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[24 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_504 = stg6.stg6_stg6_1_merged1128_504_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_504;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_449_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_449 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_505 = stg6.stg6_stg6_1_merged1128_505_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_505;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_450_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_450 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_505 = stg6.stg6_stg6_1_merged1128_505_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_505;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_451_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_451 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_506 = stg6.stg6_stg6_1_merged1128_506_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_506;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_452_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_452 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[25 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_505 = stg6.stg6_stg6_1_merged1128_505_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_505;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_453_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_453 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_506 = stg6.stg6_stg6_1_merged1128_506_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_506;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_454_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_454 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_506 = stg6.stg6_stg6_1_merged1128_506_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_506;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_455_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_455 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_507 = stg6.stg6_stg6_1_merged1128_507_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_507;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_456_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_456 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[26 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_506 = stg6.stg6_stg6_1_merged1128_506_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_506;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_457_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_457 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_507 = stg6.stg6_stg6_1_merged1128_507_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_507;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_458_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_458 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_507 = stg6.stg6_stg6_1_merged1128_507_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_507;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_459_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_459 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_508 = stg6.stg6_stg6_1_merged1128_508_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_508;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_460_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_460 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[27 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_507 = stg6.stg6_stg6_1_merged1128_507_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_507;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_461_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_461 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_508 = stg6.stg6_stg6_1_merged1128_508_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_508;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_462_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_462 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_508 = stg6.stg6_stg6_1_merged1128_508_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_508;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_463_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_463 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_509 = stg6.stg6_stg6_1_merged1128_509_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_509;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_464_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_464 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[28 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_508 = stg6.stg6_stg6_1_merged1128_508_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_508;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_465_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_465 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_509 = stg6.stg6_stg6_1_merged1128_509_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_509;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_466_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_466 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_509 = stg6.stg6_stg6_1_merged1128_509_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_509;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_467_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_467 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_510 = stg6.stg6_stg6_1_merged1128_510_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_510;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_468_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_468 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[29 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_509 = stg6.stg6_stg6_1_merged1128_509_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_509;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_469_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_469 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_510 = stg6.stg6_stg6_1_merged1128_510_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_510;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_470_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_470 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_510 = stg6.stg6_stg6_1_merged1128_510_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_510;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_471_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_471 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_511 = stg6.stg6_stg6_1_merged1128_511_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_511;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_472_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_472 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[30 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_510 = stg6.stg6_stg6_1_merged1128_510_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_510;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_473_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_473 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_511 = stg6.stg6_stg6_1_merged1128_511_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_511;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_474_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_474 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_511 = stg6.stg6_stg6_1_merged1128_511_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged1128_511;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_475_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_475 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_480 = stg6.stg6_stg6_1_merged1128_480_merged_banks_4.peek_68();
  return value_stg6_stg6_1_merged1128_480;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_476_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_476 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[31 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_511 = stg6.stg6_stg6_1_merged1128_511_merged_banks_4.peek_69();
  return value_stg6_stg6_1_merged1128_511;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_477_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_477 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_480 = stg6.stg6_stg6_1_merged1128_480_merged_banks_4.peek_68();
  return value_stg6_stg6_1_merged1128_480;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_478_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_478 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[32 + 32stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_480 = stg6.stg6_stg6_1_merged1128_480_merged_banks_4.peek_0();
  return value_stg6_stg6_1_merged1128_480;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged1131_479_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged1131_479 read pattern: { stg7_1_merged1131[root = 0, stg7_0, stg7_1] -> stg6[33 + 32stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 66 }
  // Read schedule : { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  // Write schedule: { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
  auto value_stg6_stg6_1_merged1128_481 = stg6.stg6_stg6_1_merged1128_481_merged_banks_4.peek_68();
  return value_stg6_stg6_1_merged1128_481;
  return 0;
}

// # of bundles = 2
// stg6_1_merged1128_write
//	stg6_stg6_1_merged1128_480
//	stg6_stg6_1_merged1128_481
//	stg6_stg6_1_merged1128_482
//	stg6_stg6_1_merged1128_483
//	stg6_stg6_1_merged1128_484
//	stg6_stg6_1_merged1128_485
//	stg6_stg6_1_merged1128_486
//	stg6_stg6_1_merged1128_487
//	stg6_stg6_1_merged1128_488
//	stg6_stg6_1_merged1128_489
//	stg6_stg6_1_merged1128_490
//	stg6_stg6_1_merged1128_491
//	stg6_stg6_1_merged1128_492
//	stg6_stg6_1_merged1128_493
//	stg6_stg6_1_merged1128_494
//	stg6_stg6_1_merged1128_495
//	stg6_stg6_1_merged1128_496
//	stg6_stg6_1_merged1128_497
//	stg6_stg6_1_merged1128_498
//	stg6_stg6_1_merged1128_499
//	stg6_stg6_1_merged1128_500
//	stg6_stg6_1_merged1128_501
//	stg6_stg6_1_merged1128_502
//	stg6_stg6_1_merged1128_503
//	stg6_stg6_1_merged1128_504
//	stg6_stg6_1_merged1128_505
//	stg6_stg6_1_merged1128_506
//	stg6_stg6_1_merged1128_507
//	stg6_stg6_1_merged1128_508
//	stg6_stg6_1_merged1128_509
//	stg6_stg6_1_merged1128_510
//	stg6_stg6_1_merged1128_511
inline void stg6_stg6_1_merged1128_write_bundle_write(hw_uint<512>& stg6_1_merged1128_write, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
	hw_uint<16> stg6_stg6_1_merged1128_480_res = stg6_1_merged1128_write.extract<0, 15>();
	stg6_stg6_1_merged1128_480_write(stg6_stg6_1_merged1128_480_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_481_res = stg6_1_merged1128_write.extract<16, 31>();
	stg6_stg6_1_merged1128_481_write(stg6_stg6_1_merged1128_481_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_482_res = stg6_1_merged1128_write.extract<32, 47>();
	stg6_stg6_1_merged1128_482_write(stg6_stg6_1_merged1128_482_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_483_res = stg6_1_merged1128_write.extract<48, 63>();
	stg6_stg6_1_merged1128_483_write(stg6_stg6_1_merged1128_483_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_484_res = stg6_1_merged1128_write.extract<64, 79>();
	stg6_stg6_1_merged1128_484_write(stg6_stg6_1_merged1128_484_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_485_res = stg6_1_merged1128_write.extract<80, 95>();
	stg6_stg6_1_merged1128_485_write(stg6_stg6_1_merged1128_485_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_486_res = stg6_1_merged1128_write.extract<96, 111>();
	stg6_stg6_1_merged1128_486_write(stg6_stg6_1_merged1128_486_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_487_res = stg6_1_merged1128_write.extract<112, 127>();
	stg6_stg6_1_merged1128_487_write(stg6_stg6_1_merged1128_487_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_488_res = stg6_1_merged1128_write.extract<128, 143>();
	stg6_stg6_1_merged1128_488_write(stg6_stg6_1_merged1128_488_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_489_res = stg6_1_merged1128_write.extract<144, 159>();
	stg6_stg6_1_merged1128_489_write(stg6_stg6_1_merged1128_489_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_490_res = stg6_1_merged1128_write.extract<160, 175>();
	stg6_stg6_1_merged1128_490_write(stg6_stg6_1_merged1128_490_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_491_res = stg6_1_merged1128_write.extract<176, 191>();
	stg6_stg6_1_merged1128_491_write(stg6_stg6_1_merged1128_491_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_492_res = stg6_1_merged1128_write.extract<192, 207>();
	stg6_stg6_1_merged1128_492_write(stg6_stg6_1_merged1128_492_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_493_res = stg6_1_merged1128_write.extract<208, 223>();
	stg6_stg6_1_merged1128_493_write(stg6_stg6_1_merged1128_493_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_494_res = stg6_1_merged1128_write.extract<224, 239>();
	stg6_stg6_1_merged1128_494_write(stg6_stg6_1_merged1128_494_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_495_res = stg6_1_merged1128_write.extract<240, 255>();
	stg6_stg6_1_merged1128_495_write(stg6_stg6_1_merged1128_495_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_496_res = stg6_1_merged1128_write.extract<256, 271>();
	stg6_stg6_1_merged1128_496_write(stg6_stg6_1_merged1128_496_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_497_res = stg6_1_merged1128_write.extract<272, 287>();
	stg6_stg6_1_merged1128_497_write(stg6_stg6_1_merged1128_497_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_498_res = stg6_1_merged1128_write.extract<288, 303>();
	stg6_stg6_1_merged1128_498_write(stg6_stg6_1_merged1128_498_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_499_res = stg6_1_merged1128_write.extract<304, 319>();
	stg6_stg6_1_merged1128_499_write(stg6_stg6_1_merged1128_499_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_500_res = stg6_1_merged1128_write.extract<320, 335>();
	stg6_stg6_1_merged1128_500_write(stg6_stg6_1_merged1128_500_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_501_res = stg6_1_merged1128_write.extract<336, 351>();
	stg6_stg6_1_merged1128_501_write(stg6_stg6_1_merged1128_501_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_502_res = stg6_1_merged1128_write.extract<352, 367>();
	stg6_stg6_1_merged1128_502_write(stg6_stg6_1_merged1128_502_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_503_res = stg6_1_merged1128_write.extract<368, 383>();
	stg6_stg6_1_merged1128_503_write(stg6_stg6_1_merged1128_503_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_504_res = stg6_1_merged1128_write.extract<384, 399>();
	stg6_stg6_1_merged1128_504_write(stg6_stg6_1_merged1128_504_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_505_res = stg6_1_merged1128_write.extract<400, 415>();
	stg6_stg6_1_merged1128_505_write(stg6_stg6_1_merged1128_505_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_506_res = stg6_1_merged1128_write.extract<416, 431>();
	stg6_stg6_1_merged1128_506_write(stg6_stg6_1_merged1128_506_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_507_res = stg6_1_merged1128_write.extract<432, 447>();
	stg6_stg6_1_merged1128_507_write(stg6_stg6_1_merged1128_507_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_508_res = stg6_1_merged1128_write.extract<448, 463>();
	stg6_stg6_1_merged1128_508_write(stg6_stg6_1_merged1128_508_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_509_res = stg6_1_merged1128_write.extract<464, 479>();
	stg6_stg6_1_merged1128_509_write(stg6_stg6_1_merged1128_509_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_510_res = stg6_1_merged1128_write.extract<480, 495>();
	stg6_stg6_1_merged1128_510_write(stg6_stg6_1_merged1128_510_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1128_511_res = stg6_1_merged1128_write.extract<496, 511>();
	stg6_stg6_1_merged1128_511_write(stg6_stg6_1_merged1128_511_res, stg6, root, stg6_0, stg6_1, dynamic_address);
}

// stg7_1_merged1131_read
//	stg6_stg7_1_merged1131_352
//	stg6_stg7_1_merged1131_353
//	stg6_stg7_1_merged1131_354
//	stg6_stg7_1_merged1131_355
//	stg6_stg7_1_merged1131_356
//	stg6_stg7_1_merged1131_357
//	stg6_stg7_1_merged1131_358
//	stg6_stg7_1_merged1131_359
//	stg6_stg7_1_merged1131_360
//	stg6_stg7_1_merged1131_361
//	stg6_stg7_1_merged1131_362
//	stg6_stg7_1_merged1131_363
//	stg6_stg7_1_merged1131_364
//	stg6_stg7_1_merged1131_365
//	stg6_stg7_1_merged1131_366
//	stg6_stg7_1_merged1131_367
//	stg6_stg7_1_merged1131_368
//	stg6_stg7_1_merged1131_369
//	stg6_stg7_1_merged1131_370
//	stg6_stg7_1_merged1131_371
//	stg6_stg7_1_merged1131_372
//	stg6_stg7_1_merged1131_373
//	stg6_stg7_1_merged1131_374
//	stg6_stg7_1_merged1131_375
//	stg6_stg7_1_merged1131_376
//	stg6_stg7_1_merged1131_377
//	stg6_stg7_1_merged1131_378
//	stg6_stg7_1_merged1131_379
//	stg6_stg7_1_merged1131_380
//	stg6_stg7_1_merged1131_381
//	stg6_stg7_1_merged1131_382
//	stg6_stg7_1_merged1131_383
//	stg6_stg7_1_merged1131_384
//	stg6_stg7_1_merged1131_385
//	stg6_stg7_1_merged1131_386
//	stg6_stg7_1_merged1131_387
//	stg6_stg7_1_merged1131_388
//	stg6_stg7_1_merged1131_389
//	stg6_stg7_1_merged1131_390
//	stg6_stg7_1_merged1131_391
//	stg6_stg7_1_merged1131_392
//	stg6_stg7_1_merged1131_393
//	stg6_stg7_1_merged1131_394
//	stg6_stg7_1_merged1131_395
//	stg6_stg7_1_merged1131_396
//	stg6_stg7_1_merged1131_397
//	stg6_stg7_1_merged1131_398
//	stg6_stg7_1_merged1131_399
//	stg6_stg7_1_merged1131_400
//	stg6_stg7_1_merged1131_401
//	stg6_stg7_1_merged1131_402
//	stg6_stg7_1_merged1131_403
//	stg6_stg7_1_merged1131_404
//	stg6_stg7_1_merged1131_405
//	stg6_stg7_1_merged1131_406
//	stg6_stg7_1_merged1131_407
//	stg6_stg7_1_merged1131_408
//	stg6_stg7_1_merged1131_409
//	stg6_stg7_1_merged1131_410
//	stg6_stg7_1_merged1131_411
//	stg6_stg7_1_merged1131_412
//	stg6_stg7_1_merged1131_413
//	stg6_stg7_1_merged1131_414
//	stg6_stg7_1_merged1131_415
//	stg6_stg7_1_merged1131_416
//	stg6_stg7_1_merged1131_417
//	stg6_stg7_1_merged1131_418
//	stg6_stg7_1_merged1131_419
//	stg6_stg7_1_merged1131_420
//	stg6_stg7_1_merged1131_421
//	stg6_stg7_1_merged1131_422
//	stg6_stg7_1_merged1131_423
//	stg6_stg7_1_merged1131_424
//	stg6_stg7_1_merged1131_425
//	stg6_stg7_1_merged1131_426
//	stg6_stg7_1_merged1131_427
//	stg6_stg7_1_merged1131_428
//	stg6_stg7_1_merged1131_429
//	stg6_stg7_1_merged1131_430
//	stg6_stg7_1_merged1131_431
//	stg6_stg7_1_merged1131_432
//	stg6_stg7_1_merged1131_433
//	stg6_stg7_1_merged1131_434
//	stg6_stg7_1_merged1131_435
//	stg6_stg7_1_merged1131_436
//	stg6_stg7_1_merged1131_437
//	stg6_stg7_1_merged1131_438
//	stg6_stg7_1_merged1131_439
//	stg6_stg7_1_merged1131_440
//	stg6_stg7_1_merged1131_441
//	stg6_stg7_1_merged1131_442
//	stg6_stg7_1_merged1131_443
//	stg6_stg7_1_merged1131_444
//	stg6_stg7_1_merged1131_445
//	stg6_stg7_1_merged1131_446
//	stg6_stg7_1_merged1131_447
//	stg6_stg7_1_merged1131_448
//	stg6_stg7_1_merged1131_449
//	stg6_stg7_1_merged1131_450
//	stg6_stg7_1_merged1131_451
//	stg6_stg7_1_merged1131_452
//	stg6_stg7_1_merged1131_453
//	stg6_stg7_1_merged1131_454
//	stg6_stg7_1_merged1131_455
//	stg6_stg7_1_merged1131_456
//	stg6_stg7_1_merged1131_457
//	stg6_stg7_1_merged1131_458
//	stg6_stg7_1_merged1131_459
//	stg6_stg7_1_merged1131_460
//	stg6_stg7_1_merged1131_461
//	stg6_stg7_1_merged1131_462
//	stg6_stg7_1_merged1131_463
//	stg6_stg7_1_merged1131_464
//	stg6_stg7_1_merged1131_465
//	stg6_stg7_1_merged1131_466
//	stg6_stg7_1_merged1131_467
//	stg6_stg7_1_merged1131_468
//	stg6_stg7_1_merged1131_469
//	stg6_stg7_1_merged1131_470
//	stg6_stg7_1_merged1131_471
//	stg6_stg7_1_merged1131_472
//	stg6_stg7_1_merged1131_473
//	stg6_stg7_1_merged1131_474
//	stg6_stg7_1_merged1131_475
//	stg6_stg7_1_merged1131_476
//	stg6_stg7_1_merged1131_477
//	stg6_stg7_1_merged1131_478
//	stg6_stg7_1_merged1131_479
inline hw_uint<2048> stg6_stg7_1_merged1131_read_bundle_read(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg6_stg7_1_merged1131_352
    // stg6_stg7_1_merged1131_353
    // stg6_stg7_1_merged1131_354
    // stg6_stg7_1_merged1131_355
    // stg6_stg7_1_merged1131_356
    // stg6_stg7_1_merged1131_357
    // stg6_stg7_1_merged1131_358
    // stg6_stg7_1_merged1131_359
    // stg6_stg7_1_merged1131_360
    // stg6_stg7_1_merged1131_361
    // stg6_stg7_1_merged1131_362
    // stg6_stg7_1_merged1131_363
    // stg6_stg7_1_merged1131_364
    // stg6_stg7_1_merged1131_365
    // stg6_stg7_1_merged1131_366
    // stg6_stg7_1_merged1131_367
    // stg6_stg7_1_merged1131_368
    // stg6_stg7_1_merged1131_369
    // stg6_stg7_1_merged1131_370
    // stg6_stg7_1_merged1131_371
    // stg6_stg7_1_merged1131_372
    // stg6_stg7_1_merged1131_373
    // stg6_stg7_1_merged1131_374
    // stg6_stg7_1_merged1131_375
    // stg6_stg7_1_merged1131_376
    // stg6_stg7_1_merged1131_377
    // stg6_stg7_1_merged1131_378
    // stg6_stg7_1_merged1131_379
    // stg6_stg7_1_merged1131_380
    // stg6_stg7_1_merged1131_381
    // stg6_stg7_1_merged1131_382
    // stg6_stg7_1_merged1131_383
    // stg6_stg7_1_merged1131_384
    // stg6_stg7_1_merged1131_385
    // stg6_stg7_1_merged1131_386
    // stg6_stg7_1_merged1131_387
    // stg6_stg7_1_merged1131_388
    // stg6_stg7_1_merged1131_389
    // stg6_stg7_1_merged1131_390
    // stg6_stg7_1_merged1131_391
    // stg6_stg7_1_merged1131_392
    // stg6_stg7_1_merged1131_393
    // stg6_stg7_1_merged1131_394
    // stg6_stg7_1_merged1131_395
    // stg6_stg7_1_merged1131_396
    // stg6_stg7_1_merged1131_397
    // stg6_stg7_1_merged1131_398
    // stg6_stg7_1_merged1131_399
    // stg6_stg7_1_merged1131_400
    // stg6_stg7_1_merged1131_401
    // stg6_stg7_1_merged1131_402
    // stg6_stg7_1_merged1131_403
    // stg6_stg7_1_merged1131_404
    // stg6_stg7_1_merged1131_405
    // stg6_stg7_1_merged1131_406
    // stg6_stg7_1_merged1131_407
    // stg6_stg7_1_merged1131_408
    // stg6_stg7_1_merged1131_409
    // stg6_stg7_1_merged1131_410
    // stg6_stg7_1_merged1131_411
    // stg6_stg7_1_merged1131_412
    // stg6_stg7_1_merged1131_413
    // stg6_stg7_1_merged1131_414
    // stg6_stg7_1_merged1131_415
    // stg6_stg7_1_merged1131_416
    // stg6_stg7_1_merged1131_417
    // stg6_stg7_1_merged1131_418
    // stg6_stg7_1_merged1131_419
    // stg6_stg7_1_merged1131_420
    // stg6_stg7_1_merged1131_421
    // stg6_stg7_1_merged1131_422
    // stg6_stg7_1_merged1131_423
    // stg6_stg7_1_merged1131_424
    // stg6_stg7_1_merged1131_425
    // stg6_stg7_1_merged1131_426
    // stg6_stg7_1_merged1131_427
    // stg6_stg7_1_merged1131_428
    // stg6_stg7_1_merged1131_429
    // stg6_stg7_1_merged1131_430
    // stg6_stg7_1_merged1131_431
    // stg6_stg7_1_merged1131_432
    // stg6_stg7_1_merged1131_433
    // stg6_stg7_1_merged1131_434
    // stg6_stg7_1_merged1131_435
    // stg6_stg7_1_merged1131_436
    // stg6_stg7_1_merged1131_437
    // stg6_stg7_1_merged1131_438
    // stg6_stg7_1_merged1131_439
    // stg6_stg7_1_merged1131_440
    // stg6_stg7_1_merged1131_441
    // stg6_stg7_1_merged1131_442
    // stg6_stg7_1_merged1131_443
    // stg6_stg7_1_merged1131_444
    // stg6_stg7_1_merged1131_445
    // stg6_stg7_1_merged1131_446
    // stg6_stg7_1_merged1131_447
    // stg6_stg7_1_merged1131_448
    // stg6_stg7_1_merged1131_449
    // stg6_stg7_1_merged1131_450
    // stg6_stg7_1_merged1131_451
    // stg6_stg7_1_merged1131_452
    // stg6_stg7_1_merged1131_453
    // stg6_stg7_1_merged1131_454
    // stg6_stg7_1_merged1131_455
    // stg6_stg7_1_merged1131_456
    // stg6_stg7_1_merged1131_457
    // stg6_stg7_1_merged1131_458
    // stg6_stg7_1_merged1131_459
    // stg6_stg7_1_merged1131_460
    // stg6_stg7_1_merged1131_461
    // stg6_stg7_1_merged1131_462
    // stg6_stg7_1_merged1131_463
    // stg6_stg7_1_merged1131_464
    // stg6_stg7_1_merged1131_465
    // stg6_stg7_1_merged1131_466
    // stg6_stg7_1_merged1131_467
    // stg6_stg7_1_merged1131_468
    // stg6_stg7_1_merged1131_469
    // stg6_stg7_1_merged1131_470
    // stg6_stg7_1_merged1131_471
    // stg6_stg7_1_merged1131_472
    // stg6_stg7_1_merged1131_473
    // stg6_stg7_1_merged1131_474
    // stg6_stg7_1_merged1131_475
    // stg6_stg7_1_merged1131_476
    // stg6_stg7_1_merged1131_477
    // stg6_stg7_1_merged1131_478
    // stg6_stg7_1_merged1131_479

	hw_uint<2048> result;
	hw_uint<16> stg6_stg7_1_merged1131_352_res = stg6_stg7_1_merged1131_352_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<0, 2048>(result, stg6_stg7_1_merged1131_352_res);
	hw_uint<16> stg6_stg7_1_merged1131_353_res = stg6_stg7_1_merged1131_353_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<16, 2048>(result, stg6_stg7_1_merged1131_353_res);
	hw_uint<16> stg6_stg7_1_merged1131_354_res = stg6_stg7_1_merged1131_354_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<32, 2048>(result, stg6_stg7_1_merged1131_354_res);
	hw_uint<16> stg6_stg7_1_merged1131_355_res = stg6_stg7_1_merged1131_355_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<48, 2048>(result, stg6_stg7_1_merged1131_355_res);
	hw_uint<16> stg6_stg7_1_merged1131_356_res = stg6_stg7_1_merged1131_356_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<64, 2048>(result, stg6_stg7_1_merged1131_356_res);
	hw_uint<16> stg6_stg7_1_merged1131_357_res = stg6_stg7_1_merged1131_357_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<80, 2048>(result, stg6_stg7_1_merged1131_357_res);
	hw_uint<16> stg6_stg7_1_merged1131_358_res = stg6_stg7_1_merged1131_358_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<96, 2048>(result, stg6_stg7_1_merged1131_358_res);
	hw_uint<16> stg6_stg7_1_merged1131_359_res = stg6_stg7_1_merged1131_359_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<112, 2048>(result, stg6_stg7_1_merged1131_359_res);
	hw_uint<16> stg6_stg7_1_merged1131_360_res = stg6_stg7_1_merged1131_360_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<128, 2048>(result, stg6_stg7_1_merged1131_360_res);
	hw_uint<16> stg6_stg7_1_merged1131_361_res = stg6_stg7_1_merged1131_361_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<144, 2048>(result, stg6_stg7_1_merged1131_361_res);
	hw_uint<16> stg6_stg7_1_merged1131_362_res = stg6_stg7_1_merged1131_362_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<160, 2048>(result, stg6_stg7_1_merged1131_362_res);
	hw_uint<16> stg6_stg7_1_merged1131_363_res = stg6_stg7_1_merged1131_363_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<176, 2048>(result, stg6_stg7_1_merged1131_363_res);
	hw_uint<16> stg6_stg7_1_merged1131_364_res = stg6_stg7_1_merged1131_364_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<192, 2048>(result, stg6_stg7_1_merged1131_364_res);
	hw_uint<16> stg6_stg7_1_merged1131_365_res = stg6_stg7_1_merged1131_365_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<208, 2048>(result, stg6_stg7_1_merged1131_365_res);
	hw_uint<16> stg6_stg7_1_merged1131_366_res = stg6_stg7_1_merged1131_366_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<224, 2048>(result, stg6_stg7_1_merged1131_366_res);
	hw_uint<16> stg6_stg7_1_merged1131_367_res = stg6_stg7_1_merged1131_367_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<240, 2048>(result, stg6_stg7_1_merged1131_367_res);
	hw_uint<16> stg6_stg7_1_merged1131_368_res = stg6_stg7_1_merged1131_368_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<256, 2048>(result, stg6_stg7_1_merged1131_368_res);
	hw_uint<16> stg6_stg7_1_merged1131_369_res = stg6_stg7_1_merged1131_369_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<272, 2048>(result, stg6_stg7_1_merged1131_369_res);
	hw_uint<16> stg6_stg7_1_merged1131_370_res = stg6_stg7_1_merged1131_370_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<288, 2048>(result, stg6_stg7_1_merged1131_370_res);
	hw_uint<16> stg6_stg7_1_merged1131_371_res = stg6_stg7_1_merged1131_371_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<304, 2048>(result, stg6_stg7_1_merged1131_371_res);
	hw_uint<16> stg6_stg7_1_merged1131_372_res = stg6_stg7_1_merged1131_372_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<320, 2048>(result, stg6_stg7_1_merged1131_372_res);
	hw_uint<16> stg6_stg7_1_merged1131_373_res = stg6_stg7_1_merged1131_373_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<336, 2048>(result, stg6_stg7_1_merged1131_373_res);
	hw_uint<16> stg6_stg7_1_merged1131_374_res = stg6_stg7_1_merged1131_374_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<352, 2048>(result, stg6_stg7_1_merged1131_374_res);
	hw_uint<16> stg6_stg7_1_merged1131_375_res = stg6_stg7_1_merged1131_375_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<368, 2048>(result, stg6_stg7_1_merged1131_375_res);
	hw_uint<16> stg6_stg7_1_merged1131_376_res = stg6_stg7_1_merged1131_376_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<384, 2048>(result, stg6_stg7_1_merged1131_376_res);
	hw_uint<16> stg6_stg7_1_merged1131_377_res = stg6_stg7_1_merged1131_377_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<400, 2048>(result, stg6_stg7_1_merged1131_377_res);
	hw_uint<16> stg6_stg7_1_merged1131_378_res = stg6_stg7_1_merged1131_378_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<416, 2048>(result, stg6_stg7_1_merged1131_378_res);
	hw_uint<16> stg6_stg7_1_merged1131_379_res = stg6_stg7_1_merged1131_379_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<432, 2048>(result, stg6_stg7_1_merged1131_379_res);
	hw_uint<16> stg6_stg7_1_merged1131_380_res = stg6_stg7_1_merged1131_380_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<448, 2048>(result, stg6_stg7_1_merged1131_380_res);
	hw_uint<16> stg6_stg7_1_merged1131_381_res = stg6_stg7_1_merged1131_381_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<464, 2048>(result, stg6_stg7_1_merged1131_381_res);
	hw_uint<16> stg6_stg7_1_merged1131_382_res = stg6_stg7_1_merged1131_382_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<480, 2048>(result, stg6_stg7_1_merged1131_382_res);
	hw_uint<16> stg6_stg7_1_merged1131_383_res = stg6_stg7_1_merged1131_383_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<496, 2048>(result, stg6_stg7_1_merged1131_383_res);
	hw_uint<16> stg6_stg7_1_merged1131_384_res = stg6_stg7_1_merged1131_384_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<512, 2048>(result, stg6_stg7_1_merged1131_384_res);
	hw_uint<16> stg6_stg7_1_merged1131_385_res = stg6_stg7_1_merged1131_385_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<528, 2048>(result, stg6_stg7_1_merged1131_385_res);
	hw_uint<16> stg6_stg7_1_merged1131_386_res = stg6_stg7_1_merged1131_386_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<544, 2048>(result, stg6_stg7_1_merged1131_386_res);
	hw_uint<16> stg6_stg7_1_merged1131_387_res = stg6_stg7_1_merged1131_387_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<560, 2048>(result, stg6_stg7_1_merged1131_387_res);
	hw_uint<16> stg6_stg7_1_merged1131_388_res = stg6_stg7_1_merged1131_388_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<576, 2048>(result, stg6_stg7_1_merged1131_388_res);
	hw_uint<16> stg6_stg7_1_merged1131_389_res = stg6_stg7_1_merged1131_389_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<592, 2048>(result, stg6_stg7_1_merged1131_389_res);
	hw_uint<16> stg6_stg7_1_merged1131_390_res = stg6_stg7_1_merged1131_390_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<608, 2048>(result, stg6_stg7_1_merged1131_390_res);
	hw_uint<16> stg6_stg7_1_merged1131_391_res = stg6_stg7_1_merged1131_391_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<624, 2048>(result, stg6_stg7_1_merged1131_391_res);
	hw_uint<16> stg6_stg7_1_merged1131_392_res = stg6_stg7_1_merged1131_392_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<640, 2048>(result, stg6_stg7_1_merged1131_392_res);
	hw_uint<16> stg6_stg7_1_merged1131_393_res = stg6_stg7_1_merged1131_393_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<656, 2048>(result, stg6_stg7_1_merged1131_393_res);
	hw_uint<16> stg6_stg7_1_merged1131_394_res = stg6_stg7_1_merged1131_394_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<672, 2048>(result, stg6_stg7_1_merged1131_394_res);
	hw_uint<16> stg6_stg7_1_merged1131_395_res = stg6_stg7_1_merged1131_395_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<688, 2048>(result, stg6_stg7_1_merged1131_395_res);
	hw_uint<16> stg6_stg7_1_merged1131_396_res = stg6_stg7_1_merged1131_396_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<704, 2048>(result, stg6_stg7_1_merged1131_396_res);
	hw_uint<16> stg6_stg7_1_merged1131_397_res = stg6_stg7_1_merged1131_397_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<720, 2048>(result, stg6_stg7_1_merged1131_397_res);
	hw_uint<16> stg6_stg7_1_merged1131_398_res = stg6_stg7_1_merged1131_398_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<736, 2048>(result, stg6_stg7_1_merged1131_398_res);
	hw_uint<16> stg6_stg7_1_merged1131_399_res = stg6_stg7_1_merged1131_399_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<752, 2048>(result, stg6_stg7_1_merged1131_399_res);
	hw_uint<16> stg6_stg7_1_merged1131_400_res = stg6_stg7_1_merged1131_400_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<768, 2048>(result, stg6_stg7_1_merged1131_400_res);
	hw_uint<16> stg6_stg7_1_merged1131_401_res = stg6_stg7_1_merged1131_401_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<784, 2048>(result, stg6_stg7_1_merged1131_401_res);
	hw_uint<16> stg6_stg7_1_merged1131_402_res = stg6_stg7_1_merged1131_402_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<800, 2048>(result, stg6_stg7_1_merged1131_402_res);
	hw_uint<16> stg6_stg7_1_merged1131_403_res = stg6_stg7_1_merged1131_403_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<816, 2048>(result, stg6_stg7_1_merged1131_403_res);
	hw_uint<16> stg6_stg7_1_merged1131_404_res = stg6_stg7_1_merged1131_404_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<832, 2048>(result, stg6_stg7_1_merged1131_404_res);
	hw_uint<16> stg6_stg7_1_merged1131_405_res = stg6_stg7_1_merged1131_405_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<848, 2048>(result, stg6_stg7_1_merged1131_405_res);
	hw_uint<16> stg6_stg7_1_merged1131_406_res = stg6_stg7_1_merged1131_406_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<864, 2048>(result, stg6_stg7_1_merged1131_406_res);
	hw_uint<16> stg6_stg7_1_merged1131_407_res = stg6_stg7_1_merged1131_407_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<880, 2048>(result, stg6_stg7_1_merged1131_407_res);
	hw_uint<16> stg6_stg7_1_merged1131_408_res = stg6_stg7_1_merged1131_408_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<896, 2048>(result, stg6_stg7_1_merged1131_408_res);
	hw_uint<16> stg6_stg7_1_merged1131_409_res = stg6_stg7_1_merged1131_409_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<912, 2048>(result, stg6_stg7_1_merged1131_409_res);
	hw_uint<16> stg6_stg7_1_merged1131_410_res = stg6_stg7_1_merged1131_410_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<928, 2048>(result, stg6_stg7_1_merged1131_410_res);
	hw_uint<16> stg6_stg7_1_merged1131_411_res = stg6_stg7_1_merged1131_411_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<944, 2048>(result, stg6_stg7_1_merged1131_411_res);
	hw_uint<16> stg6_stg7_1_merged1131_412_res = stg6_stg7_1_merged1131_412_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<960, 2048>(result, stg6_stg7_1_merged1131_412_res);
	hw_uint<16> stg6_stg7_1_merged1131_413_res = stg6_stg7_1_merged1131_413_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<976, 2048>(result, stg6_stg7_1_merged1131_413_res);
	hw_uint<16> stg6_stg7_1_merged1131_414_res = stg6_stg7_1_merged1131_414_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<992, 2048>(result, stg6_stg7_1_merged1131_414_res);
	hw_uint<16> stg6_stg7_1_merged1131_415_res = stg6_stg7_1_merged1131_415_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1008, 2048>(result, stg6_stg7_1_merged1131_415_res);
	hw_uint<16> stg6_stg7_1_merged1131_416_res = stg6_stg7_1_merged1131_416_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1024, 2048>(result, stg6_stg7_1_merged1131_416_res);
	hw_uint<16> stg6_stg7_1_merged1131_417_res = stg6_stg7_1_merged1131_417_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1040, 2048>(result, stg6_stg7_1_merged1131_417_res);
	hw_uint<16> stg6_stg7_1_merged1131_418_res = stg6_stg7_1_merged1131_418_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1056, 2048>(result, stg6_stg7_1_merged1131_418_res);
	hw_uint<16> stg6_stg7_1_merged1131_419_res = stg6_stg7_1_merged1131_419_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1072, 2048>(result, stg6_stg7_1_merged1131_419_res);
	hw_uint<16> stg6_stg7_1_merged1131_420_res = stg6_stg7_1_merged1131_420_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1088, 2048>(result, stg6_stg7_1_merged1131_420_res);
	hw_uint<16> stg6_stg7_1_merged1131_421_res = stg6_stg7_1_merged1131_421_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1104, 2048>(result, stg6_stg7_1_merged1131_421_res);
	hw_uint<16> stg6_stg7_1_merged1131_422_res = stg6_stg7_1_merged1131_422_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1120, 2048>(result, stg6_stg7_1_merged1131_422_res);
	hw_uint<16> stg6_stg7_1_merged1131_423_res = stg6_stg7_1_merged1131_423_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1136, 2048>(result, stg6_stg7_1_merged1131_423_res);
	hw_uint<16> stg6_stg7_1_merged1131_424_res = stg6_stg7_1_merged1131_424_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1152, 2048>(result, stg6_stg7_1_merged1131_424_res);
	hw_uint<16> stg6_stg7_1_merged1131_425_res = stg6_stg7_1_merged1131_425_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1168, 2048>(result, stg6_stg7_1_merged1131_425_res);
	hw_uint<16> stg6_stg7_1_merged1131_426_res = stg6_stg7_1_merged1131_426_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1184, 2048>(result, stg6_stg7_1_merged1131_426_res);
	hw_uint<16> stg6_stg7_1_merged1131_427_res = stg6_stg7_1_merged1131_427_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1200, 2048>(result, stg6_stg7_1_merged1131_427_res);
	hw_uint<16> stg6_stg7_1_merged1131_428_res = stg6_stg7_1_merged1131_428_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1216, 2048>(result, stg6_stg7_1_merged1131_428_res);
	hw_uint<16> stg6_stg7_1_merged1131_429_res = stg6_stg7_1_merged1131_429_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1232, 2048>(result, stg6_stg7_1_merged1131_429_res);
	hw_uint<16> stg6_stg7_1_merged1131_430_res = stg6_stg7_1_merged1131_430_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1248, 2048>(result, stg6_stg7_1_merged1131_430_res);
	hw_uint<16> stg6_stg7_1_merged1131_431_res = stg6_stg7_1_merged1131_431_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1264, 2048>(result, stg6_stg7_1_merged1131_431_res);
	hw_uint<16> stg6_stg7_1_merged1131_432_res = stg6_stg7_1_merged1131_432_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1280, 2048>(result, stg6_stg7_1_merged1131_432_res);
	hw_uint<16> stg6_stg7_1_merged1131_433_res = stg6_stg7_1_merged1131_433_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1296, 2048>(result, stg6_stg7_1_merged1131_433_res);
	hw_uint<16> stg6_stg7_1_merged1131_434_res = stg6_stg7_1_merged1131_434_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1312, 2048>(result, stg6_stg7_1_merged1131_434_res);
	hw_uint<16> stg6_stg7_1_merged1131_435_res = stg6_stg7_1_merged1131_435_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1328, 2048>(result, stg6_stg7_1_merged1131_435_res);
	hw_uint<16> stg6_stg7_1_merged1131_436_res = stg6_stg7_1_merged1131_436_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1344, 2048>(result, stg6_stg7_1_merged1131_436_res);
	hw_uint<16> stg6_stg7_1_merged1131_437_res = stg6_stg7_1_merged1131_437_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1360, 2048>(result, stg6_stg7_1_merged1131_437_res);
	hw_uint<16> stg6_stg7_1_merged1131_438_res = stg6_stg7_1_merged1131_438_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1376, 2048>(result, stg6_stg7_1_merged1131_438_res);
	hw_uint<16> stg6_stg7_1_merged1131_439_res = stg6_stg7_1_merged1131_439_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1392, 2048>(result, stg6_stg7_1_merged1131_439_res);
	hw_uint<16> stg6_stg7_1_merged1131_440_res = stg6_stg7_1_merged1131_440_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1408, 2048>(result, stg6_stg7_1_merged1131_440_res);
	hw_uint<16> stg6_stg7_1_merged1131_441_res = stg6_stg7_1_merged1131_441_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1424, 2048>(result, stg6_stg7_1_merged1131_441_res);
	hw_uint<16> stg6_stg7_1_merged1131_442_res = stg6_stg7_1_merged1131_442_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1440, 2048>(result, stg6_stg7_1_merged1131_442_res);
	hw_uint<16> stg6_stg7_1_merged1131_443_res = stg6_stg7_1_merged1131_443_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1456, 2048>(result, stg6_stg7_1_merged1131_443_res);
	hw_uint<16> stg6_stg7_1_merged1131_444_res = stg6_stg7_1_merged1131_444_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1472, 2048>(result, stg6_stg7_1_merged1131_444_res);
	hw_uint<16> stg6_stg7_1_merged1131_445_res = stg6_stg7_1_merged1131_445_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1488, 2048>(result, stg6_stg7_1_merged1131_445_res);
	hw_uint<16> stg6_stg7_1_merged1131_446_res = stg6_stg7_1_merged1131_446_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1504, 2048>(result, stg6_stg7_1_merged1131_446_res);
	hw_uint<16> stg6_stg7_1_merged1131_447_res = stg6_stg7_1_merged1131_447_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1520, 2048>(result, stg6_stg7_1_merged1131_447_res);
	hw_uint<16> stg6_stg7_1_merged1131_448_res = stg6_stg7_1_merged1131_448_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1536, 2048>(result, stg6_stg7_1_merged1131_448_res);
	hw_uint<16> stg6_stg7_1_merged1131_449_res = stg6_stg7_1_merged1131_449_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1552, 2048>(result, stg6_stg7_1_merged1131_449_res);
	hw_uint<16> stg6_stg7_1_merged1131_450_res = stg6_stg7_1_merged1131_450_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1568, 2048>(result, stg6_stg7_1_merged1131_450_res);
	hw_uint<16> stg6_stg7_1_merged1131_451_res = stg6_stg7_1_merged1131_451_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1584, 2048>(result, stg6_stg7_1_merged1131_451_res);
	hw_uint<16> stg6_stg7_1_merged1131_452_res = stg6_stg7_1_merged1131_452_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1600, 2048>(result, stg6_stg7_1_merged1131_452_res);
	hw_uint<16> stg6_stg7_1_merged1131_453_res = stg6_stg7_1_merged1131_453_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1616, 2048>(result, stg6_stg7_1_merged1131_453_res);
	hw_uint<16> stg6_stg7_1_merged1131_454_res = stg6_stg7_1_merged1131_454_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1632, 2048>(result, stg6_stg7_1_merged1131_454_res);
	hw_uint<16> stg6_stg7_1_merged1131_455_res = stg6_stg7_1_merged1131_455_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1648, 2048>(result, stg6_stg7_1_merged1131_455_res);
	hw_uint<16> stg6_stg7_1_merged1131_456_res = stg6_stg7_1_merged1131_456_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1664, 2048>(result, stg6_stg7_1_merged1131_456_res);
	hw_uint<16> stg6_stg7_1_merged1131_457_res = stg6_stg7_1_merged1131_457_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1680, 2048>(result, stg6_stg7_1_merged1131_457_res);
	hw_uint<16> stg6_stg7_1_merged1131_458_res = stg6_stg7_1_merged1131_458_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1696, 2048>(result, stg6_stg7_1_merged1131_458_res);
	hw_uint<16> stg6_stg7_1_merged1131_459_res = stg6_stg7_1_merged1131_459_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1712, 2048>(result, stg6_stg7_1_merged1131_459_res);
	hw_uint<16> stg6_stg7_1_merged1131_460_res = stg6_stg7_1_merged1131_460_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1728, 2048>(result, stg6_stg7_1_merged1131_460_res);
	hw_uint<16> stg6_stg7_1_merged1131_461_res = stg6_stg7_1_merged1131_461_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1744, 2048>(result, stg6_stg7_1_merged1131_461_res);
	hw_uint<16> stg6_stg7_1_merged1131_462_res = stg6_stg7_1_merged1131_462_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1760, 2048>(result, stg6_stg7_1_merged1131_462_res);
	hw_uint<16> stg6_stg7_1_merged1131_463_res = stg6_stg7_1_merged1131_463_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1776, 2048>(result, stg6_stg7_1_merged1131_463_res);
	hw_uint<16> stg6_stg7_1_merged1131_464_res = stg6_stg7_1_merged1131_464_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1792, 2048>(result, stg6_stg7_1_merged1131_464_res);
	hw_uint<16> stg6_stg7_1_merged1131_465_res = stg6_stg7_1_merged1131_465_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1808, 2048>(result, stg6_stg7_1_merged1131_465_res);
	hw_uint<16> stg6_stg7_1_merged1131_466_res = stg6_stg7_1_merged1131_466_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1824, 2048>(result, stg6_stg7_1_merged1131_466_res);
	hw_uint<16> stg6_stg7_1_merged1131_467_res = stg6_stg7_1_merged1131_467_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1840, 2048>(result, stg6_stg7_1_merged1131_467_res);
	hw_uint<16> stg6_stg7_1_merged1131_468_res = stg6_stg7_1_merged1131_468_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1856, 2048>(result, stg6_stg7_1_merged1131_468_res);
	hw_uint<16> stg6_stg7_1_merged1131_469_res = stg6_stg7_1_merged1131_469_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1872, 2048>(result, stg6_stg7_1_merged1131_469_res);
	hw_uint<16> stg6_stg7_1_merged1131_470_res = stg6_stg7_1_merged1131_470_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1888, 2048>(result, stg6_stg7_1_merged1131_470_res);
	hw_uint<16> stg6_stg7_1_merged1131_471_res = stg6_stg7_1_merged1131_471_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1904, 2048>(result, stg6_stg7_1_merged1131_471_res);
	hw_uint<16> stg6_stg7_1_merged1131_472_res = stg6_stg7_1_merged1131_472_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1920, 2048>(result, stg6_stg7_1_merged1131_472_res);
	hw_uint<16> stg6_stg7_1_merged1131_473_res = stg6_stg7_1_merged1131_473_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1936, 2048>(result, stg6_stg7_1_merged1131_473_res);
	hw_uint<16> stg6_stg7_1_merged1131_474_res = stg6_stg7_1_merged1131_474_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1952, 2048>(result, stg6_stg7_1_merged1131_474_res);
	hw_uint<16> stg6_stg7_1_merged1131_475_res = stg6_stg7_1_merged1131_475_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1968, 2048>(result, stg6_stg7_1_merged1131_475_res);
	hw_uint<16> stg6_stg7_1_merged1131_476_res = stg6_stg7_1_merged1131_476_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1984, 2048>(result, stg6_stg7_1_merged1131_476_res);
	hw_uint<16> stg6_stg7_1_merged1131_477_res = stg6_stg7_1_merged1131_477_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<2000, 2048>(result, stg6_stg7_1_merged1131_477_res);
	hw_uint<16> stg6_stg7_1_merged1131_478_res = stg6_stg7_1_merged1131_478_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<2016, 2048>(result, stg6_stg7_1_merged1131_478_res);
	hw_uint<16> stg6_stg7_1_merged1131_479_res = stg6_stg7_1_merged1131_479_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<2032, 2048>(result, stg6_stg7_1_merged1131_479_res);
	return result;
}

struct stg7_stg7_1_merged1131_320_merged_banks_4_cache {
	// RAM Box: {[0, 2112], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 67, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 66> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_67() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_321_merged_banks_4_cache {
	// RAM Box: {[1, 2113], [0, 1085]}
	// Capacity: 69
	// # of read delays: 4
  // 0, 1, 67, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_68() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_322_merged_banks_4_cache {
	// RAM Box: {[2, 2082], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_323_merged_banks_4_cache {
	// RAM Box: {[3, 2083], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_324_merged_banks_4_cache {
	// RAM Box: {[4, 2084], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_325_merged_banks_4_cache {
	// RAM Box: {[5, 2085], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_326_merged_banks_4_cache {
	// RAM Box: {[6, 2086], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_327_merged_banks_4_cache {
	// RAM Box: {[7, 2087], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_328_merged_banks_4_cache {
	// RAM Box: {[8, 2088], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_329_merged_banks_4_cache {
	// RAM Box: {[9, 2089], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_330_merged_banks_4_cache {
	// RAM Box: {[10, 2090], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_331_merged_banks_4_cache {
	// RAM Box: {[11, 2091], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_332_merged_banks_4_cache {
	// RAM Box: {[12, 2092], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_333_merged_banks_4_cache {
	// RAM Box: {[13, 2093], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_334_merged_banks_4_cache {
	// RAM Box: {[14, 2094], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_335_merged_banks_4_cache {
	// RAM Box: {[15, 2095], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_336_merged_banks_4_cache {
	// RAM Box: {[16, 2096], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_337_merged_banks_4_cache {
	// RAM Box: {[17, 2097], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_338_merged_banks_4_cache {
	// RAM Box: {[18, 2098], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_339_merged_banks_4_cache {
	// RAM Box: {[19, 2099], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_340_merged_banks_4_cache {
	// RAM Box: {[20, 2100], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_341_merged_banks_4_cache {
	// RAM Box: {[21, 2101], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_342_merged_banks_4_cache {
	// RAM Box: {[22, 2102], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_343_merged_banks_4_cache {
	// RAM Box: {[23, 2103], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_344_merged_banks_4_cache {
	// RAM Box: {[24, 2104], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_345_merged_banks_4_cache {
	// RAM Box: {[25, 2105], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_346_merged_banks_4_cache {
	// RAM Box: {[26, 2106], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_347_merged_banks_4_cache {
	// RAM Box: {[27, 2107], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_348_merged_banks_4_cache {
	// RAM Box: {[28, 2108], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_349_merged_banks_4_cache {
	// RAM Box: {[29, 2109], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_350_merged_banks_4_cache {
	// RAM Box: {[30, 2110], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged1131_351_merged_banks_4_cache {
	// RAM Box: {[31, 2111], [0, 1086]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 1, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_cache {
  // Reader addrs...
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[1 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[1 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[1 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
    // { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[33 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // # of banks: 32
  stg7_stg7_1_merged1131_320_merged_banks_4_cache stg7_stg7_1_merged1131_320_merged_banks_4;
  stg7_stg7_1_merged1131_321_merged_banks_4_cache stg7_stg7_1_merged1131_321_merged_banks_4;
  stg7_stg7_1_merged1131_322_merged_banks_4_cache stg7_stg7_1_merged1131_322_merged_banks_4;
  stg7_stg7_1_merged1131_323_merged_banks_4_cache stg7_stg7_1_merged1131_323_merged_banks_4;
  stg7_stg7_1_merged1131_324_merged_banks_4_cache stg7_stg7_1_merged1131_324_merged_banks_4;
  stg7_stg7_1_merged1131_325_merged_banks_4_cache stg7_stg7_1_merged1131_325_merged_banks_4;
  stg7_stg7_1_merged1131_326_merged_banks_4_cache stg7_stg7_1_merged1131_326_merged_banks_4;
  stg7_stg7_1_merged1131_327_merged_banks_4_cache stg7_stg7_1_merged1131_327_merged_banks_4;
  stg7_stg7_1_merged1131_328_merged_banks_4_cache stg7_stg7_1_merged1131_328_merged_banks_4;
  stg7_stg7_1_merged1131_329_merged_banks_4_cache stg7_stg7_1_merged1131_329_merged_banks_4;
  stg7_stg7_1_merged1131_330_merged_banks_4_cache stg7_stg7_1_merged1131_330_merged_banks_4;
  stg7_stg7_1_merged1131_331_merged_banks_4_cache stg7_stg7_1_merged1131_331_merged_banks_4;
  stg7_stg7_1_merged1131_332_merged_banks_4_cache stg7_stg7_1_merged1131_332_merged_banks_4;
  stg7_stg7_1_merged1131_333_merged_banks_4_cache stg7_stg7_1_merged1131_333_merged_banks_4;
  stg7_stg7_1_merged1131_334_merged_banks_4_cache stg7_stg7_1_merged1131_334_merged_banks_4;
  stg7_stg7_1_merged1131_335_merged_banks_4_cache stg7_stg7_1_merged1131_335_merged_banks_4;
  stg7_stg7_1_merged1131_336_merged_banks_4_cache stg7_stg7_1_merged1131_336_merged_banks_4;
  stg7_stg7_1_merged1131_337_merged_banks_4_cache stg7_stg7_1_merged1131_337_merged_banks_4;
  stg7_stg7_1_merged1131_338_merged_banks_4_cache stg7_stg7_1_merged1131_338_merged_banks_4;
  stg7_stg7_1_merged1131_339_merged_banks_4_cache stg7_stg7_1_merged1131_339_merged_banks_4;
  stg7_stg7_1_merged1131_340_merged_banks_4_cache stg7_stg7_1_merged1131_340_merged_banks_4;
  stg7_stg7_1_merged1131_341_merged_banks_4_cache stg7_stg7_1_merged1131_341_merged_banks_4;
  stg7_stg7_1_merged1131_342_merged_banks_4_cache stg7_stg7_1_merged1131_342_merged_banks_4;
  stg7_stg7_1_merged1131_343_merged_banks_4_cache stg7_stg7_1_merged1131_343_merged_banks_4;
  stg7_stg7_1_merged1131_344_merged_banks_4_cache stg7_stg7_1_merged1131_344_merged_banks_4;
  stg7_stg7_1_merged1131_345_merged_banks_4_cache stg7_stg7_1_merged1131_345_merged_banks_4;
  stg7_stg7_1_merged1131_346_merged_banks_4_cache stg7_stg7_1_merged1131_346_merged_banks_4;
  stg7_stg7_1_merged1131_347_merged_banks_4_cache stg7_stg7_1_merged1131_347_merged_banks_4;
  stg7_stg7_1_merged1131_348_merged_banks_4_cache stg7_stg7_1_merged1131_348_merged_banks_4;
  stg7_stg7_1_merged1131_349_merged_banks_4_cache stg7_stg7_1_merged1131_349_merged_banks_4;
  stg7_stg7_1_merged1131_350_merged_banks_4_cache stg7_stg7_1_merged1131_350_merged_banks_4;
  stg7_stg7_1_merged1131_351_merged_banks_4_cache stg7_stg7_1_merged1131_351_merged_banks_4;
};



inline void stg7_stg7_1_merged1131_320_write(hw_uint<16>& stg7_stg7_1_merged1131_320, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_320_merged_banks_4.push(stg7_stg7_1_merged1131_320);
}

inline void stg7_stg7_1_merged1131_321_write(hw_uint<16>& stg7_stg7_1_merged1131_321, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_321_merged_banks_4.push(stg7_stg7_1_merged1131_321);
}

inline void stg7_stg7_1_merged1131_322_write(hw_uint<16>& stg7_stg7_1_merged1131_322, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_322_merged_banks_4.push(stg7_stg7_1_merged1131_322);
}

inline void stg7_stg7_1_merged1131_323_write(hw_uint<16>& stg7_stg7_1_merged1131_323, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_323_merged_banks_4.push(stg7_stg7_1_merged1131_323);
}

inline void stg7_stg7_1_merged1131_324_write(hw_uint<16>& stg7_stg7_1_merged1131_324, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_324_merged_banks_4.push(stg7_stg7_1_merged1131_324);
}

inline void stg7_stg7_1_merged1131_325_write(hw_uint<16>& stg7_stg7_1_merged1131_325, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_325_merged_banks_4.push(stg7_stg7_1_merged1131_325);
}

inline void stg7_stg7_1_merged1131_326_write(hw_uint<16>& stg7_stg7_1_merged1131_326, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_326_merged_banks_4.push(stg7_stg7_1_merged1131_326);
}

inline void stg7_stg7_1_merged1131_327_write(hw_uint<16>& stg7_stg7_1_merged1131_327, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_327_merged_banks_4.push(stg7_stg7_1_merged1131_327);
}

inline void stg7_stg7_1_merged1131_328_write(hw_uint<16>& stg7_stg7_1_merged1131_328, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_328_merged_banks_4.push(stg7_stg7_1_merged1131_328);
}

inline void stg7_stg7_1_merged1131_329_write(hw_uint<16>& stg7_stg7_1_merged1131_329, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_329_merged_banks_4.push(stg7_stg7_1_merged1131_329);
}

inline void stg7_stg7_1_merged1131_330_write(hw_uint<16>& stg7_stg7_1_merged1131_330, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_330_merged_banks_4.push(stg7_stg7_1_merged1131_330);
}

inline void stg7_stg7_1_merged1131_331_write(hw_uint<16>& stg7_stg7_1_merged1131_331, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_331_merged_banks_4.push(stg7_stg7_1_merged1131_331);
}

inline void stg7_stg7_1_merged1131_332_write(hw_uint<16>& stg7_stg7_1_merged1131_332, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_332_merged_banks_4.push(stg7_stg7_1_merged1131_332);
}

inline void stg7_stg7_1_merged1131_333_write(hw_uint<16>& stg7_stg7_1_merged1131_333, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_333_merged_banks_4.push(stg7_stg7_1_merged1131_333);
}

inline void stg7_stg7_1_merged1131_334_write(hw_uint<16>& stg7_stg7_1_merged1131_334, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_334_merged_banks_4.push(stg7_stg7_1_merged1131_334);
}

inline void stg7_stg7_1_merged1131_335_write(hw_uint<16>& stg7_stg7_1_merged1131_335, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_335_merged_banks_4.push(stg7_stg7_1_merged1131_335);
}

inline void stg7_stg7_1_merged1131_336_write(hw_uint<16>& stg7_stg7_1_merged1131_336, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_336_merged_banks_4.push(stg7_stg7_1_merged1131_336);
}

inline void stg7_stg7_1_merged1131_337_write(hw_uint<16>& stg7_stg7_1_merged1131_337, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_337_merged_banks_4.push(stg7_stg7_1_merged1131_337);
}

inline void stg7_stg7_1_merged1131_338_write(hw_uint<16>& stg7_stg7_1_merged1131_338, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_338_merged_banks_4.push(stg7_stg7_1_merged1131_338);
}

inline void stg7_stg7_1_merged1131_339_write(hw_uint<16>& stg7_stg7_1_merged1131_339, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_339_merged_banks_4.push(stg7_stg7_1_merged1131_339);
}

inline void stg7_stg7_1_merged1131_340_write(hw_uint<16>& stg7_stg7_1_merged1131_340, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_340_merged_banks_4.push(stg7_stg7_1_merged1131_340);
}

inline void stg7_stg7_1_merged1131_341_write(hw_uint<16>& stg7_stg7_1_merged1131_341, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_341_merged_banks_4.push(stg7_stg7_1_merged1131_341);
}

inline void stg7_stg7_1_merged1131_342_write(hw_uint<16>& stg7_stg7_1_merged1131_342, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_342_merged_banks_4.push(stg7_stg7_1_merged1131_342);
}

inline void stg7_stg7_1_merged1131_343_write(hw_uint<16>& stg7_stg7_1_merged1131_343, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_343_merged_banks_4.push(stg7_stg7_1_merged1131_343);
}

inline void stg7_stg7_1_merged1131_344_write(hw_uint<16>& stg7_stg7_1_merged1131_344, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_344_merged_banks_4.push(stg7_stg7_1_merged1131_344);
}

inline void stg7_stg7_1_merged1131_345_write(hw_uint<16>& stg7_stg7_1_merged1131_345, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_345_merged_banks_4.push(stg7_stg7_1_merged1131_345);
}

inline void stg7_stg7_1_merged1131_346_write(hw_uint<16>& stg7_stg7_1_merged1131_346, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_346_merged_banks_4.push(stg7_stg7_1_merged1131_346);
}

inline void stg7_stg7_1_merged1131_347_write(hw_uint<16>& stg7_stg7_1_merged1131_347, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_347_merged_banks_4.push(stg7_stg7_1_merged1131_347);
}

inline void stg7_stg7_1_merged1131_348_write(hw_uint<16>& stg7_stg7_1_merged1131_348, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_348_merged_banks_4.push(stg7_stg7_1_merged1131_348);
}

inline void stg7_stg7_1_merged1131_349_write(hw_uint<16>& stg7_stg7_1_merged1131_349, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_349_merged_banks_4.push(stg7_stg7_1_merged1131_349);
}

inline void stg7_stg7_1_merged1131_350_write(hw_uint<16>& stg7_stg7_1_merged1131_350, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_350_merged_banks_4.push(stg7_stg7_1_merged1131_350);
}

inline void stg7_stg7_1_merged1131_351_write(hw_uint<16>& stg7_stg7_1_merged1131_351, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1131_351_merged_banks_4.push(stg7_stg7_1_merged1131_351);
}

inline hw_uint<16> stg7_stg8_1_merged1134_192_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_192 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_320 = stg7.stg7_stg7_1_merged1131_320_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_320;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_193_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_193 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[1 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_321 = stg7.stg7_stg7_1_merged1131_321_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_321;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_194_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_194 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[1 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_321 = stg7.stg7_stg7_1_merged1131_321_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_321;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_195_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_195 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_322 = stg7.stg7_stg7_1_merged1131_322_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_322;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_196_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_196 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[1 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_321 = stg7.stg7_stg7_1_merged1131_321_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_321;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_197_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_197 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_322 = stg7.stg7_stg7_1_merged1131_322_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_322;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_198_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_198 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_322 = stg7.stg7_stg7_1_merged1131_322_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_322;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_199_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_199 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_323 = stg7.stg7_stg7_1_merged1131_323_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_323;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_200_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_200 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[2 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_322 = stg7.stg7_stg7_1_merged1131_322_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_322;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_201_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_201 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_323 = stg7.stg7_stg7_1_merged1131_323_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_323;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_202_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_202 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_323 = stg7.stg7_stg7_1_merged1131_323_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_323;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_203_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_203 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_324 = stg7.stg7_stg7_1_merged1131_324_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_324;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_204_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_204 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[3 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_323 = stg7.stg7_stg7_1_merged1131_323_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_323;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_205_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_205 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_324 = stg7.stg7_stg7_1_merged1131_324_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_324;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_206_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_206 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_324 = stg7.stg7_stg7_1_merged1131_324_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_324;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_207_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_207 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_325 = stg7.stg7_stg7_1_merged1131_325_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_325;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_208_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_208 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[4 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_324 = stg7.stg7_stg7_1_merged1131_324_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_324;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_209_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_209 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_325 = stg7.stg7_stg7_1_merged1131_325_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_325;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_210_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_210 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_325 = stg7.stg7_stg7_1_merged1131_325_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_325;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_211_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_211 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_326 = stg7.stg7_stg7_1_merged1131_326_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_326;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_212_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_212 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[5 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_325 = stg7.stg7_stg7_1_merged1131_325_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_325;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_213_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_213 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_326 = stg7.stg7_stg7_1_merged1131_326_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_326;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_214_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_214 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_326 = stg7.stg7_stg7_1_merged1131_326_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_326;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_215_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_215 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_327 = stg7.stg7_stg7_1_merged1131_327_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_327;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_216_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_216 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[6 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_326 = stg7.stg7_stg7_1_merged1131_326_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_326;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_217_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_217 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_327 = stg7.stg7_stg7_1_merged1131_327_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_327;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_218_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_218 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_327 = stg7.stg7_stg7_1_merged1131_327_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_327;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_219_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_219 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_328 = stg7.stg7_stg7_1_merged1131_328_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_328;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_220_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_220 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[7 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_327 = stg7.stg7_stg7_1_merged1131_327_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_327;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_221_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_221 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_328 = stg7.stg7_stg7_1_merged1131_328_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_328;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_222_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_222 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_328 = stg7.stg7_stg7_1_merged1131_328_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_328;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_223_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_223 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_329 = stg7.stg7_stg7_1_merged1131_329_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_329;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_224_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_224 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[8 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_328 = stg7.stg7_stg7_1_merged1131_328_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_328;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_225_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_225 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_329 = stg7.stg7_stg7_1_merged1131_329_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_329;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_226_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_226 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_329 = stg7.stg7_stg7_1_merged1131_329_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_329;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_227_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_227 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_330 = stg7.stg7_stg7_1_merged1131_330_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_330;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_228_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_228 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[9 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_329 = stg7.stg7_stg7_1_merged1131_329_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_329;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_229_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_229 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_330 = stg7.stg7_stg7_1_merged1131_330_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_330;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_230_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_230 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_330 = stg7.stg7_stg7_1_merged1131_330_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_330;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_231_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_231 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_331 = stg7.stg7_stg7_1_merged1131_331_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_331;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_232_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_232 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[10 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_330 = stg7.stg7_stg7_1_merged1131_330_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_330;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_233_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_233 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_331 = stg7.stg7_stg7_1_merged1131_331_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_331;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_234_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_234 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_331 = stg7.stg7_stg7_1_merged1131_331_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_331;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_235_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_235 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_332 = stg7.stg7_stg7_1_merged1131_332_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_332;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_236_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_236 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[11 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_331 = stg7.stg7_stg7_1_merged1131_331_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_331;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_237_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_237 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_332 = stg7.stg7_stg7_1_merged1131_332_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_332;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_238_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_238 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_332 = stg7.stg7_stg7_1_merged1131_332_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_332;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_239_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_239 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_333 = stg7.stg7_stg7_1_merged1131_333_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_333;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_240_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_240 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[12 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_332 = stg7.stg7_stg7_1_merged1131_332_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_332;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_241_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_241 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_333 = stg7.stg7_stg7_1_merged1131_333_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_333;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_242_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_242 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_333 = stg7.stg7_stg7_1_merged1131_333_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_333;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_243_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_243 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_334 = stg7.stg7_stg7_1_merged1131_334_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_334;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_244_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_244 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[13 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_333 = stg7.stg7_stg7_1_merged1131_333_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_333;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_245_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_245 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_334 = stg7.stg7_stg7_1_merged1131_334_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_334;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_246_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_246 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_334 = stg7.stg7_stg7_1_merged1131_334_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_334;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_247_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_247 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_335 = stg7.stg7_stg7_1_merged1131_335_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_335;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_248_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_248 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[14 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_334 = stg7.stg7_stg7_1_merged1131_334_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_334;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_249_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_249 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_335 = stg7.stg7_stg7_1_merged1131_335_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_335;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_250_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_250 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_335 = stg7.stg7_stg7_1_merged1131_335_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_335;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_251_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_251 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_336 = stg7.stg7_stg7_1_merged1131_336_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_336;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_252_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_252 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[15 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_335 = stg7.stg7_stg7_1_merged1131_335_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_335;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_253_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_253 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_336 = stg7.stg7_stg7_1_merged1131_336_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_336;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_254_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_254 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_336 = stg7.stg7_stg7_1_merged1131_336_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_336;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_255_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_255 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_337 = stg7.stg7_stg7_1_merged1131_337_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_337;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_256_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_256 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[16 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_336 = stg7.stg7_stg7_1_merged1131_336_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_336;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_257_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_257 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_337 = stg7.stg7_stg7_1_merged1131_337_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_337;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_258_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_258 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_337 = stg7.stg7_stg7_1_merged1131_337_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_337;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_259_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_259 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_338 = stg7.stg7_stg7_1_merged1131_338_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_338;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_260_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_260 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[17 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_337 = stg7.stg7_stg7_1_merged1131_337_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_337;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_261_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_261 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_338 = stg7.stg7_stg7_1_merged1131_338_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_338;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_262_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_262 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_338 = stg7.stg7_stg7_1_merged1131_338_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_338;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_263_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_263 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_339 = stg7.stg7_stg7_1_merged1131_339_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_339;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_264_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_264 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[18 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_338 = stg7.stg7_stg7_1_merged1131_338_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_338;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_265_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_265 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_339 = stg7.stg7_stg7_1_merged1131_339_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_339;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_266_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_266 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_339 = stg7.stg7_stg7_1_merged1131_339_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_339;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_267_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_267 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_340 = stg7.stg7_stg7_1_merged1131_340_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_340;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_268_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_268 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[19 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_339 = stg7.stg7_stg7_1_merged1131_339_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_339;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_269_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_269 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_340 = stg7.stg7_stg7_1_merged1131_340_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_340;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_270_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_270 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_340 = stg7.stg7_stg7_1_merged1131_340_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_340;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_271_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_271 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_341 = stg7.stg7_stg7_1_merged1131_341_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_341;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_272_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_272 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[20 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_340 = stg7.stg7_stg7_1_merged1131_340_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_340;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_273_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_273 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_341 = stg7.stg7_stg7_1_merged1131_341_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_341;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_274_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_274 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_341 = stg7.stg7_stg7_1_merged1131_341_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_341;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_275_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_275 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_342 = stg7.stg7_stg7_1_merged1131_342_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_342;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_276_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_276 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[21 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_341 = stg7.stg7_stg7_1_merged1131_341_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_341;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_277_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_277 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_342 = stg7.stg7_stg7_1_merged1131_342_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_342;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_278_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_278 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_342 = stg7.stg7_stg7_1_merged1131_342_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_342;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_279_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_279 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_343 = stg7.stg7_stg7_1_merged1131_343_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_343;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_280_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_280 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[22 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_342 = stg7.stg7_stg7_1_merged1131_342_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_342;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_281_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_281 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_343 = stg7.stg7_stg7_1_merged1131_343_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_343;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_282_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_282 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_343 = stg7.stg7_stg7_1_merged1131_343_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_343;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_283_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_283 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_344 = stg7.stg7_stg7_1_merged1131_344_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_344;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_284_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_284 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[23 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_343 = stg7.stg7_stg7_1_merged1131_343_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_343;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_285_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_285 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_344 = stg7.stg7_stg7_1_merged1131_344_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_344;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_286_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_286 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_344 = stg7.stg7_stg7_1_merged1131_344_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_344;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_287_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_287 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_345 = stg7.stg7_stg7_1_merged1131_345_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_345;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_288_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_288 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[24 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_344 = stg7.stg7_stg7_1_merged1131_344_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_344;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_289_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_289 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_345 = stg7.stg7_stg7_1_merged1131_345_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_345;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_290_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_290 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_345 = stg7.stg7_stg7_1_merged1131_345_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_345;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_291_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_291 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_346 = stg7.stg7_stg7_1_merged1131_346_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_346;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_292_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_292 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[25 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_345 = stg7.stg7_stg7_1_merged1131_345_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_345;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_293_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_293 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_346 = stg7.stg7_stg7_1_merged1131_346_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_346;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_294_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_294 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_346 = stg7.stg7_stg7_1_merged1131_346_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_346;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_295_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_295 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_347 = stg7.stg7_stg7_1_merged1131_347_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_347;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_296_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_296 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[26 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_346 = stg7.stg7_stg7_1_merged1131_346_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_346;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_297_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_297 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_347 = stg7.stg7_stg7_1_merged1131_347_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_347;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_298_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_298 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_347 = stg7.stg7_stg7_1_merged1131_347_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_347;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_299_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_299 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_348 = stg7.stg7_stg7_1_merged1131_348_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_348;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_300_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_300 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[27 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_347 = stg7.stg7_stg7_1_merged1131_347_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_347;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_301_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_301 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_348 = stg7.stg7_stg7_1_merged1131_348_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_348;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_302_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_302 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_348 = stg7.stg7_stg7_1_merged1131_348_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_348;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_303_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_303 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_349 = stg7.stg7_stg7_1_merged1131_349_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_349;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_304_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_304 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[28 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_348 = stg7.stg7_stg7_1_merged1131_348_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_348;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_305_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_305 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_349 = stg7.stg7_stg7_1_merged1131_349_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_349;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_306_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_306 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_349 = stg7.stg7_stg7_1_merged1131_349_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_349;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_307_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_307 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_350 = stg7.stg7_stg7_1_merged1131_350_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_350;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_308_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_308 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[29 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_349 = stg7.stg7_stg7_1_merged1131_349_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_349;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_309_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_309 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_350 = stg7.stg7_stg7_1_merged1131_350_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_350;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_310_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_310 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_350 = stg7.stg7_stg7_1_merged1131_350_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_350;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_311_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_311 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_351 = stg7.stg7_stg7_1_merged1131_351_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_351;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_312_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_312 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[30 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_350 = stg7.stg7_stg7_1_merged1131_350_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_350;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_313_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_313 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_351 = stg7.stg7_stg7_1_merged1131_351_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_351;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_314_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_314 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_351 = stg7.stg7_stg7_1_merged1131_351_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged1131_351;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_315_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_315 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_320 = stg7.stg7_stg7_1_merged1131_320_merged_banks_4.peek_67();
  return value_stg7_stg7_1_merged1131_320;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_316_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_316 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[31 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_351 = stg7.stg7_stg7_1_merged1131_351_merged_banks_4.peek_68();
  return value_stg7_stg7_1_merged1131_351;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_317_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_317 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_320 = stg7.stg7_stg7_1_merged1131_320_merged_banks_4.peek_67();
  return value_stg7_stg7_1_merged1131_320;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_318_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_318 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[32 + 32stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_320 = stg7.stg7_stg7_1_merged1131_320_merged_banks_4.peek_0();
  return value_stg7_stg7_1_merged1131_320;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged1134_319_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged1134_319 read pattern: { stg8_1_merged1134[root = 0, stg8_0, stg8_1] -> stg7[33 + 32stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 65 }
  // Read schedule : { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  // Write schedule: { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
  auto value_stg7_stg7_1_merged1131_321 = stg7.stg7_stg7_1_merged1131_321_merged_banks_4.peek_67();
  return value_stg7_stg7_1_merged1131_321;
  return 0;
}

// # of bundles = 2
// stg7_1_merged1131_write
//	stg7_stg7_1_merged1131_320
//	stg7_stg7_1_merged1131_321
//	stg7_stg7_1_merged1131_322
//	stg7_stg7_1_merged1131_323
//	stg7_stg7_1_merged1131_324
//	stg7_stg7_1_merged1131_325
//	stg7_stg7_1_merged1131_326
//	stg7_stg7_1_merged1131_327
//	stg7_stg7_1_merged1131_328
//	stg7_stg7_1_merged1131_329
//	stg7_stg7_1_merged1131_330
//	stg7_stg7_1_merged1131_331
//	stg7_stg7_1_merged1131_332
//	stg7_stg7_1_merged1131_333
//	stg7_stg7_1_merged1131_334
//	stg7_stg7_1_merged1131_335
//	stg7_stg7_1_merged1131_336
//	stg7_stg7_1_merged1131_337
//	stg7_stg7_1_merged1131_338
//	stg7_stg7_1_merged1131_339
//	stg7_stg7_1_merged1131_340
//	stg7_stg7_1_merged1131_341
//	stg7_stg7_1_merged1131_342
//	stg7_stg7_1_merged1131_343
//	stg7_stg7_1_merged1131_344
//	stg7_stg7_1_merged1131_345
//	stg7_stg7_1_merged1131_346
//	stg7_stg7_1_merged1131_347
//	stg7_stg7_1_merged1131_348
//	stg7_stg7_1_merged1131_349
//	stg7_stg7_1_merged1131_350
//	stg7_stg7_1_merged1131_351
inline void stg7_stg7_1_merged1131_write_bundle_write(hw_uint<512>& stg7_1_merged1131_write, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
	hw_uint<16> stg7_stg7_1_merged1131_320_res = stg7_1_merged1131_write.extract<0, 15>();
	stg7_stg7_1_merged1131_320_write(stg7_stg7_1_merged1131_320_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_321_res = stg7_1_merged1131_write.extract<16, 31>();
	stg7_stg7_1_merged1131_321_write(stg7_stg7_1_merged1131_321_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_322_res = stg7_1_merged1131_write.extract<32, 47>();
	stg7_stg7_1_merged1131_322_write(stg7_stg7_1_merged1131_322_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_323_res = stg7_1_merged1131_write.extract<48, 63>();
	stg7_stg7_1_merged1131_323_write(stg7_stg7_1_merged1131_323_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_324_res = stg7_1_merged1131_write.extract<64, 79>();
	stg7_stg7_1_merged1131_324_write(stg7_stg7_1_merged1131_324_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_325_res = stg7_1_merged1131_write.extract<80, 95>();
	stg7_stg7_1_merged1131_325_write(stg7_stg7_1_merged1131_325_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_326_res = stg7_1_merged1131_write.extract<96, 111>();
	stg7_stg7_1_merged1131_326_write(stg7_stg7_1_merged1131_326_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_327_res = stg7_1_merged1131_write.extract<112, 127>();
	stg7_stg7_1_merged1131_327_write(stg7_stg7_1_merged1131_327_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_328_res = stg7_1_merged1131_write.extract<128, 143>();
	stg7_stg7_1_merged1131_328_write(stg7_stg7_1_merged1131_328_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_329_res = stg7_1_merged1131_write.extract<144, 159>();
	stg7_stg7_1_merged1131_329_write(stg7_stg7_1_merged1131_329_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_330_res = stg7_1_merged1131_write.extract<160, 175>();
	stg7_stg7_1_merged1131_330_write(stg7_stg7_1_merged1131_330_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_331_res = stg7_1_merged1131_write.extract<176, 191>();
	stg7_stg7_1_merged1131_331_write(stg7_stg7_1_merged1131_331_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_332_res = stg7_1_merged1131_write.extract<192, 207>();
	stg7_stg7_1_merged1131_332_write(stg7_stg7_1_merged1131_332_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_333_res = stg7_1_merged1131_write.extract<208, 223>();
	stg7_stg7_1_merged1131_333_write(stg7_stg7_1_merged1131_333_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_334_res = stg7_1_merged1131_write.extract<224, 239>();
	stg7_stg7_1_merged1131_334_write(stg7_stg7_1_merged1131_334_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_335_res = stg7_1_merged1131_write.extract<240, 255>();
	stg7_stg7_1_merged1131_335_write(stg7_stg7_1_merged1131_335_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_336_res = stg7_1_merged1131_write.extract<256, 271>();
	stg7_stg7_1_merged1131_336_write(stg7_stg7_1_merged1131_336_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_337_res = stg7_1_merged1131_write.extract<272, 287>();
	stg7_stg7_1_merged1131_337_write(stg7_stg7_1_merged1131_337_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_338_res = stg7_1_merged1131_write.extract<288, 303>();
	stg7_stg7_1_merged1131_338_write(stg7_stg7_1_merged1131_338_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_339_res = stg7_1_merged1131_write.extract<304, 319>();
	stg7_stg7_1_merged1131_339_write(stg7_stg7_1_merged1131_339_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_340_res = stg7_1_merged1131_write.extract<320, 335>();
	stg7_stg7_1_merged1131_340_write(stg7_stg7_1_merged1131_340_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_341_res = stg7_1_merged1131_write.extract<336, 351>();
	stg7_stg7_1_merged1131_341_write(stg7_stg7_1_merged1131_341_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_342_res = stg7_1_merged1131_write.extract<352, 367>();
	stg7_stg7_1_merged1131_342_write(stg7_stg7_1_merged1131_342_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_343_res = stg7_1_merged1131_write.extract<368, 383>();
	stg7_stg7_1_merged1131_343_write(stg7_stg7_1_merged1131_343_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_344_res = stg7_1_merged1131_write.extract<384, 399>();
	stg7_stg7_1_merged1131_344_write(stg7_stg7_1_merged1131_344_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_345_res = stg7_1_merged1131_write.extract<400, 415>();
	stg7_stg7_1_merged1131_345_write(stg7_stg7_1_merged1131_345_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_346_res = stg7_1_merged1131_write.extract<416, 431>();
	stg7_stg7_1_merged1131_346_write(stg7_stg7_1_merged1131_346_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_347_res = stg7_1_merged1131_write.extract<432, 447>();
	stg7_stg7_1_merged1131_347_write(stg7_stg7_1_merged1131_347_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_348_res = stg7_1_merged1131_write.extract<448, 463>();
	stg7_stg7_1_merged1131_348_write(stg7_stg7_1_merged1131_348_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_349_res = stg7_1_merged1131_write.extract<464, 479>();
	stg7_stg7_1_merged1131_349_write(stg7_stg7_1_merged1131_349_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_350_res = stg7_1_merged1131_write.extract<480, 495>();
	stg7_stg7_1_merged1131_350_write(stg7_stg7_1_merged1131_350_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1131_351_res = stg7_1_merged1131_write.extract<496, 511>();
	stg7_stg7_1_merged1131_351_write(stg7_stg7_1_merged1131_351_res, stg7, root, stg7_0, stg7_1, dynamic_address);
}

// stg8_1_merged1134_read
//	stg7_stg8_1_merged1134_192
//	stg7_stg8_1_merged1134_193
//	stg7_stg8_1_merged1134_194
//	stg7_stg8_1_merged1134_195
//	stg7_stg8_1_merged1134_196
//	stg7_stg8_1_merged1134_197
//	stg7_stg8_1_merged1134_198
//	stg7_stg8_1_merged1134_199
//	stg7_stg8_1_merged1134_200
//	stg7_stg8_1_merged1134_201
//	stg7_stg8_1_merged1134_202
//	stg7_stg8_1_merged1134_203
//	stg7_stg8_1_merged1134_204
//	stg7_stg8_1_merged1134_205
//	stg7_stg8_1_merged1134_206
//	stg7_stg8_1_merged1134_207
//	stg7_stg8_1_merged1134_208
//	stg7_stg8_1_merged1134_209
//	stg7_stg8_1_merged1134_210
//	stg7_stg8_1_merged1134_211
//	stg7_stg8_1_merged1134_212
//	stg7_stg8_1_merged1134_213
//	stg7_stg8_1_merged1134_214
//	stg7_stg8_1_merged1134_215
//	stg7_stg8_1_merged1134_216
//	stg7_stg8_1_merged1134_217
//	stg7_stg8_1_merged1134_218
//	stg7_stg8_1_merged1134_219
//	stg7_stg8_1_merged1134_220
//	stg7_stg8_1_merged1134_221
//	stg7_stg8_1_merged1134_222
//	stg7_stg8_1_merged1134_223
//	stg7_stg8_1_merged1134_224
//	stg7_stg8_1_merged1134_225
//	stg7_stg8_1_merged1134_226
//	stg7_stg8_1_merged1134_227
//	stg7_stg8_1_merged1134_228
//	stg7_stg8_1_merged1134_229
//	stg7_stg8_1_merged1134_230
//	stg7_stg8_1_merged1134_231
//	stg7_stg8_1_merged1134_232
//	stg7_stg8_1_merged1134_233
//	stg7_stg8_1_merged1134_234
//	stg7_stg8_1_merged1134_235
//	stg7_stg8_1_merged1134_236
//	stg7_stg8_1_merged1134_237
//	stg7_stg8_1_merged1134_238
//	stg7_stg8_1_merged1134_239
//	stg7_stg8_1_merged1134_240
//	stg7_stg8_1_merged1134_241
//	stg7_stg8_1_merged1134_242
//	stg7_stg8_1_merged1134_243
//	stg7_stg8_1_merged1134_244
//	stg7_stg8_1_merged1134_245
//	stg7_stg8_1_merged1134_246
//	stg7_stg8_1_merged1134_247
//	stg7_stg8_1_merged1134_248
//	stg7_stg8_1_merged1134_249
//	stg7_stg8_1_merged1134_250
//	stg7_stg8_1_merged1134_251
//	stg7_stg8_1_merged1134_252
//	stg7_stg8_1_merged1134_253
//	stg7_stg8_1_merged1134_254
//	stg7_stg8_1_merged1134_255
//	stg7_stg8_1_merged1134_256
//	stg7_stg8_1_merged1134_257
//	stg7_stg8_1_merged1134_258
//	stg7_stg8_1_merged1134_259
//	stg7_stg8_1_merged1134_260
//	stg7_stg8_1_merged1134_261
//	stg7_stg8_1_merged1134_262
//	stg7_stg8_1_merged1134_263
//	stg7_stg8_1_merged1134_264
//	stg7_stg8_1_merged1134_265
//	stg7_stg8_1_merged1134_266
//	stg7_stg8_1_merged1134_267
//	stg7_stg8_1_merged1134_268
//	stg7_stg8_1_merged1134_269
//	stg7_stg8_1_merged1134_270
//	stg7_stg8_1_merged1134_271
//	stg7_stg8_1_merged1134_272
//	stg7_stg8_1_merged1134_273
//	stg7_stg8_1_merged1134_274
//	stg7_stg8_1_merged1134_275
//	stg7_stg8_1_merged1134_276
//	stg7_stg8_1_merged1134_277
//	stg7_stg8_1_merged1134_278
//	stg7_stg8_1_merged1134_279
//	stg7_stg8_1_merged1134_280
//	stg7_stg8_1_merged1134_281
//	stg7_stg8_1_merged1134_282
//	stg7_stg8_1_merged1134_283
//	stg7_stg8_1_merged1134_284
//	stg7_stg8_1_merged1134_285
//	stg7_stg8_1_merged1134_286
//	stg7_stg8_1_merged1134_287
//	stg7_stg8_1_merged1134_288
//	stg7_stg8_1_merged1134_289
//	stg7_stg8_1_merged1134_290
//	stg7_stg8_1_merged1134_291
//	stg7_stg8_1_merged1134_292
//	stg7_stg8_1_merged1134_293
//	stg7_stg8_1_merged1134_294
//	stg7_stg8_1_merged1134_295
//	stg7_stg8_1_merged1134_296
//	stg7_stg8_1_merged1134_297
//	stg7_stg8_1_merged1134_298
//	stg7_stg8_1_merged1134_299
//	stg7_stg8_1_merged1134_300
//	stg7_stg8_1_merged1134_301
//	stg7_stg8_1_merged1134_302
//	stg7_stg8_1_merged1134_303
//	stg7_stg8_1_merged1134_304
//	stg7_stg8_1_merged1134_305
//	stg7_stg8_1_merged1134_306
//	stg7_stg8_1_merged1134_307
//	stg7_stg8_1_merged1134_308
//	stg7_stg8_1_merged1134_309
//	stg7_stg8_1_merged1134_310
//	stg7_stg8_1_merged1134_311
//	stg7_stg8_1_merged1134_312
//	stg7_stg8_1_merged1134_313
//	stg7_stg8_1_merged1134_314
//	stg7_stg8_1_merged1134_315
//	stg7_stg8_1_merged1134_316
//	stg7_stg8_1_merged1134_317
//	stg7_stg8_1_merged1134_318
//	stg7_stg8_1_merged1134_319
inline hw_uint<2048> stg7_stg8_1_merged1134_read_bundle_read(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg7_stg8_1_merged1134_192
    // stg7_stg8_1_merged1134_193
    // stg7_stg8_1_merged1134_194
    // stg7_stg8_1_merged1134_195
    // stg7_stg8_1_merged1134_196
    // stg7_stg8_1_merged1134_197
    // stg7_stg8_1_merged1134_198
    // stg7_stg8_1_merged1134_199
    // stg7_stg8_1_merged1134_200
    // stg7_stg8_1_merged1134_201
    // stg7_stg8_1_merged1134_202
    // stg7_stg8_1_merged1134_203
    // stg7_stg8_1_merged1134_204
    // stg7_stg8_1_merged1134_205
    // stg7_stg8_1_merged1134_206
    // stg7_stg8_1_merged1134_207
    // stg7_stg8_1_merged1134_208
    // stg7_stg8_1_merged1134_209
    // stg7_stg8_1_merged1134_210
    // stg7_stg8_1_merged1134_211
    // stg7_stg8_1_merged1134_212
    // stg7_stg8_1_merged1134_213
    // stg7_stg8_1_merged1134_214
    // stg7_stg8_1_merged1134_215
    // stg7_stg8_1_merged1134_216
    // stg7_stg8_1_merged1134_217
    // stg7_stg8_1_merged1134_218
    // stg7_stg8_1_merged1134_219
    // stg7_stg8_1_merged1134_220
    // stg7_stg8_1_merged1134_221
    // stg7_stg8_1_merged1134_222
    // stg7_stg8_1_merged1134_223
    // stg7_stg8_1_merged1134_224
    // stg7_stg8_1_merged1134_225
    // stg7_stg8_1_merged1134_226
    // stg7_stg8_1_merged1134_227
    // stg7_stg8_1_merged1134_228
    // stg7_stg8_1_merged1134_229
    // stg7_stg8_1_merged1134_230
    // stg7_stg8_1_merged1134_231
    // stg7_stg8_1_merged1134_232
    // stg7_stg8_1_merged1134_233
    // stg7_stg8_1_merged1134_234
    // stg7_stg8_1_merged1134_235
    // stg7_stg8_1_merged1134_236
    // stg7_stg8_1_merged1134_237
    // stg7_stg8_1_merged1134_238
    // stg7_stg8_1_merged1134_239
    // stg7_stg8_1_merged1134_240
    // stg7_stg8_1_merged1134_241
    // stg7_stg8_1_merged1134_242
    // stg7_stg8_1_merged1134_243
    // stg7_stg8_1_merged1134_244
    // stg7_stg8_1_merged1134_245
    // stg7_stg8_1_merged1134_246
    // stg7_stg8_1_merged1134_247
    // stg7_stg8_1_merged1134_248
    // stg7_stg8_1_merged1134_249
    // stg7_stg8_1_merged1134_250
    // stg7_stg8_1_merged1134_251
    // stg7_stg8_1_merged1134_252
    // stg7_stg8_1_merged1134_253
    // stg7_stg8_1_merged1134_254
    // stg7_stg8_1_merged1134_255
    // stg7_stg8_1_merged1134_256
    // stg7_stg8_1_merged1134_257
    // stg7_stg8_1_merged1134_258
    // stg7_stg8_1_merged1134_259
    // stg7_stg8_1_merged1134_260
    // stg7_stg8_1_merged1134_261
    // stg7_stg8_1_merged1134_262
    // stg7_stg8_1_merged1134_263
    // stg7_stg8_1_merged1134_264
    // stg7_stg8_1_merged1134_265
    // stg7_stg8_1_merged1134_266
    // stg7_stg8_1_merged1134_267
    // stg7_stg8_1_merged1134_268
    // stg7_stg8_1_merged1134_269
    // stg7_stg8_1_merged1134_270
    // stg7_stg8_1_merged1134_271
    // stg7_stg8_1_merged1134_272
    // stg7_stg8_1_merged1134_273
    // stg7_stg8_1_merged1134_274
    // stg7_stg8_1_merged1134_275
    // stg7_stg8_1_merged1134_276
    // stg7_stg8_1_merged1134_277
    // stg7_stg8_1_merged1134_278
    // stg7_stg8_1_merged1134_279
    // stg7_stg8_1_merged1134_280
    // stg7_stg8_1_merged1134_281
    // stg7_stg8_1_merged1134_282
    // stg7_stg8_1_merged1134_283
    // stg7_stg8_1_merged1134_284
    // stg7_stg8_1_merged1134_285
    // stg7_stg8_1_merged1134_286
    // stg7_stg8_1_merged1134_287
    // stg7_stg8_1_merged1134_288
    // stg7_stg8_1_merged1134_289
    // stg7_stg8_1_merged1134_290
    // stg7_stg8_1_merged1134_291
    // stg7_stg8_1_merged1134_292
    // stg7_stg8_1_merged1134_293
    // stg7_stg8_1_merged1134_294
    // stg7_stg8_1_merged1134_295
    // stg7_stg8_1_merged1134_296
    // stg7_stg8_1_merged1134_297
    // stg7_stg8_1_merged1134_298
    // stg7_stg8_1_merged1134_299
    // stg7_stg8_1_merged1134_300
    // stg7_stg8_1_merged1134_301
    // stg7_stg8_1_merged1134_302
    // stg7_stg8_1_merged1134_303
    // stg7_stg8_1_merged1134_304
    // stg7_stg8_1_merged1134_305
    // stg7_stg8_1_merged1134_306
    // stg7_stg8_1_merged1134_307
    // stg7_stg8_1_merged1134_308
    // stg7_stg8_1_merged1134_309
    // stg7_stg8_1_merged1134_310
    // stg7_stg8_1_merged1134_311
    // stg7_stg8_1_merged1134_312
    // stg7_stg8_1_merged1134_313
    // stg7_stg8_1_merged1134_314
    // stg7_stg8_1_merged1134_315
    // stg7_stg8_1_merged1134_316
    // stg7_stg8_1_merged1134_317
    // stg7_stg8_1_merged1134_318
    // stg7_stg8_1_merged1134_319

	hw_uint<2048> result;
	hw_uint<16> stg7_stg8_1_merged1134_192_res = stg7_stg8_1_merged1134_192_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<0, 2048>(result, stg7_stg8_1_merged1134_192_res);
	hw_uint<16> stg7_stg8_1_merged1134_193_res = stg7_stg8_1_merged1134_193_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<16, 2048>(result, stg7_stg8_1_merged1134_193_res);
	hw_uint<16> stg7_stg8_1_merged1134_194_res = stg7_stg8_1_merged1134_194_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<32, 2048>(result, stg7_stg8_1_merged1134_194_res);
	hw_uint<16> stg7_stg8_1_merged1134_195_res = stg7_stg8_1_merged1134_195_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<48, 2048>(result, stg7_stg8_1_merged1134_195_res);
	hw_uint<16> stg7_stg8_1_merged1134_196_res = stg7_stg8_1_merged1134_196_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<64, 2048>(result, stg7_stg8_1_merged1134_196_res);
	hw_uint<16> stg7_stg8_1_merged1134_197_res = stg7_stg8_1_merged1134_197_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<80, 2048>(result, stg7_stg8_1_merged1134_197_res);
	hw_uint<16> stg7_stg8_1_merged1134_198_res = stg7_stg8_1_merged1134_198_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<96, 2048>(result, stg7_stg8_1_merged1134_198_res);
	hw_uint<16> stg7_stg8_1_merged1134_199_res = stg7_stg8_1_merged1134_199_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<112, 2048>(result, stg7_stg8_1_merged1134_199_res);
	hw_uint<16> stg7_stg8_1_merged1134_200_res = stg7_stg8_1_merged1134_200_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<128, 2048>(result, stg7_stg8_1_merged1134_200_res);
	hw_uint<16> stg7_stg8_1_merged1134_201_res = stg7_stg8_1_merged1134_201_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<144, 2048>(result, stg7_stg8_1_merged1134_201_res);
	hw_uint<16> stg7_stg8_1_merged1134_202_res = stg7_stg8_1_merged1134_202_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<160, 2048>(result, stg7_stg8_1_merged1134_202_res);
	hw_uint<16> stg7_stg8_1_merged1134_203_res = stg7_stg8_1_merged1134_203_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<176, 2048>(result, stg7_stg8_1_merged1134_203_res);
	hw_uint<16> stg7_stg8_1_merged1134_204_res = stg7_stg8_1_merged1134_204_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<192, 2048>(result, stg7_stg8_1_merged1134_204_res);
	hw_uint<16> stg7_stg8_1_merged1134_205_res = stg7_stg8_1_merged1134_205_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<208, 2048>(result, stg7_stg8_1_merged1134_205_res);
	hw_uint<16> stg7_stg8_1_merged1134_206_res = stg7_stg8_1_merged1134_206_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<224, 2048>(result, stg7_stg8_1_merged1134_206_res);
	hw_uint<16> stg7_stg8_1_merged1134_207_res = stg7_stg8_1_merged1134_207_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<240, 2048>(result, stg7_stg8_1_merged1134_207_res);
	hw_uint<16> stg7_stg8_1_merged1134_208_res = stg7_stg8_1_merged1134_208_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<256, 2048>(result, stg7_stg8_1_merged1134_208_res);
	hw_uint<16> stg7_stg8_1_merged1134_209_res = stg7_stg8_1_merged1134_209_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<272, 2048>(result, stg7_stg8_1_merged1134_209_res);
	hw_uint<16> stg7_stg8_1_merged1134_210_res = stg7_stg8_1_merged1134_210_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<288, 2048>(result, stg7_stg8_1_merged1134_210_res);
	hw_uint<16> stg7_stg8_1_merged1134_211_res = stg7_stg8_1_merged1134_211_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<304, 2048>(result, stg7_stg8_1_merged1134_211_res);
	hw_uint<16> stg7_stg8_1_merged1134_212_res = stg7_stg8_1_merged1134_212_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<320, 2048>(result, stg7_stg8_1_merged1134_212_res);
	hw_uint<16> stg7_stg8_1_merged1134_213_res = stg7_stg8_1_merged1134_213_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<336, 2048>(result, stg7_stg8_1_merged1134_213_res);
	hw_uint<16> stg7_stg8_1_merged1134_214_res = stg7_stg8_1_merged1134_214_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<352, 2048>(result, stg7_stg8_1_merged1134_214_res);
	hw_uint<16> stg7_stg8_1_merged1134_215_res = stg7_stg8_1_merged1134_215_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<368, 2048>(result, stg7_stg8_1_merged1134_215_res);
	hw_uint<16> stg7_stg8_1_merged1134_216_res = stg7_stg8_1_merged1134_216_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<384, 2048>(result, stg7_stg8_1_merged1134_216_res);
	hw_uint<16> stg7_stg8_1_merged1134_217_res = stg7_stg8_1_merged1134_217_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<400, 2048>(result, stg7_stg8_1_merged1134_217_res);
	hw_uint<16> stg7_stg8_1_merged1134_218_res = stg7_stg8_1_merged1134_218_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<416, 2048>(result, stg7_stg8_1_merged1134_218_res);
	hw_uint<16> stg7_stg8_1_merged1134_219_res = stg7_stg8_1_merged1134_219_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<432, 2048>(result, stg7_stg8_1_merged1134_219_res);
	hw_uint<16> stg7_stg8_1_merged1134_220_res = stg7_stg8_1_merged1134_220_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<448, 2048>(result, stg7_stg8_1_merged1134_220_res);
	hw_uint<16> stg7_stg8_1_merged1134_221_res = stg7_stg8_1_merged1134_221_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<464, 2048>(result, stg7_stg8_1_merged1134_221_res);
	hw_uint<16> stg7_stg8_1_merged1134_222_res = stg7_stg8_1_merged1134_222_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<480, 2048>(result, stg7_stg8_1_merged1134_222_res);
	hw_uint<16> stg7_stg8_1_merged1134_223_res = stg7_stg8_1_merged1134_223_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<496, 2048>(result, stg7_stg8_1_merged1134_223_res);
	hw_uint<16> stg7_stg8_1_merged1134_224_res = stg7_stg8_1_merged1134_224_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<512, 2048>(result, stg7_stg8_1_merged1134_224_res);
	hw_uint<16> stg7_stg8_1_merged1134_225_res = stg7_stg8_1_merged1134_225_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<528, 2048>(result, stg7_stg8_1_merged1134_225_res);
	hw_uint<16> stg7_stg8_1_merged1134_226_res = stg7_stg8_1_merged1134_226_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<544, 2048>(result, stg7_stg8_1_merged1134_226_res);
	hw_uint<16> stg7_stg8_1_merged1134_227_res = stg7_stg8_1_merged1134_227_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<560, 2048>(result, stg7_stg8_1_merged1134_227_res);
	hw_uint<16> stg7_stg8_1_merged1134_228_res = stg7_stg8_1_merged1134_228_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<576, 2048>(result, stg7_stg8_1_merged1134_228_res);
	hw_uint<16> stg7_stg8_1_merged1134_229_res = stg7_stg8_1_merged1134_229_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<592, 2048>(result, stg7_stg8_1_merged1134_229_res);
	hw_uint<16> stg7_stg8_1_merged1134_230_res = stg7_stg8_1_merged1134_230_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<608, 2048>(result, stg7_stg8_1_merged1134_230_res);
	hw_uint<16> stg7_stg8_1_merged1134_231_res = stg7_stg8_1_merged1134_231_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<624, 2048>(result, stg7_stg8_1_merged1134_231_res);
	hw_uint<16> stg7_stg8_1_merged1134_232_res = stg7_stg8_1_merged1134_232_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<640, 2048>(result, stg7_stg8_1_merged1134_232_res);
	hw_uint<16> stg7_stg8_1_merged1134_233_res = stg7_stg8_1_merged1134_233_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<656, 2048>(result, stg7_stg8_1_merged1134_233_res);
	hw_uint<16> stg7_stg8_1_merged1134_234_res = stg7_stg8_1_merged1134_234_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<672, 2048>(result, stg7_stg8_1_merged1134_234_res);
	hw_uint<16> stg7_stg8_1_merged1134_235_res = stg7_stg8_1_merged1134_235_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<688, 2048>(result, stg7_stg8_1_merged1134_235_res);
	hw_uint<16> stg7_stg8_1_merged1134_236_res = stg7_stg8_1_merged1134_236_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<704, 2048>(result, stg7_stg8_1_merged1134_236_res);
	hw_uint<16> stg7_stg8_1_merged1134_237_res = stg7_stg8_1_merged1134_237_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<720, 2048>(result, stg7_stg8_1_merged1134_237_res);
	hw_uint<16> stg7_stg8_1_merged1134_238_res = stg7_stg8_1_merged1134_238_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<736, 2048>(result, stg7_stg8_1_merged1134_238_res);
	hw_uint<16> stg7_stg8_1_merged1134_239_res = stg7_stg8_1_merged1134_239_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<752, 2048>(result, stg7_stg8_1_merged1134_239_res);
	hw_uint<16> stg7_stg8_1_merged1134_240_res = stg7_stg8_1_merged1134_240_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<768, 2048>(result, stg7_stg8_1_merged1134_240_res);
	hw_uint<16> stg7_stg8_1_merged1134_241_res = stg7_stg8_1_merged1134_241_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<784, 2048>(result, stg7_stg8_1_merged1134_241_res);
	hw_uint<16> stg7_stg8_1_merged1134_242_res = stg7_stg8_1_merged1134_242_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<800, 2048>(result, stg7_stg8_1_merged1134_242_res);
	hw_uint<16> stg7_stg8_1_merged1134_243_res = stg7_stg8_1_merged1134_243_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<816, 2048>(result, stg7_stg8_1_merged1134_243_res);
	hw_uint<16> stg7_stg8_1_merged1134_244_res = stg7_stg8_1_merged1134_244_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<832, 2048>(result, stg7_stg8_1_merged1134_244_res);
	hw_uint<16> stg7_stg8_1_merged1134_245_res = stg7_stg8_1_merged1134_245_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<848, 2048>(result, stg7_stg8_1_merged1134_245_res);
	hw_uint<16> stg7_stg8_1_merged1134_246_res = stg7_stg8_1_merged1134_246_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<864, 2048>(result, stg7_stg8_1_merged1134_246_res);
	hw_uint<16> stg7_stg8_1_merged1134_247_res = stg7_stg8_1_merged1134_247_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<880, 2048>(result, stg7_stg8_1_merged1134_247_res);
	hw_uint<16> stg7_stg8_1_merged1134_248_res = stg7_stg8_1_merged1134_248_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<896, 2048>(result, stg7_stg8_1_merged1134_248_res);
	hw_uint<16> stg7_stg8_1_merged1134_249_res = stg7_stg8_1_merged1134_249_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<912, 2048>(result, stg7_stg8_1_merged1134_249_res);
	hw_uint<16> stg7_stg8_1_merged1134_250_res = stg7_stg8_1_merged1134_250_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<928, 2048>(result, stg7_stg8_1_merged1134_250_res);
	hw_uint<16> stg7_stg8_1_merged1134_251_res = stg7_stg8_1_merged1134_251_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<944, 2048>(result, stg7_stg8_1_merged1134_251_res);
	hw_uint<16> stg7_stg8_1_merged1134_252_res = stg7_stg8_1_merged1134_252_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<960, 2048>(result, stg7_stg8_1_merged1134_252_res);
	hw_uint<16> stg7_stg8_1_merged1134_253_res = stg7_stg8_1_merged1134_253_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<976, 2048>(result, stg7_stg8_1_merged1134_253_res);
	hw_uint<16> stg7_stg8_1_merged1134_254_res = stg7_stg8_1_merged1134_254_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<992, 2048>(result, stg7_stg8_1_merged1134_254_res);
	hw_uint<16> stg7_stg8_1_merged1134_255_res = stg7_stg8_1_merged1134_255_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1008, 2048>(result, stg7_stg8_1_merged1134_255_res);
	hw_uint<16> stg7_stg8_1_merged1134_256_res = stg7_stg8_1_merged1134_256_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1024, 2048>(result, stg7_stg8_1_merged1134_256_res);
	hw_uint<16> stg7_stg8_1_merged1134_257_res = stg7_stg8_1_merged1134_257_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1040, 2048>(result, stg7_stg8_1_merged1134_257_res);
	hw_uint<16> stg7_stg8_1_merged1134_258_res = stg7_stg8_1_merged1134_258_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1056, 2048>(result, stg7_stg8_1_merged1134_258_res);
	hw_uint<16> stg7_stg8_1_merged1134_259_res = stg7_stg8_1_merged1134_259_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1072, 2048>(result, stg7_stg8_1_merged1134_259_res);
	hw_uint<16> stg7_stg8_1_merged1134_260_res = stg7_stg8_1_merged1134_260_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1088, 2048>(result, stg7_stg8_1_merged1134_260_res);
	hw_uint<16> stg7_stg8_1_merged1134_261_res = stg7_stg8_1_merged1134_261_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1104, 2048>(result, stg7_stg8_1_merged1134_261_res);
	hw_uint<16> stg7_stg8_1_merged1134_262_res = stg7_stg8_1_merged1134_262_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1120, 2048>(result, stg7_stg8_1_merged1134_262_res);
	hw_uint<16> stg7_stg8_1_merged1134_263_res = stg7_stg8_1_merged1134_263_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1136, 2048>(result, stg7_stg8_1_merged1134_263_res);
	hw_uint<16> stg7_stg8_1_merged1134_264_res = stg7_stg8_1_merged1134_264_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1152, 2048>(result, stg7_stg8_1_merged1134_264_res);
	hw_uint<16> stg7_stg8_1_merged1134_265_res = stg7_stg8_1_merged1134_265_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1168, 2048>(result, stg7_stg8_1_merged1134_265_res);
	hw_uint<16> stg7_stg8_1_merged1134_266_res = stg7_stg8_1_merged1134_266_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1184, 2048>(result, stg7_stg8_1_merged1134_266_res);
	hw_uint<16> stg7_stg8_1_merged1134_267_res = stg7_stg8_1_merged1134_267_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1200, 2048>(result, stg7_stg8_1_merged1134_267_res);
	hw_uint<16> stg7_stg8_1_merged1134_268_res = stg7_stg8_1_merged1134_268_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1216, 2048>(result, stg7_stg8_1_merged1134_268_res);
	hw_uint<16> stg7_stg8_1_merged1134_269_res = stg7_stg8_1_merged1134_269_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1232, 2048>(result, stg7_stg8_1_merged1134_269_res);
	hw_uint<16> stg7_stg8_1_merged1134_270_res = stg7_stg8_1_merged1134_270_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1248, 2048>(result, stg7_stg8_1_merged1134_270_res);
	hw_uint<16> stg7_stg8_1_merged1134_271_res = stg7_stg8_1_merged1134_271_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1264, 2048>(result, stg7_stg8_1_merged1134_271_res);
	hw_uint<16> stg7_stg8_1_merged1134_272_res = stg7_stg8_1_merged1134_272_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1280, 2048>(result, stg7_stg8_1_merged1134_272_res);
	hw_uint<16> stg7_stg8_1_merged1134_273_res = stg7_stg8_1_merged1134_273_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1296, 2048>(result, stg7_stg8_1_merged1134_273_res);
	hw_uint<16> stg7_stg8_1_merged1134_274_res = stg7_stg8_1_merged1134_274_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1312, 2048>(result, stg7_stg8_1_merged1134_274_res);
	hw_uint<16> stg7_stg8_1_merged1134_275_res = stg7_stg8_1_merged1134_275_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1328, 2048>(result, stg7_stg8_1_merged1134_275_res);
	hw_uint<16> stg7_stg8_1_merged1134_276_res = stg7_stg8_1_merged1134_276_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1344, 2048>(result, stg7_stg8_1_merged1134_276_res);
	hw_uint<16> stg7_stg8_1_merged1134_277_res = stg7_stg8_1_merged1134_277_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1360, 2048>(result, stg7_stg8_1_merged1134_277_res);
	hw_uint<16> stg7_stg8_1_merged1134_278_res = stg7_stg8_1_merged1134_278_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1376, 2048>(result, stg7_stg8_1_merged1134_278_res);
	hw_uint<16> stg7_stg8_1_merged1134_279_res = stg7_stg8_1_merged1134_279_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1392, 2048>(result, stg7_stg8_1_merged1134_279_res);
	hw_uint<16> stg7_stg8_1_merged1134_280_res = stg7_stg8_1_merged1134_280_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1408, 2048>(result, stg7_stg8_1_merged1134_280_res);
	hw_uint<16> stg7_stg8_1_merged1134_281_res = stg7_stg8_1_merged1134_281_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1424, 2048>(result, stg7_stg8_1_merged1134_281_res);
	hw_uint<16> stg7_stg8_1_merged1134_282_res = stg7_stg8_1_merged1134_282_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1440, 2048>(result, stg7_stg8_1_merged1134_282_res);
	hw_uint<16> stg7_stg8_1_merged1134_283_res = stg7_stg8_1_merged1134_283_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1456, 2048>(result, stg7_stg8_1_merged1134_283_res);
	hw_uint<16> stg7_stg8_1_merged1134_284_res = stg7_stg8_1_merged1134_284_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1472, 2048>(result, stg7_stg8_1_merged1134_284_res);
	hw_uint<16> stg7_stg8_1_merged1134_285_res = stg7_stg8_1_merged1134_285_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1488, 2048>(result, stg7_stg8_1_merged1134_285_res);
	hw_uint<16> stg7_stg8_1_merged1134_286_res = stg7_stg8_1_merged1134_286_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1504, 2048>(result, stg7_stg8_1_merged1134_286_res);
	hw_uint<16> stg7_stg8_1_merged1134_287_res = stg7_stg8_1_merged1134_287_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1520, 2048>(result, stg7_stg8_1_merged1134_287_res);
	hw_uint<16> stg7_stg8_1_merged1134_288_res = stg7_stg8_1_merged1134_288_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1536, 2048>(result, stg7_stg8_1_merged1134_288_res);
	hw_uint<16> stg7_stg8_1_merged1134_289_res = stg7_stg8_1_merged1134_289_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1552, 2048>(result, stg7_stg8_1_merged1134_289_res);
	hw_uint<16> stg7_stg8_1_merged1134_290_res = stg7_stg8_1_merged1134_290_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1568, 2048>(result, stg7_stg8_1_merged1134_290_res);
	hw_uint<16> stg7_stg8_1_merged1134_291_res = stg7_stg8_1_merged1134_291_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1584, 2048>(result, stg7_stg8_1_merged1134_291_res);
	hw_uint<16> stg7_stg8_1_merged1134_292_res = stg7_stg8_1_merged1134_292_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1600, 2048>(result, stg7_stg8_1_merged1134_292_res);
	hw_uint<16> stg7_stg8_1_merged1134_293_res = stg7_stg8_1_merged1134_293_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1616, 2048>(result, stg7_stg8_1_merged1134_293_res);
	hw_uint<16> stg7_stg8_1_merged1134_294_res = stg7_stg8_1_merged1134_294_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1632, 2048>(result, stg7_stg8_1_merged1134_294_res);
	hw_uint<16> stg7_stg8_1_merged1134_295_res = stg7_stg8_1_merged1134_295_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1648, 2048>(result, stg7_stg8_1_merged1134_295_res);
	hw_uint<16> stg7_stg8_1_merged1134_296_res = stg7_stg8_1_merged1134_296_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1664, 2048>(result, stg7_stg8_1_merged1134_296_res);
	hw_uint<16> stg7_stg8_1_merged1134_297_res = stg7_stg8_1_merged1134_297_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1680, 2048>(result, stg7_stg8_1_merged1134_297_res);
	hw_uint<16> stg7_stg8_1_merged1134_298_res = stg7_stg8_1_merged1134_298_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1696, 2048>(result, stg7_stg8_1_merged1134_298_res);
	hw_uint<16> stg7_stg8_1_merged1134_299_res = stg7_stg8_1_merged1134_299_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1712, 2048>(result, stg7_stg8_1_merged1134_299_res);
	hw_uint<16> stg7_stg8_1_merged1134_300_res = stg7_stg8_1_merged1134_300_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1728, 2048>(result, stg7_stg8_1_merged1134_300_res);
	hw_uint<16> stg7_stg8_1_merged1134_301_res = stg7_stg8_1_merged1134_301_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1744, 2048>(result, stg7_stg8_1_merged1134_301_res);
	hw_uint<16> stg7_stg8_1_merged1134_302_res = stg7_stg8_1_merged1134_302_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1760, 2048>(result, stg7_stg8_1_merged1134_302_res);
	hw_uint<16> stg7_stg8_1_merged1134_303_res = stg7_stg8_1_merged1134_303_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1776, 2048>(result, stg7_stg8_1_merged1134_303_res);
	hw_uint<16> stg7_stg8_1_merged1134_304_res = stg7_stg8_1_merged1134_304_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1792, 2048>(result, stg7_stg8_1_merged1134_304_res);
	hw_uint<16> stg7_stg8_1_merged1134_305_res = stg7_stg8_1_merged1134_305_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1808, 2048>(result, stg7_stg8_1_merged1134_305_res);
	hw_uint<16> stg7_stg8_1_merged1134_306_res = stg7_stg8_1_merged1134_306_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1824, 2048>(result, stg7_stg8_1_merged1134_306_res);
	hw_uint<16> stg7_stg8_1_merged1134_307_res = stg7_stg8_1_merged1134_307_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1840, 2048>(result, stg7_stg8_1_merged1134_307_res);
	hw_uint<16> stg7_stg8_1_merged1134_308_res = stg7_stg8_1_merged1134_308_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1856, 2048>(result, stg7_stg8_1_merged1134_308_res);
	hw_uint<16> stg7_stg8_1_merged1134_309_res = stg7_stg8_1_merged1134_309_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1872, 2048>(result, stg7_stg8_1_merged1134_309_res);
	hw_uint<16> stg7_stg8_1_merged1134_310_res = stg7_stg8_1_merged1134_310_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1888, 2048>(result, stg7_stg8_1_merged1134_310_res);
	hw_uint<16> stg7_stg8_1_merged1134_311_res = stg7_stg8_1_merged1134_311_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1904, 2048>(result, stg7_stg8_1_merged1134_311_res);
	hw_uint<16> stg7_stg8_1_merged1134_312_res = stg7_stg8_1_merged1134_312_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1920, 2048>(result, stg7_stg8_1_merged1134_312_res);
	hw_uint<16> stg7_stg8_1_merged1134_313_res = stg7_stg8_1_merged1134_313_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1936, 2048>(result, stg7_stg8_1_merged1134_313_res);
	hw_uint<16> stg7_stg8_1_merged1134_314_res = stg7_stg8_1_merged1134_314_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1952, 2048>(result, stg7_stg8_1_merged1134_314_res);
	hw_uint<16> stg7_stg8_1_merged1134_315_res = stg7_stg8_1_merged1134_315_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1968, 2048>(result, stg7_stg8_1_merged1134_315_res);
	hw_uint<16> stg7_stg8_1_merged1134_316_res = stg7_stg8_1_merged1134_316_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1984, 2048>(result, stg7_stg8_1_merged1134_316_res);
	hw_uint<16> stg7_stg8_1_merged1134_317_res = stg7_stg8_1_merged1134_317_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<2000, 2048>(result, stg7_stg8_1_merged1134_317_res);
	hw_uint<16> stg7_stg8_1_merged1134_318_res = stg7_stg8_1_merged1134_318_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<2016, 2048>(result, stg7_stg8_1_merged1134_318_res);
	hw_uint<16> stg7_stg8_1_merged1134_319_res = stg7_stg8_1_merged1134_319_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<2032, 2048>(result, stg7_stg8_1_merged1134_319_res);
	return result;
}

struct stg8_stg8_1_merged1134_160_merged_banks_4_cache {
	// RAM Box: {[0, 2080], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 66, 67
	hw_uint<16> f0;
	fifo<hw_uint<16>, 65> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_66() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_161_merged_banks_4_cache {
	// RAM Box: {[1, 2081], [0, 1084]}
	// Capacity: 68
	// # of read delays: 4
  // 0, 1, 66, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_67() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_162_merged_banks_4_cache {
	// RAM Box: {[2, 2050], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_163_merged_banks_4_cache {
	// RAM Box: {[3, 2051], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_164_merged_banks_4_cache {
	// RAM Box: {[4, 2052], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_165_merged_banks_4_cache {
	// RAM Box: {[5, 2053], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_166_merged_banks_4_cache {
	// RAM Box: {[6, 2054], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_167_merged_banks_4_cache {
	// RAM Box: {[7, 2055], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_168_merged_banks_4_cache {
	// RAM Box: {[8, 2056], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_169_merged_banks_4_cache {
	// RAM Box: {[9, 2057], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_170_merged_banks_4_cache {
	// RAM Box: {[10, 2058], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_171_merged_banks_4_cache {
	// RAM Box: {[11, 2059], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_172_merged_banks_4_cache {
	// RAM Box: {[12, 2060], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_173_merged_banks_4_cache {
	// RAM Box: {[13, 2061], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_174_merged_banks_4_cache {
	// RAM Box: {[14, 2062], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_175_merged_banks_4_cache {
	// RAM Box: {[15, 2063], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_176_merged_banks_4_cache {
	// RAM Box: {[16, 2064], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_177_merged_banks_4_cache {
	// RAM Box: {[17, 2065], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_178_merged_banks_4_cache {
	// RAM Box: {[18, 2066], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_179_merged_banks_4_cache {
	// RAM Box: {[19, 2067], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_180_merged_banks_4_cache {
	// RAM Box: {[20, 2068], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_181_merged_banks_4_cache {
	// RAM Box: {[21, 2069], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_182_merged_banks_4_cache {
	// RAM Box: {[22, 2070], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_183_merged_banks_4_cache {
	// RAM Box: {[23, 2071], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_184_merged_banks_4_cache {
	// RAM Box: {[24, 2072], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_185_merged_banks_4_cache {
	// RAM Box: {[25, 2073], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_186_merged_banks_4_cache {
	// RAM Box: {[26, 2074], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_187_merged_banks_4_cache {
	// RAM Box: {[27, 2075], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_188_merged_banks_4_cache {
	// RAM Box: {[28, 2076], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_189_merged_banks_4_cache {
	// RAM Box: {[29, 2077], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_190_merged_banks_4_cache {
	// RAM Box: {[30, 2078], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged1134_191_merged_banks_4_cache {
	// RAM Box: {[31, 2079], [0, 1085]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_cache {
  // Reader addrs...
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[33 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[1 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[1 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[1 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
    // { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // # of banks: 32
  stg8_stg8_1_merged1134_160_merged_banks_4_cache stg8_stg8_1_merged1134_160_merged_banks_4;
  stg8_stg8_1_merged1134_161_merged_banks_4_cache stg8_stg8_1_merged1134_161_merged_banks_4;
  stg8_stg8_1_merged1134_162_merged_banks_4_cache stg8_stg8_1_merged1134_162_merged_banks_4;
  stg8_stg8_1_merged1134_163_merged_banks_4_cache stg8_stg8_1_merged1134_163_merged_banks_4;
  stg8_stg8_1_merged1134_164_merged_banks_4_cache stg8_stg8_1_merged1134_164_merged_banks_4;
  stg8_stg8_1_merged1134_165_merged_banks_4_cache stg8_stg8_1_merged1134_165_merged_banks_4;
  stg8_stg8_1_merged1134_166_merged_banks_4_cache stg8_stg8_1_merged1134_166_merged_banks_4;
  stg8_stg8_1_merged1134_167_merged_banks_4_cache stg8_stg8_1_merged1134_167_merged_banks_4;
  stg8_stg8_1_merged1134_168_merged_banks_4_cache stg8_stg8_1_merged1134_168_merged_banks_4;
  stg8_stg8_1_merged1134_169_merged_banks_4_cache stg8_stg8_1_merged1134_169_merged_banks_4;
  stg8_stg8_1_merged1134_170_merged_banks_4_cache stg8_stg8_1_merged1134_170_merged_banks_4;
  stg8_stg8_1_merged1134_171_merged_banks_4_cache stg8_stg8_1_merged1134_171_merged_banks_4;
  stg8_stg8_1_merged1134_172_merged_banks_4_cache stg8_stg8_1_merged1134_172_merged_banks_4;
  stg8_stg8_1_merged1134_173_merged_banks_4_cache stg8_stg8_1_merged1134_173_merged_banks_4;
  stg8_stg8_1_merged1134_174_merged_banks_4_cache stg8_stg8_1_merged1134_174_merged_banks_4;
  stg8_stg8_1_merged1134_175_merged_banks_4_cache stg8_stg8_1_merged1134_175_merged_banks_4;
  stg8_stg8_1_merged1134_176_merged_banks_4_cache stg8_stg8_1_merged1134_176_merged_banks_4;
  stg8_stg8_1_merged1134_177_merged_banks_4_cache stg8_stg8_1_merged1134_177_merged_banks_4;
  stg8_stg8_1_merged1134_178_merged_banks_4_cache stg8_stg8_1_merged1134_178_merged_banks_4;
  stg8_stg8_1_merged1134_179_merged_banks_4_cache stg8_stg8_1_merged1134_179_merged_banks_4;
  stg8_stg8_1_merged1134_180_merged_banks_4_cache stg8_stg8_1_merged1134_180_merged_banks_4;
  stg8_stg8_1_merged1134_181_merged_banks_4_cache stg8_stg8_1_merged1134_181_merged_banks_4;
  stg8_stg8_1_merged1134_182_merged_banks_4_cache stg8_stg8_1_merged1134_182_merged_banks_4;
  stg8_stg8_1_merged1134_183_merged_banks_4_cache stg8_stg8_1_merged1134_183_merged_banks_4;
  stg8_stg8_1_merged1134_184_merged_banks_4_cache stg8_stg8_1_merged1134_184_merged_banks_4;
  stg8_stg8_1_merged1134_185_merged_banks_4_cache stg8_stg8_1_merged1134_185_merged_banks_4;
  stg8_stg8_1_merged1134_186_merged_banks_4_cache stg8_stg8_1_merged1134_186_merged_banks_4;
  stg8_stg8_1_merged1134_187_merged_banks_4_cache stg8_stg8_1_merged1134_187_merged_banks_4;
  stg8_stg8_1_merged1134_188_merged_banks_4_cache stg8_stg8_1_merged1134_188_merged_banks_4;
  stg8_stg8_1_merged1134_189_merged_banks_4_cache stg8_stg8_1_merged1134_189_merged_banks_4;
  stg8_stg8_1_merged1134_190_merged_banks_4_cache stg8_stg8_1_merged1134_190_merged_banks_4;
  stg8_stg8_1_merged1134_191_merged_banks_4_cache stg8_stg8_1_merged1134_191_merged_banks_4;
};



inline void stg8_stg8_1_merged1134_160_write(hw_uint<16>& stg8_stg8_1_merged1134_160, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_160_merged_banks_4.push(stg8_stg8_1_merged1134_160);
}

inline void stg8_stg8_1_merged1134_161_write(hw_uint<16>& stg8_stg8_1_merged1134_161, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_161_merged_banks_4.push(stg8_stg8_1_merged1134_161);
}

inline void stg8_stg8_1_merged1134_162_write(hw_uint<16>& stg8_stg8_1_merged1134_162, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_162_merged_banks_4.push(stg8_stg8_1_merged1134_162);
}

inline void stg8_stg8_1_merged1134_163_write(hw_uint<16>& stg8_stg8_1_merged1134_163, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_163_merged_banks_4.push(stg8_stg8_1_merged1134_163);
}

inline void stg8_stg8_1_merged1134_164_write(hw_uint<16>& stg8_stg8_1_merged1134_164, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_164_merged_banks_4.push(stg8_stg8_1_merged1134_164);
}

inline void stg8_stg8_1_merged1134_165_write(hw_uint<16>& stg8_stg8_1_merged1134_165, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_165_merged_banks_4.push(stg8_stg8_1_merged1134_165);
}

inline void stg8_stg8_1_merged1134_166_write(hw_uint<16>& stg8_stg8_1_merged1134_166, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_166_merged_banks_4.push(stg8_stg8_1_merged1134_166);
}

inline void stg8_stg8_1_merged1134_167_write(hw_uint<16>& stg8_stg8_1_merged1134_167, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_167_merged_banks_4.push(stg8_stg8_1_merged1134_167);
}

inline void stg8_stg8_1_merged1134_168_write(hw_uint<16>& stg8_stg8_1_merged1134_168, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_168_merged_banks_4.push(stg8_stg8_1_merged1134_168);
}

inline void stg8_stg8_1_merged1134_169_write(hw_uint<16>& stg8_stg8_1_merged1134_169, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_169_merged_banks_4.push(stg8_stg8_1_merged1134_169);
}

inline void stg8_stg8_1_merged1134_170_write(hw_uint<16>& stg8_stg8_1_merged1134_170, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_170_merged_banks_4.push(stg8_stg8_1_merged1134_170);
}

inline void stg8_stg8_1_merged1134_171_write(hw_uint<16>& stg8_stg8_1_merged1134_171, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_171_merged_banks_4.push(stg8_stg8_1_merged1134_171);
}

inline void stg8_stg8_1_merged1134_172_write(hw_uint<16>& stg8_stg8_1_merged1134_172, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_172_merged_banks_4.push(stg8_stg8_1_merged1134_172);
}

inline void stg8_stg8_1_merged1134_173_write(hw_uint<16>& stg8_stg8_1_merged1134_173, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_173_merged_banks_4.push(stg8_stg8_1_merged1134_173);
}

inline void stg8_stg8_1_merged1134_174_write(hw_uint<16>& stg8_stg8_1_merged1134_174, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_174_merged_banks_4.push(stg8_stg8_1_merged1134_174);
}

inline void stg8_stg8_1_merged1134_175_write(hw_uint<16>& stg8_stg8_1_merged1134_175, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_175_merged_banks_4.push(stg8_stg8_1_merged1134_175);
}

inline void stg8_stg8_1_merged1134_176_write(hw_uint<16>& stg8_stg8_1_merged1134_176, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_176_merged_banks_4.push(stg8_stg8_1_merged1134_176);
}

inline void stg8_stg8_1_merged1134_177_write(hw_uint<16>& stg8_stg8_1_merged1134_177, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_177_merged_banks_4.push(stg8_stg8_1_merged1134_177);
}

inline void stg8_stg8_1_merged1134_178_write(hw_uint<16>& stg8_stg8_1_merged1134_178, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_178_merged_banks_4.push(stg8_stg8_1_merged1134_178);
}

inline void stg8_stg8_1_merged1134_179_write(hw_uint<16>& stg8_stg8_1_merged1134_179, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_179_merged_banks_4.push(stg8_stg8_1_merged1134_179);
}

inline void stg8_stg8_1_merged1134_180_write(hw_uint<16>& stg8_stg8_1_merged1134_180, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_180_merged_banks_4.push(stg8_stg8_1_merged1134_180);
}

inline void stg8_stg8_1_merged1134_181_write(hw_uint<16>& stg8_stg8_1_merged1134_181, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_181_merged_banks_4.push(stg8_stg8_1_merged1134_181);
}

inline void stg8_stg8_1_merged1134_182_write(hw_uint<16>& stg8_stg8_1_merged1134_182, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_182_merged_banks_4.push(stg8_stg8_1_merged1134_182);
}

inline void stg8_stg8_1_merged1134_183_write(hw_uint<16>& stg8_stg8_1_merged1134_183, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_183_merged_banks_4.push(stg8_stg8_1_merged1134_183);
}

inline void stg8_stg8_1_merged1134_184_write(hw_uint<16>& stg8_stg8_1_merged1134_184, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_184_merged_banks_4.push(stg8_stg8_1_merged1134_184);
}

inline void stg8_stg8_1_merged1134_185_write(hw_uint<16>& stg8_stg8_1_merged1134_185, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_185_merged_banks_4.push(stg8_stg8_1_merged1134_185);
}

inline void stg8_stg8_1_merged1134_186_write(hw_uint<16>& stg8_stg8_1_merged1134_186, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_186_merged_banks_4.push(stg8_stg8_1_merged1134_186);
}

inline void stg8_stg8_1_merged1134_187_write(hw_uint<16>& stg8_stg8_1_merged1134_187, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_187_merged_banks_4.push(stg8_stg8_1_merged1134_187);
}

inline void stg8_stg8_1_merged1134_188_write(hw_uint<16>& stg8_stg8_1_merged1134_188, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_188_merged_banks_4.push(stg8_stg8_1_merged1134_188);
}

inline void stg8_stg8_1_merged1134_189_write(hw_uint<16>& stg8_stg8_1_merged1134_189, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_189_merged_banks_4.push(stg8_stg8_1_merged1134_189);
}

inline void stg8_stg8_1_merged1134_190_write(hw_uint<16>& stg8_stg8_1_merged1134_190, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_190_merged_banks_4.push(stg8_stg8_1_merged1134_190);
}

inline void stg8_stg8_1_merged1134_191_write(hw_uint<16>& stg8_stg8_1_merged1134_191, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1134_191_merged_banks_4.push(stg8_stg8_1_merged1134_191);
}

inline hw_uint<16> stg8_stg9_1_merged1137_100_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_100 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_177 = stg8.stg8_stg8_1_merged1134_177_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_177;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_101_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_101 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_178 = stg8.stg8_stg8_1_merged1134_178_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_178;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_102_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_102 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_178 = stg8.stg8_stg8_1_merged1134_178_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_178;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_103_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_103 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_179 = stg8.stg8_stg8_1_merged1134_179_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_179;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_104_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_104 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_178 = stg8.stg8_stg8_1_merged1134_178_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_178;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_105_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_105 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_179 = stg8.stg8_stg8_1_merged1134_179_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_179;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_106_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_106 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_179 = stg8.stg8_stg8_1_merged1134_179_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_179;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_107_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_107 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_180 = stg8.stg8_stg8_1_merged1134_180_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_180;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_108_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_108 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[19 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_179 = stg8.stg8_stg8_1_merged1134_179_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_179;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_109_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_109 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_180 = stg8.stg8_stg8_1_merged1134_180_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_180;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_110_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_110 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_180 = stg8.stg8_stg8_1_merged1134_180_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_180;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_111_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_111 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_181 = stg8.stg8_stg8_1_merged1134_181_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_181;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_112_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_112 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[20 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_180 = stg8.stg8_stg8_1_merged1134_180_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_180;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_113_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_113 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_181 = stg8.stg8_stg8_1_merged1134_181_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_181;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_114_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_114 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_181 = stg8.stg8_stg8_1_merged1134_181_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_181;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_115_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_115 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_182 = stg8.stg8_stg8_1_merged1134_182_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_182;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_116_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_116 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[21 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_181 = stg8.stg8_stg8_1_merged1134_181_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_181;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_117_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_117 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_182 = stg8.stg8_stg8_1_merged1134_182_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_182;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_118_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_118 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_182 = stg8.stg8_stg8_1_merged1134_182_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_182;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_119_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_119 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_183 = stg8.stg8_stg8_1_merged1134_183_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_183;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_120_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_120 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[22 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_182 = stg8.stg8_stg8_1_merged1134_182_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_182;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_121_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_121 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_183 = stg8.stg8_stg8_1_merged1134_183_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_183;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_122_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_122 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_183 = stg8.stg8_stg8_1_merged1134_183_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_183;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_123_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_123 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_184 = stg8.stg8_stg8_1_merged1134_184_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_184;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_124_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_124 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[23 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_183 = stg8.stg8_stg8_1_merged1134_183_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_183;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_125_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_125 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_184 = stg8.stg8_stg8_1_merged1134_184_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_184;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_126_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_126 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_184 = stg8.stg8_stg8_1_merged1134_184_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_184;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_127_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_127 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_185 = stg8.stg8_stg8_1_merged1134_185_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_185;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_128_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_128 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[24 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_184 = stg8.stg8_stg8_1_merged1134_184_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_184;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_129_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_129 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_185 = stg8.stg8_stg8_1_merged1134_185_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_185;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_130_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_130 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_185 = stg8.stg8_stg8_1_merged1134_185_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_185;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_131_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_131 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_186 = stg8.stg8_stg8_1_merged1134_186_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_186;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_132_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_132 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[25 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_185 = stg8.stg8_stg8_1_merged1134_185_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_185;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_133_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_133 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_186 = stg8.stg8_stg8_1_merged1134_186_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_186;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_134_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_134 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_186 = stg8.stg8_stg8_1_merged1134_186_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_186;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_135_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_135 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_187 = stg8.stg8_stg8_1_merged1134_187_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_187;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_136_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_136 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[26 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_186 = stg8.stg8_stg8_1_merged1134_186_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_186;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_137_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_137 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_187 = stg8.stg8_stg8_1_merged1134_187_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_187;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_138_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_138 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_187 = stg8.stg8_stg8_1_merged1134_187_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_187;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_139_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_139 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_188 = stg8.stg8_stg8_1_merged1134_188_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_188;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_140_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_140 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[27 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_187 = stg8.stg8_stg8_1_merged1134_187_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_187;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_141_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_141 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_188 = stg8.stg8_stg8_1_merged1134_188_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_188;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_142_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_142 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_188 = stg8.stg8_stg8_1_merged1134_188_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_188;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_143_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_143 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_189 = stg8.stg8_stg8_1_merged1134_189_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_189;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_144_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_144 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[28 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_188 = stg8.stg8_stg8_1_merged1134_188_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_188;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_145_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_145 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_189 = stg8.stg8_stg8_1_merged1134_189_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_189;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_146_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_146 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_189 = stg8.stg8_stg8_1_merged1134_189_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_189;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_147_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_147 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_190 = stg8.stg8_stg8_1_merged1134_190_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_190;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_148_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_148 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[29 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_189 = stg8.stg8_stg8_1_merged1134_189_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_189;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_149_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_149 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_190 = stg8.stg8_stg8_1_merged1134_190_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_190;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_150_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_150 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_190 = stg8.stg8_stg8_1_merged1134_190_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_190;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_151_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_151 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_191 = stg8.stg8_stg8_1_merged1134_191_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_191;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_152_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_152 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[30 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_190 = stg8.stg8_stg8_1_merged1134_190_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_190;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_153_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_153 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_191 = stg8.stg8_stg8_1_merged1134_191_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_191;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_154_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_154 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_191 = stg8.stg8_stg8_1_merged1134_191_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_191;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_155_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_155 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_160 = stg8.stg8_stg8_1_merged1134_160_merged_banks_4.peek_66();
  return value_stg8_stg8_1_merged1134_160;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_156_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_156 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[31 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_191 = stg8.stg8_stg8_1_merged1134_191_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_191;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_157_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_157 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_160 = stg8.stg8_stg8_1_merged1134_160_merged_banks_4.peek_66();
  return value_stg8_stg8_1_merged1134_160;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_158_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_158 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_160 = stg8.stg8_stg8_1_merged1134_160_merged_banks_4.peek_0();
  return value_stg8_stg8_1_merged1134_160;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_159_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_159 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[33 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_161 = stg8.stg8_stg8_1_merged1134_161_merged_banks_4.peek_66();
  return value_stg8_stg8_1_merged1134_161;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_32_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_32 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_160 = stg8.stg8_stg8_1_merged1134_160_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_160;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_33_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_33 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[1 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_161 = stg8.stg8_stg8_1_merged1134_161_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_161;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_34_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_34 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[1 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_161 = stg8.stg8_stg8_1_merged1134_161_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_161;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_35_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_35 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_162 = stg8.stg8_stg8_1_merged1134_162_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_162;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_36_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_36 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[1 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_161 = stg8.stg8_stg8_1_merged1134_161_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_161;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_37_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_37 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_162 = stg8.stg8_stg8_1_merged1134_162_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_162;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_38_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_38 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_162 = stg8.stg8_stg8_1_merged1134_162_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_162;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_39_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_39 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_163 = stg8.stg8_stg8_1_merged1134_163_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_163;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_40_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_40 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[2 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_162 = stg8.stg8_stg8_1_merged1134_162_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_162;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_41_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_41 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_163 = stg8.stg8_stg8_1_merged1134_163_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_163;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_42_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_42 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_163 = stg8.stg8_stg8_1_merged1134_163_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_163;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_43_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_43 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_164 = stg8.stg8_stg8_1_merged1134_164_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_164;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_44_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_44 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[3 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_163 = stg8.stg8_stg8_1_merged1134_163_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_163;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_45_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_45 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_164 = stg8.stg8_stg8_1_merged1134_164_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_164;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_46_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_46 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_164 = stg8.stg8_stg8_1_merged1134_164_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_164;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_47_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_47 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_165 = stg8.stg8_stg8_1_merged1134_165_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_165;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_48_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_48 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[4 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_164 = stg8.stg8_stg8_1_merged1134_164_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_164;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_49_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_49 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_165 = stg8.stg8_stg8_1_merged1134_165_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_165;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_50_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_50 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_165 = stg8.stg8_stg8_1_merged1134_165_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_165;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_51_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_51 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_166 = stg8.stg8_stg8_1_merged1134_166_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_166;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_52_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_52 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[5 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_165 = stg8.stg8_stg8_1_merged1134_165_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_165;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_53_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_53 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_166 = stg8.stg8_stg8_1_merged1134_166_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_166;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_54_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_54 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_166 = stg8.stg8_stg8_1_merged1134_166_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_166;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_55_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_55 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_167 = stg8.stg8_stg8_1_merged1134_167_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_167;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_56_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_56 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[6 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_166 = stg8.stg8_stg8_1_merged1134_166_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_166;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_57_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_57 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_167 = stg8.stg8_stg8_1_merged1134_167_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_167;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_58_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_58 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_167 = stg8.stg8_stg8_1_merged1134_167_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_167;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_59_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_59 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_168 = stg8.stg8_stg8_1_merged1134_168_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_168;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_60_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_60 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[7 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_167 = stg8.stg8_stg8_1_merged1134_167_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_167;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_61_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_61 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_168 = stg8.stg8_stg8_1_merged1134_168_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_168;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_62_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_62 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_168 = stg8.stg8_stg8_1_merged1134_168_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_168;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_63_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_63 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_169 = stg8.stg8_stg8_1_merged1134_169_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_169;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_64_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_64 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[8 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_168 = stg8.stg8_stg8_1_merged1134_168_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_168;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_65_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_65 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_169 = stg8.stg8_stg8_1_merged1134_169_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_169;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_66_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_66 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_169 = stg8.stg8_stg8_1_merged1134_169_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_169;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_67_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_67 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_170 = stg8.stg8_stg8_1_merged1134_170_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_170;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_68_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_68 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[9 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_169 = stg8.stg8_stg8_1_merged1134_169_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_169;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_69_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_69 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_170 = stg8.stg8_stg8_1_merged1134_170_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_170;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_70_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_70 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_170 = stg8.stg8_stg8_1_merged1134_170_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_170;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_71_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_71 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_171 = stg8.stg8_stg8_1_merged1134_171_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_171;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_72_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_72 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[10 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_170 = stg8.stg8_stg8_1_merged1134_170_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_170;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_73_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_73 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_171 = stg8.stg8_stg8_1_merged1134_171_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_171;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_74_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_74 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_171 = stg8.stg8_stg8_1_merged1134_171_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_171;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_75_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_75 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_172 = stg8.stg8_stg8_1_merged1134_172_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_172;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_76_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_76 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[11 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_171 = stg8.stg8_stg8_1_merged1134_171_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_171;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_77_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_77 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_172 = stg8.stg8_stg8_1_merged1134_172_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_172;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_78_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_78 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_172 = stg8.stg8_stg8_1_merged1134_172_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_172;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_79_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_79 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_173 = stg8.stg8_stg8_1_merged1134_173_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_173;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_80_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_80 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[12 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_172 = stg8.stg8_stg8_1_merged1134_172_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_172;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_81_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_81 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_173 = stg8.stg8_stg8_1_merged1134_173_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_173;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_82_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_82 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_173 = stg8.stg8_stg8_1_merged1134_173_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_173;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_83_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_83 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_174 = stg8.stg8_stg8_1_merged1134_174_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_174;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_84_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_84 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[13 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_173 = stg8.stg8_stg8_1_merged1134_173_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_173;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_85_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_85 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_174 = stg8.stg8_stg8_1_merged1134_174_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_174;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_86_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_86 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_174 = stg8.stg8_stg8_1_merged1134_174_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_174;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_87_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_87 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_175 = stg8.stg8_stg8_1_merged1134_175_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_175;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_88_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_88 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[14 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_174 = stg8.stg8_stg8_1_merged1134_174_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_174;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_89_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_89 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_175 = stg8.stg8_stg8_1_merged1134_175_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_175;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_90_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_90 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_175 = stg8.stg8_stg8_1_merged1134_175_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_175;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_91_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_91 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_176 = stg8.stg8_stg8_1_merged1134_176_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_176;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_92_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_92 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[15 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_175 = stg8.stg8_stg8_1_merged1134_175_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_175;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_93_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_93 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_176 = stg8.stg8_stg8_1_merged1134_176_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_176;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_94_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_94 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_176 = stg8.stg8_stg8_1_merged1134_176_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_176;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_95_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_95 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_177 = stg8.stg8_stg8_1_merged1134_177_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_177;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_96_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_96 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[16 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_176 = stg8.stg8_stg8_1_merged1134_176_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_176;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_97_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_97 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_177 = stg8.stg8_stg8_1_merged1134_177_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_177;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_98_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_98 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[17 + 32stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_177 = stg8.stg8_stg8_1_merged1134_177_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged1134_177;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged1137_99_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged1137_99 read pattern: { stg9_1_merged1137[root = 0, stg9_0, stg9_1] -> stg8[18 + 32stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 64 }
  // Read schedule : { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  // Write schedule: { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
  auto value_stg8_stg8_1_merged1134_178 = stg8.stg8_stg8_1_merged1134_178_merged_banks_4.peek_67();
  return value_stg8_stg8_1_merged1134_178;
  return 0;
}

// # of bundles = 2
// stg8_1_merged1134_write
//	stg8_stg8_1_merged1134_160
//	stg8_stg8_1_merged1134_161
//	stg8_stg8_1_merged1134_162
//	stg8_stg8_1_merged1134_163
//	stg8_stg8_1_merged1134_164
//	stg8_stg8_1_merged1134_165
//	stg8_stg8_1_merged1134_166
//	stg8_stg8_1_merged1134_167
//	stg8_stg8_1_merged1134_168
//	stg8_stg8_1_merged1134_169
//	stg8_stg8_1_merged1134_170
//	stg8_stg8_1_merged1134_171
//	stg8_stg8_1_merged1134_172
//	stg8_stg8_1_merged1134_173
//	stg8_stg8_1_merged1134_174
//	stg8_stg8_1_merged1134_175
//	stg8_stg8_1_merged1134_176
//	stg8_stg8_1_merged1134_177
//	stg8_stg8_1_merged1134_178
//	stg8_stg8_1_merged1134_179
//	stg8_stg8_1_merged1134_180
//	stg8_stg8_1_merged1134_181
//	stg8_stg8_1_merged1134_182
//	stg8_stg8_1_merged1134_183
//	stg8_stg8_1_merged1134_184
//	stg8_stg8_1_merged1134_185
//	stg8_stg8_1_merged1134_186
//	stg8_stg8_1_merged1134_187
//	stg8_stg8_1_merged1134_188
//	stg8_stg8_1_merged1134_189
//	stg8_stg8_1_merged1134_190
//	stg8_stg8_1_merged1134_191
inline void stg8_stg8_1_merged1134_write_bundle_write(hw_uint<512>& stg8_1_merged1134_write, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
	hw_uint<16> stg8_stg8_1_merged1134_160_res = stg8_1_merged1134_write.extract<0, 15>();
	stg8_stg8_1_merged1134_160_write(stg8_stg8_1_merged1134_160_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_161_res = stg8_1_merged1134_write.extract<16, 31>();
	stg8_stg8_1_merged1134_161_write(stg8_stg8_1_merged1134_161_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_162_res = stg8_1_merged1134_write.extract<32, 47>();
	stg8_stg8_1_merged1134_162_write(stg8_stg8_1_merged1134_162_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_163_res = stg8_1_merged1134_write.extract<48, 63>();
	stg8_stg8_1_merged1134_163_write(stg8_stg8_1_merged1134_163_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_164_res = stg8_1_merged1134_write.extract<64, 79>();
	stg8_stg8_1_merged1134_164_write(stg8_stg8_1_merged1134_164_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_165_res = stg8_1_merged1134_write.extract<80, 95>();
	stg8_stg8_1_merged1134_165_write(stg8_stg8_1_merged1134_165_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_166_res = stg8_1_merged1134_write.extract<96, 111>();
	stg8_stg8_1_merged1134_166_write(stg8_stg8_1_merged1134_166_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_167_res = stg8_1_merged1134_write.extract<112, 127>();
	stg8_stg8_1_merged1134_167_write(stg8_stg8_1_merged1134_167_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_168_res = stg8_1_merged1134_write.extract<128, 143>();
	stg8_stg8_1_merged1134_168_write(stg8_stg8_1_merged1134_168_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_169_res = stg8_1_merged1134_write.extract<144, 159>();
	stg8_stg8_1_merged1134_169_write(stg8_stg8_1_merged1134_169_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_170_res = stg8_1_merged1134_write.extract<160, 175>();
	stg8_stg8_1_merged1134_170_write(stg8_stg8_1_merged1134_170_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_171_res = stg8_1_merged1134_write.extract<176, 191>();
	stg8_stg8_1_merged1134_171_write(stg8_stg8_1_merged1134_171_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_172_res = stg8_1_merged1134_write.extract<192, 207>();
	stg8_stg8_1_merged1134_172_write(stg8_stg8_1_merged1134_172_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_173_res = stg8_1_merged1134_write.extract<208, 223>();
	stg8_stg8_1_merged1134_173_write(stg8_stg8_1_merged1134_173_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_174_res = stg8_1_merged1134_write.extract<224, 239>();
	stg8_stg8_1_merged1134_174_write(stg8_stg8_1_merged1134_174_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_175_res = stg8_1_merged1134_write.extract<240, 255>();
	stg8_stg8_1_merged1134_175_write(stg8_stg8_1_merged1134_175_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_176_res = stg8_1_merged1134_write.extract<256, 271>();
	stg8_stg8_1_merged1134_176_write(stg8_stg8_1_merged1134_176_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_177_res = stg8_1_merged1134_write.extract<272, 287>();
	stg8_stg8_1_merged1134_177_write(stg8_stg8_1_merged1134_177_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_178_res = stg8_1_merged1134_write.extract<288, 303>();
	stg8_stg8_1_merged1134_178_write(stg8_stg8_1_merged1134_178_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_179_res = stg8_1_merged1134_write.extract<304, 319>();
	stg8_stg8_1_merged1134_179_write(stg8_stg8_1_merged1134_179_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_180_res = stg8_1_merged1134_write.extract<320, 335>();
	stg8_stg8_1_merged1134_180_write(stg8_stg8_1_merged1134_180_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_181_res = stg8_1_merged1134_write.extract<336, 351>();
	stg8_stg8_1_merged1134_181_write(stg8_stg8_1_merged1134_181_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_182_res = stg8_1_merged1134_write.extract<352, 367>();
	stg8_stg8_1_merged1134_182_write(stg8_stg8_1_merged1134_182_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_183_res = stg8_1_merged1134_write.extract<368, 383>();
	stg8_stg8_1_merged1134_183_write(stg8_stg8_1_merged1134_183_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_184_res = stg8_1_merged1134_write.extract<384, 399>();
	stg8_stg8_1_merged1134_184_write(stg8_stg8_1_merged1134_184_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_185_res = stg8_1_merged1134_write.extract<400, 415>();
	stg8_stg8_1_merged1134_185_write(stg8_stg8_1_merged1134_185_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_186_res = stg8_1_merged1134_write.extract<416, 431>();
	stg8_stg8_1_merged1134_186_write(stg8_stg8_1_merged1134_186_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_187_res = stg8_1_merged1134_write.extract<432, 447>();
	stg8_stg8_1_merged1134_187_write(stg8_stg8_1_merged1134_187_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_188_res = stg8_1_merged1134_write.extract<448, 463>();
	stg8_stg8_1_merged1134_188_write(stg8_stg8_1_merged1134_188_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_189_res = stg8_1_merged1134_write.extract<464, 479>();
	stg8_stg8_1_merged1134_189_write(stg8_stg8_1_merged1134_189_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_190_res = stg8_1_merged1134_write.extract<480, 495>();
	stg8_stg8_1_merged1134_190_write(stg8_stg8_1_merged1134_190_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1134_191_res = stg8_1_merged1134_write.extract<496, 511>();
	stg8_stg8_1_merged1134_191_write(stg8_stg8_1_merged1134_191_res, stg8, root, stg8_0, stg8_1, dynamic_address);
}

// stg9_1_merged1137_read
//	stg8_stg9_1_merged1137_32
//	stg8_stg9_1_merged1137_33
//	stg8_stg9_1_merged1137_34
//	stg8_stg9_1_merged1137_35
//	stg8_stg9_1_merged1137_36
//	stg8_stg9_1_merged1137_37
//	stg8_stg9_1_merged1137_38
//	stg8_stg9_1_merged1137_39
//	stg8_stg9_1_merged1137_40
//	stg8_stg9_1_merged1137_41
//	stg8_stg9_1_merged1137_42
//	stg8_stg9_1_merged1137_43
//	stg8_stg9_1_merged1137_44
//	stg8_stg9_1_merged1137_45
//	stg8_stg9_1_merged1137_46
//	stg8_stg9_1_merged1137_47
//	stg8_stg9_1_merged1137_48
//	stg8_stg9_1_merged1137_49
//	stg8_stg9_1_merged1137_50
//	stg8_stg9_1_merged1137_51
//	stg8_stg9_1_merged1137_52
//	stg8_stg9_1_merged1137_53
//	stg8_stg9_1_merged1137_54
//	stg8_stg9_1_merged1137_55
//	stg8_stg9_1_merged1137_56
//	stg8_stg9_1_merged1137_57
//	stg8_stg9_1_merged1137_58
//	stg8_stg9_1_merged1137_59
//	stg8_stg9_1_merged1137_60
//	stg8_stg9_1_merged1137_61
//	stg8_stg9_1_merged1137_62
//	stg8_stg9_1_merged1137_63
//	stg8_stg9_1_merged1137_64
//	stg8_stg9_1_merged1137_65
//	stg8_stg9_1_merged1137_66
//	stg8_stg9_1_merged1137_67
//	stg8_stg9_1_merged1137_68
//	stg8_stg9_1_merged1137_69
//	stg8_stg9_1_merged1137_70
//	stg8_stg9_1_merged1137_71
//	stg8_stg9_1_merged1137_72
//	stg8_stg9_1_merged1137_73
//	stg8_stg9_1_merged1137_74
//	stg8_stg9_1_merged1137_75
//	stg8_stg9_1_merged1137_76
//	stg8_stg9_1_merged1137_77
//	stg8_stg9_1_merged1137_78
//	stg8_stg9_1_merged1137_79
//	stg8_stg9_1_merged1137_80
//	stg8_stg9_1_merged1137_81
//	stg8_stg9_1_merged1137_82
//	stg8_stg9_1_merged1137_83
//	stg8_stg9_1_merged1137_84
//	stg8_stg9_1_merged1137_85
//	stg8_stg9_1_merged1137_86
//	stg8_stg9_1_merged1137_87
//	stg8_stg9_1_merged1137_88
//	stg8_stg9_1_merged1137_89
//	stg8_stg9_1_merged1137_90
//	stg8_stg9_1_merged1137_91
//	stg8_stg9_1_merged1137_92
//	stg8_stg9_1_merged1137_93
//	stg8_stg9_1_merged1137_94
//	stg8_stg9_1_merged1137_95
//	stg8_stg9_1_merged1137_96
//	stg8_stg9_1_merged1137_97
//	stg8_stg9_1_merged1137_98
//	stg8_stg9_1_merged1137_99
//	stg8_stg9_1_merged1137_100
//	stg8_stg9_1_merged1137_101
//	stg8_stg9_1_merged1137_102
//	stg8_stg9_1_merged1137_103
//	stg8_stg9_1_merged1137_104
//	stg8_stg9_1_merged1137_105
//	stg8_stg9_1_merged1137_106
//	stg8_stg9_1_merged1137_107
//	stg8_stg9_1_merged1137_108
//	stg8_stg9_1_merged1137_109
//	stg8_stg9_1_merged1137_110
//	stg8_stg9_1_merged1137_111
//	stg8_stg9_1_merged1137_112
//	stg8_stg9_1_merged1137_113
//	stg8_stg9_1_merged1137_114
//	stg8_stg9_1_merged1137_115
//	stg8_stg9_1_merged1137_116
//	stg8_stg9_1_merged1137_117
//	stg8_stg9_1_merged1137_118
//	stg8_stg9_1_merged1137_119
//	stg8_stg9_1_merged1137_120
//	stg8_stg9_1_merged1137_121
//	stg8_stg9_1_merged1137_122
//	stg8_stg9_1_merged1137_123
//	stg8_stg9_1_merged1137_124
//	stg8_stg9_1_merged1137_125
//	stg8_stg9_1_merged1137_126
//	stg8_stg9_1_merged1137_127
//	stg8_stg9_1_merged1137_128
//	stg8_stg9_1_merged1137_129
//	stg8_stg9_1_merged1137_130
//	stg8_stg9_1_merged1137_131
//	stg8_stg9_1_merged1137_132
//	stg8_stg9_1_merged1137_133
//	stg8_stg9_1_merged1137_134
//	stg8_stg9_1_merged1137_135
//	stg8_stg9_1_merged1137_136
//	stg8_stg9_1_merged1137_137
//	stg8_stg9_1_merged1137_138
//	stg8_stg9_1_merged1137_139
//	stg8_stg9_1_merged1137_140
//	stg8_stg9_1_merged1137_141
//	stg8_stg9_1_merged1137_142
//	stg8_stg9_1_merged1137_143
//	stg8_stg9_1_merged1137_144
//	stg8_stg9_1_merged1137_145
//	stg8_stg9_1_merged1137_146
//	stg8_stg9_1_merged1137_147
//	stg8_stg9_1_merged1137_148
//	stg8_stg9_1_merged1137_149
//	stg8_stg9_1_merged1137_150
//	stg8_stg9_1_merged1137_151
//	stg8_stg9_1_merged1137_152
//	stg8_stg9_1_merged1137_153
//	stg8_stg9_1_merged1137_154
//	stg8_stg9_1_merged1137_155
//	stg8_stg9_1_merged1137_156
//	stg8_stg9_1_merged1137_157
//	stg8_stg9_1_merged1137_158
//	stg8_stg9_1_merged1137_159
inline hw_uint<2048> stg8_stg9_1_merged1137_read_bundle_read(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg8_stg9_1_merged1137_32
    // stg8_stg9_1_merged1137_33
    // stg8_stg9_1_merged1137_34
    // stg8_stg9_1_merged1137_35
    // stg8_stg9_1_merged1137_36
    // stg8_stg9_1_merged1137_37
    // stg8_stg9_1_merged1137_38
    // stg8_stg9_1_merged1137_39
    // stg8_stg9_1_merged1137_40
    // stg8_stg9_1_merged1137_41
    // stg8_stg9_1_merged1137_42
    // stg8_stg9_1_merged1137_43
    // stg8_stg9_1_merged1137_44
    // stg8_stg9_1_merged1137_45
    // stg8_stg9_1_merged1137_46
    // stg8_stg9_1_merged1137_47
    // stg8_stg9_1_merged1137_48
    // stg8_stg9_1_merged1137_49
    // stg8_stg9_1_merged1137_50
    // stg8_stg9_1_merged1137_51
    // stg8_stg9_1_merged1137_52
    // stg8_stg9_1_merged1137_53
    // stg8_stg9_1_merged1137_54
    // stg8_stg9_1_merged1137_55
    // stg8_stg9_1_merged1137_56
    // stg8_stg9_1_merged1137_57
    // stg8_stg9_1_merged1137_58
    // stg8_stg9_1_merged1137_59
    // stg8_stg9_1_merged1137_60
    // stg8_stg9_1_merged1137_61
    // stg8_stg9_1_merged1137_62
    // stg8_stg9_1_merged1137_63
    // stg8_stg9_1_merged1137_64
    // stg8_stg9_1_merged1137_65
    // stg8_stg9_1_merged1137_66
    // stg8_stg9_1_merged1137_67
    // stg8_stg9_1_merged1137_68
    // stg8_stg9_1_merged1137_69
    // stg8_stg9_1_merged1137_70
    // stg8_stg9_1_merged1137_71
    // stg8_stg9_1_merged1137_72
    // stg8_stg9_1_merged1137_73
    // stg8_stg9_1_merged1137_74
    // stg8_stg9_1_merged1137_75
    // stg8_stg9_1_merged1137_76
    // stg8_stg9_1_merged1137_77
    // stg8_stg9_1_merged1137_78
    // stg8_stg9_1_merged1137_79
    // stg8_stg9_1_merged1137_80
    // stg8_stg9_1_merged1137_81
    // stg8_stg9_1_merged1137_82
    // stg8_stg9_1_merged1137_83
    // stg8_stg9_1_merged1137_84
    // stg8_stg9_1_merged1137_85
    // stg8_stg9_1_merged1137_86
    // stg8_stg9_1_merged1137_87
    // stg8_stg9_1_merged1137_88
    // stg8_stg9_1_merged1137_89
    // stg8_stg9_1_merged1137_90
    // stg8_stg9_1_merged1137_91
    // stg8_stg9_1_merged1137_92
    // stg8_stg9_1_merged1137_93
    // stg8_stg9_1_merged1137_94
    // stg8_stg9_1_merged1137_95
    // stg8_stg9_1_merged1137_96
    // stg8_stg9_1_merged1137_97
    // stg8_stg9_1_merged1137_98
    // stg8_stg9_1_merged1137_99
    // stg8_stg9_1_merged1137_100
    // stg8_stg9_1_merged1137_101
    // stg8_stg9_1_merged1137_102
    // stg8_stg9_1_merged1137_103
    // stg8_stg9_1_merged1137_104
    // stg8_stg9_1_merged1137_105
    // stg8_stg9_1_merged1137_106
    // stg8_stg9_1_merged1137_107
    // stg8_stg9_1_merged1137_108
    // stg8_stg9_1_merged1137_109
    // stg8_stg9_1_merged1137_110
    // stg8_stg9_1_merged1137_111
    // stg8_stg9_1_merged1137_112
    // stg8_stg9_1_merged1137_113
    // stg8_stg9_1_merged1137_114
    // stg8_stg9_1_merged1137_115
    // stg8_stg9_1_merged1137_116
    // stg8_stg9_1_merged1137_117
    // stg8_stg9_1_merged1137_118
    // stg8_stg9_1_merged1137_119
    // stg8_stg9_1_merged1137_120
    // stg8_stg9_1_merged1137_121
    // stg8_stg9_1_merged1137_122
    // stg8_stg9_1_merged1137_123
    // stg8_stg9_1_merged1137_124
    // stg8_stg9_1_merged1137_125
    // stg8_stg9_1_merged1137_126
    // stg8_stg9_1_merged1137_127
    // stg8_stg9_1_merged1137_128
    // stg8_stg9_1_merged1137_129
    // stg8_stg9_1_merged1137_130
    // stg8_stg9_1_merged1137_131
    // stg8_stg9_1_merged1137_132
    // stg8_stg9_1_merged1137_133
    // stg8_stg9_1_merged1137_134
    // stg8_stg9_1_merged1137_135
    // stg8_stg9_1_merged1137_136
    // stg8_stg9_1_merged1137_137
    // stg8_stg9_1_merged1137_138
    // stg8_stg9_1_merged1137_139
    // stg8_stg9_1_merged1137_140
    // stg8_stg9_1_merged1137_141
    // stg8_stg9_1_merged1137_142
    // stg8_stg9_1_merged1137_143
    // stg8_stg9_1_merged1137_144
    // stg8_stg9_1_merged1137_145
    // stg8_stg9_1_merged1137_146
    // stg8_stg9_1_merged1137_147
    // stg8_stg9_1_merged1137_148
    // stg8_stg9_1_merged1137_149
    // stg8_stg9_1_merged1137_150
    // stg8_stg9_1_merged1137_151
    // stg8_stg9_1_merged1137_152
    // stg8_stg9_1_merged1137_153
    // stg8_stg9_1_merged1137_154
    // stg8_stg9_1_merged1137_155
    // stg8_stg9_1_merged1137_156
    // stg8_stg9_1_merged1137_157
    // stg8_stg9_1_merged1137_158
    // stg8_stg9_1_merged1137_159

	hw_uint<2048> result;
	hw_uint<16> stg8_stg9_1_merged1137_32_res = stg8_stg9_1_merged1137_32_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<0, 2048>(result, stg8_stg9_1_merged1137_32_res);
	hw_uint<16> stg8_stg9_1_merged1137_33_res = stg8_stg9_1_merged1137_33_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<16, 2048>(result, stg8_stg9_1_merged1137_33_res);
	hw_uint<16> stg8_stg9_1_merged1137_34_res = stg8_stg9_1_merged1137_34_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<32, 2048>(result, stg8_stg9_1_merged1137_34_res);
	hw_uint<16> stg8_stg9_1_merged1137_35_res = stg8_stg9_1_merged1137_35_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<48, 2048>(result, stg8_stg9_1_merged1137_35_res);
	hw_uint<16> stg8_stg9_1_merged1137_36_res = stg8_stg9_1_merged1137_36_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<64, 2048>(result, stg8_stg9_1_merged1137_36_res);
	hw_uint<16> stg8_stg9_1_merged1137_37_res = stg8_stg9_1_merged1137_37_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<80, 2048>(result, stg8_stg9_1_merged1137_37_res);
	hw_uint<16> stg8_stg9_1_merged1137_38_res = stg8_stg9_1_merged1137_38_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<96, 2048>(result, stg8_stg9_1_merged1137_38_res);
	hw_uint<16> stg8_stg9_1_merged1137_39_res = stg8_stg9_1_merged1137_39_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<112, 2048>(result, stg8_stg9_1_merged1137_39_res);
	hw_uint<16> stg8_stg9_1_merged1137_40_res = stg8_stg9_1_merged1137_40_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<128, 2048>(result, stg8_stg9_1_merged1137_40_res);
	hw_uint<16> stg8_stg9_1_merged1137_41_res = stg8_stg9_1_merged1137_41_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<144, 2048>(result, stg8_stg9_1_merged1137_41_res);
	hw_uint<16> stg8_stg9_1_merged1137_42_res = stg8_stg9_1_merged1137_42_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<160, 2048>(result, stg8_stg9_1_merged1137_42_res);
	hw_uint<16> stg8_stg9_1_merged1137_43_res = stg8_stg9_1_merged1137_43_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<176, 2048>(result, stg8_stg9_1_merged1137_43_res);
	hw_uint<16> stg8_stg9_1_merged1137_44_res = stg8_stg9_1_merged1137_44_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<192, 2048>(result, stg8_stg9_1_merged1137_44_res);
	hw_uint<16> stg8_stg9_1_merged1137_45_res = stg8_stg9_1_merged1137_45_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<208, 2048>(result, stg8_stg9_1_merged1137_45_res);
	hw_uint<16> stg8_stg9_1_merged1137_46_res = stg8_stg9_1_merged1137_46_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<224, 2048>(result, stg8_stg9_1_merged1137_46_res);
	hw_uint<16> stg8_stg9_1_merged1137_47_res = stg8_stg9_1_merged1137_47_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<240, 2048>(result, stg8_stg9_1_merged1137_47_res);
	hw_uint<16> stg8_stg9_1_merged1137_48_res = stg8_stg9_1_merged1137_48_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<256, 2048>(result, stg8_stg9_1_merged1137_48_res);
	hw_uint<16> stg8_stg9_1_merged1137_49_res = stg8_stg9_1_merged1137_49_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<272, 2048>(result, stg8_stg9_1_merged1137_49_res);
	hw_uint<16> stg8_stg9_1_merged1137_50_res = stg8_stg9_1_merged1137_50_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<288, 2048>(result, stg8_stg9_1_merged1137_50_res);
	hw_uint<16> stg8_stg9_1_merged1137_51_res = stg8_stg9_1_merged1137_51_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<304, 2048>(result, stg8_stg9_1_merged1137_51_res);
	hw_uint<16> stg8_stg9_1_merged1137_52_res = stg8_stg9_1_merged1137_52_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<320, 2048>(result, stg8_stg9_1_merged1137_52_res);
	hw_uint<16> stg8_stg9_1_merged1137_53_res = stg8_stg9_1_merged1137_53_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<336, 2048>(result, stg8_stg9_1_merged1137_53_res);
	hw_uint<16> stg8_stg9_1_merged1137_54_res = stg8_stg9_1_merged1137_54_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<352, 2048>(result, stg8_stg9_1_merged1137_54_res);
	hw_uint<16> stg8_stg9_1_merged1137_55_res = stg8_stg9_1_merged1137_55_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<368, 2048>(result, stg8_stg9_1_merged1137_55_res);
	hw_uint<16> stg8_stg9_1_merged1137_56_res = stg8_stg9_1_merged1137_56_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<384, 2048>(result, stg8_stg9_1_merged1137_56_res);
	hw_uint<16> stg8_stg9_1_merged1137_57_res = stg8_stg9_1_merged1137_57_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<400, 2048>(result, stg8_stg9_1_merged1137_57_res);
	hw_uint<16> stg8_stg9_1_merged1137_58_res = stg8_stg9_1_merged1137_58_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<416, 2048>(result, stg8_stg9_1_merged1137_58_res);
	hw_uint<16> stg8_stg9_1_merged1137_59_res = stg8_stg9_1_merged1137_59_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<432, 2048>(result, stg8_stg9_1_merged1137_59_res);
	hw_uint<16> stg8_stg9_1_merged1137_60_res = stg8_stg9_1_merged1137_60_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<448, 2048>(result, stg8_stg9_1_merged1137_60_res);
	hw_uint<16> stg8_stg9_1_merged1137_61_res = stg8_stg9_1_merged1137_61_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<464, 2048>(result, stg8_stg9_1_merged1137_61_res);
	hw_uint<16> stg8_stg9_1_merged1137_62_res = stg8_stg9_1_merged1137_62_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<480, 2048>(result, stg8_stg9_1_merged1137_62_res);
	hw_uint<16> stg8_stg9_1_merged1137_63_res = stg8_stg9_1_merged1137_63_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<496, 2048>(result, stg8_stg9_1_merged1137_63_res);
	hw_uint<16> stg8_stg9_1_merged1137_64_res = stg8_stg9_1_merged1137_64_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<512, 2048>(result, stg8_stg9_1_merged1137_64_res);
	hw_uint<16> stg8_stg9_1_merged1137_65_res = stg8_stg9_1_merged1137_65_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<528, 2048>(result, stg8_stg9_1_merged1137_65_res);
	hw_uint<16> stg8_stg9_1_merged1137_66_res = stg8_stg9_1_merged1137_66_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<544, 2048>(result, stg8_stg9_1_merged1137_66_res);
	hw_uint<16> stg8_stg9_1_merged1137_67_res = stg8_stg9_1_merged1137_67_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<560, 2048>(result, stg8_stg9_1_merged1137_67_res);
	hw_uint<16> stg8_stg9_1_merged1137_68_res = stg8_stg9_1_merged1137_68_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<576, 2048>(result, stg8_stg9_1_merged1137_68_res);
	hw_uint<16> stg8_stg9_1_merged1137_69_res = stg8_stg9_1_merged1137_69_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<592, 2048>(result, stg8_stg9_1_merged1137_69_res);
	hw_uint<16> stg8_stg9_1_merged1137_70_res = stg8_stg9_1_merged1137_70_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<608, 2048>(result, stg8_stg9_1_merged1137_70_res);
	hw_uint<16> stg8_stg9_1_merged1137_71_res = stg8_stg9_1_merged1137_71_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<624, 2048>(result, stg8_stg9_1_merged1137_71_res);
	hw_uint<16> stg8_stg9_1_merged1137_72_res = stg8_stg9_1_merged1137_72_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<640, 2048>(result, stg8_stg9_1_merged1137_72_res);
	hw_uint<16> stg8_stg9_1_merged1137_73_res = stg8_stg9_1_merged1137_73_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<656, 2048>(result, stg8_stg9_1_merged1137_73_res);
	hw_uint<16> stg8_stg9_1_merged1137_74_res = stg8_stg9_1_merged1137_74_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<672, 2048>(result, stg8_stg9_1_merged1137_74_res);
	hw_uint<16> stg8_stg9_1_merged1137_75_res = stg8_stg9_1_merged1137_75_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<688, 2048>(result, stg8_stg9_1_merged1137_75_res);
	hw_uint<16> stg8_stg9_1_merged1137_76_res = stg8_stg9_1_merged1137_76_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<704, 2048>(result, stg8_stg9_1_merged1137_76_res);
	hw_uint<16> stg8_stg9_1_merged1137_77_res = stg8_stg9_1_merged1137_77_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<720, 2048>(result, stg8_stg9_1_merged1137_77_res);
	hw_uint<16> stg8_stg9_1_merged1137_78_res = stg8_stg9_1_merged1137_78_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<736, 2048>(result, stg8_stg9_1_merged1137_78_res);
	hw_uint<16> stg8_stg9_1_merged1137_79_res = stg8_stg9_1_merged1137_79_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<752, 2048>(result, stg8_stg9_1_merged1137_79_res);
	hw_uint<16> stg8_stg9_1_merged1137_80_res = stg8_stg9_1_merged1137_80_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<768, 2048>(result, stg8_stg9_1_merged1137_80_res);
	hw_uint<16> stg8_stg9_1_merged1137_81_res = stg8_stg9_1_merged1137_81_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<784, 2048>(result, stg8_stg9_1_merged1137_81_res);
	hw_uint<16> stg8_stg9_1_merged1137_82_res = stg8_stg9_1_merged1137_82_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<800, 2048>(result, stg8_stg9_1_merged1137_82_res);
	hw_uint<16> stg8_stg9_1_merged1137_83_res = stg8_stg9_1_merged1137_83_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<816, 2048>(result, stg8_stg9_1_merged1137_83_res);
	hw_uint<16> stg8_stg9_1_merged1137_84_res = stg8_stg9_1_merged1137_84_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<832, 2048>(result, stg8_stg9_1_merged1137_84_res);
	hw_uint<16> stg8_stg9_1_merged1137_85_res = stg8_stg9_1_merged1137_85_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<848, 2048>(result, stg8_stg9_1_merged1137_85_res);
	hw_uint<16> stg8_stg9_1_merged1137_86_res = stg8_stg9_1_merged1137_86_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<864, 2048>(result, stg8_stg9_1_merged1137_86_res);
	hw_uint<16> stg8_stg9_1_merged1137_87_res = stg8_stg9_1_merged1137_87_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<880, 2048>(result, stg8_stg9_1_merged1137_87_res);
	hw_uint<16> stg8_stg9_1_merged1137_88_res = stg8_stg9_1_merged1137_88_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<896, 2048>(result, stg8_stg9_1_merged1137_88_res);
	hw_uint<16> stg8_stg9_1_merged1137_89_res = stg8_stg9_1_merged1137_89_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<912, 2048>(result, stg8_stg9_1_merged1137_89_res);
	hw_uint<16> stg8_stg9_1_merged1137_90_res = stg8_stg9_1_merged1137_90_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<928, 2048>(result, stg8_stg9_1_merged1137_90_res);
	hw_uint<16> stg8_stg9_1_merged1137_91_res = stg8_stg9_1_merged1137_91_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<944, 2048>(result, stg8_stg9_1_merged1137_91_res);
	hw_uint<16> stg8_stg9_1_merged1137_92_res = stg8_stg9_1_merged1137_92_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<960, 2048>(result, stg8_stg9_1_merged1137_92_res);
	hw_uint<16> stg8_stg9_1_merged1137_93_res = stg8_stg9_1_merged1137_93_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<976, 2048>(result, stg8_stg9_1_merged1137_93_res);
	hw_uint<16> stg8_stg9_1_merged1137_94_res = stg8_stg9_1_merged1137_94_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<992, 2048>(result, stg8_stg9_1_merged1137_94_res);
	hw_uint<16> stg8_stg9_1_merged1137_95_res = stg8_stg9_1_merged1137_95_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1008, 2048>(result, stg8_stg9_1_merged1137_95_res);
	hw_uint<16> stg8_stg9_1_merged1137_96_res = stg8_stg9_1_merged1137_96_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1024, 2048>(result, stg8_stg9_1_merged1137_96_res);
	hw_uint<16> stg8_stg9_1_merged1137_97_res = stg8_stg9_1_merged1137_97_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1040, 2048>(result, stg8_stg9_1_merged1137_97_res);
	hw_uint<16> stg8_stg9_1_merged1137_98_res = stg8_stg9_1_merged1137_98_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1056, 2048>(result, stg8_stg9_1_merged1137_98_res);
	hw_uint<16> stg8_stg9_1_merged1137_99_res = stg8_stg9_1_merged1137_99_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1072, 2048>(result, stg8_stg9_1_merged1137_99_res);
	hw_uint<16> stg8_stg9_1_merged1137_100_res = stg8_stg9_1_merged1137_100_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1088, 2048>(result, stg8_stg9_1_merged1137_100_res);
	hw_uint<16> stg8_stg9_1_merged1137_101_res = stg8_stg9_1_merged1137_101_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1104, 2048>(result, stg8_stg9_1_merged1137_101_res);
	hw_uint<16> stg8_stg9_1_merged1137_102_res = stg8_stg9_1_merged1137_102_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1120, 2048>(result, stg8_stg9_1_merged1137_102_res);
	hw_uint<16> stg8_stg9_1_merged1137_103_res = stg8_stg9_1_merged1137_103_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1136, 2048>(result, stg8_stg9_1_merged1137_103_res);
	hw_uint<16> stg8_stg9_1_merged1137_104_res = stg8_stg9_1_merged1137_104_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1152, 2048>(result, stg8_stg9_1_merged1137_104_res);
	hw_uint<16> stg8_stg9_1_merged1137_105_res = stg8_stg9_1_merged1137_105_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1168, 2048>(result, stg8_stg9_1_merged1137_105_res);
	hw_uint<16> stg8_stg9_1_merged1137_106_res = stg8_stg9_1_merged1137_106_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1184, 2048>(result, stg8_stg9_1_merged1137_106_res);
	hw_uint<16> stg8_stg9_1_merged1137_107_res = stg8_stg9_1_merged1137_107_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1200, 2048>(result, stg8_stg9_1_merged1137_107_res);
	hw_uint<16> stg8_stg9_1_merged1137_108_res = stg8_stg9_1_merged1137_108_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1216, 2048>(result, stg8_stg9_1_merged1137_108_res);
	hw_uint<16> stg8_stg9_1_merged1137_109_res = stg8_stg9_1_merged1137_109_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1232, 2048>(result, stg8_stg9_1_merged1137_109_res);
	hw_uint<16> stg8_stg9_1_merged1137_110_res = stg8_stg9_1_merged1137_110_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1248, 2048>(result, stg8_stg9_1_merged1137_110_res);
	hw_uint<16> stg8_stg9_1_merged1137_111_res = stg8_stg9_1_merged1137_111_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1264, 2048>(result, stg8_stg9_1_merged1137_111_res);
	hw_uint<16> stg8_stg9_1_merged1137_112_res = stg8_stg9_1_merged1137_112_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1280, 2048>(result, stg8_stg9_1_merged1137_112_res);
	hw_uint<16> stg8_stg9_1_merged1137_113_res = stg8_stg9_1_merged1137_113_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1296, 2048>(result, stg8_stg9_1_merged1137_113_res);
	hw_uint<16> stg8_stg9_1_merged1137_114_res = stg8_stg9_1_merged1137_114_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1312, 2048>(result, stg8_stg9_1_merged1137_114_res);
	hw_uint<16> stg8_stg9_1_merged1137_115_res = stg8_stg9_1_merged1137_115_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1328, 2048>(result, stg8_stg9_1_merged1137_115_res);
	hw_uint<16> stg8_stg9_1_merged1137_116_res = stg8_stg9_1_merged1137_116_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1344, 2048>(result, stg8_stg9_1_merged1137_116_res);
	hw_uint<16> stg8_stg9_1_merged1137_117_res = stg8_stg9_1_merged1137_117_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1360, 2048>(result, stg8_stg9_1_merged1137_117_res);
	hw_uint<16> stg8_stg9_1_merged1137_118_res = stg8_stg9_1_merged1137_118_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1376, 2048>(result, stg8_stg9_1_merged1137_118_res);
	hw_uint<16> stg8_stg9_1_merged1137_119_res = stg8_stg9_1_merged1137_119_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1392, 2048>(result, stg8_stg9_1_merged1137_119_res);
	hw_uint<16> stg8_stg9_1_merged1137_120_res = stg8_stg9_1_merged1137_120_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1408, 2048>(result, stg8_stg9_1_merged1137_120_res);
	hw_uint<16> stg8_stg9_1_merged1137_121_res = stg8_stg9_1_merged1137_121_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1424, 2048>(result, stg8_stg9_1_merged1137_121_res);
	hw_uint<16> stg8_stg9_1_merged1137_122_res = stg8_stg9_1_merged1137_122_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1440, 2048>(result, stg8_stg9_1_merged1137_122_res);
	hw_uint<16> stg8_stg9_1_merged1137_123_res = stg8_stg9_1_merged1137_123_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1456, 2048>(result, stg8_stg9_1_merged1137_123_res);
	hw_uint<16> stg8_stg9_1_merged1137_124_res = stg8_stg9_1_merged1137_124_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1472, 2048>(result, stg8_stg9_1_merged1137_124_res);
	hw_uint<16> stg8_stg9_1_merged1137_125_res = stg8_stg9_1_merged1137_125_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1488, 2048>(result, stg8_stg9_1_merged1137_125_res);
	hw_uint<16> stg8_stg9_1_merged1137_126_res = stg8_stg9_1_merged1137_126_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1504, 2048>(result, stg8_stg9_1_merged1137_126_res);
	hw_uint<16> stg8_stg9_1_merged1137_127_res = stg8_stg9_1_merged1137_127_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1520, 2048>(result, stg8_stg9_1_merged1137_127_res);
	hw_uint<16> stg8_stg9_1_merged1137_128_res = stg8_stg9_1_merged1137_128_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1536, 2048>(result, stg8_stg9_1_merged1137_128_res);
	hw_uint<16> stg8_stg9_1_merged1137_129_res = stg8_stg9_1_merged1137_129_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1552, 2048>(result, stg8_stg9_1_merged1137_129_res);
	hw_uint<16> stg8_stg9_1_merged1137_130_res = stg8_stg9_1_merged1137_130_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1568, 2048>(result, stg8_stg9_1_merged1137_130_res);
	hw_uint<16> stg8_stg9_1_merged1137_131_res = stg8_stg9_1_merged1137_131_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1584, 2048>(result, stg8_stg9_1_merged1137_131_res);
	hw_uint<16> stg8_stg9_1_merged1137_132_res = stg8_stg9_1_merged1137_132_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1600, 2048>(result, stg8_stg9_1_merged1137_132_res);
	hw_uint<16> stg8_stg9_1_merged1137_133_res = stg8_stg9_1_merged1137_133_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1616, 2048>(result, stg8_stg9_1_merged1137_133_res);
	hw_uint<16> stg8_stg9_1_merged1137_134_res = stg8_stg9_1_merged1137_134_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1632, 2048>(result, stg8_stg9_1_merged1137_134_res);
	hw_uint<16> stg8_stg9_1_merged1137_135_res = stg8_stg9_1_merged1137_135_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1648, 2048>(result, stg8_stg9_1_merged1137_135_res);
	hw_uint<16> stg8_stg9_1_merged1137_136_res = stg8_stg9_1_merged1137_136_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1664, 2048>(result, stg8_stg9_1_merged1137_136_res);
	hw_uint<16> stg8_stg9_1_merged1137_137_res = stg8_stg9_1_merged1137_137_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1680, 2048>(result, stg8_stg9_1_merged1137_137_res);
	hw_uint<16> stg8_stg9_1_merged1137_138_res = stg8_stg9_1_merged1137_138_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1696, 2048>(result, stg8_stg9_1_merged1137_138_res);
	hw_uint<16> stg8_stg9_1_merged1137_139_res = stg8_stg9_1_merged1137_139_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1712, 2048>(result, stg8_stg9_1_merged1137_139_res);
	hw_uint<16> stg8_stg9_1_merged1137_140_res = stg8_stg9_1_merged1137_140_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1728, 2048>(result, stg8_stg9_1_merged1137_140_res);
	hw_uint<16> stg8_stg9_1_merged1137_141_res = stg8_stg9_1_merged1137_141_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1744, 2048>(result, stg8_stg9_1_merged1137_141_res);
	hw_uint<16> stg8_stg9_1_merged1137_142_res = stg8_stg9_1_merged1137_142_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1760, 2048>(result, stg8_stg9_1_merged1137_142_res);
	hw_uint<16> stg8_stg9_1_merged1137_143_res = stg8_stg9_1_merged1137_143_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1776, 2048>(result, stg8_stg9_1_merged1137_143_res);
	hw_uint<16> stg8_stg9_1_merged1137_144_res = stg8_stg9_1_merged1137_144_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1792, 2048>(result, stg8_stg9_1_merged1137_144_res);
	hw_uint<16> stg8_stg9_1_merged1137_145_res = stg8_stg9_1_merged1137_145_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1808, 2048>(result, stg8_stg9_1_merged1137_145_res);
	hw_uint<16> stg8_stg9_1_merged1137_146_res = stg8_stg9_1_merged1137_146_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1824, 2048>(result, stg8_stg9_1_merged1137_146_res);
	hw_uint<16> stg8_stg9_1_merged1137_147_res = stg8_stg9_1_merged1137_147_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1840, 2048>(result, stg8_stg9_1_merged1137_147_res);
	hw_uint<16> stg8_stg9_1_merged1137_148_res = stg8_stg9_1_merged1137_148_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1856, 2048>(result, stg8_stg9_1_merged1137_148_res);
	hw_uint<16> stg8_stg9_1_merged1137_149_res = stg8_stg9_1_merged1137_149_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1872, 2048>(result, stg8_stg9_1_merged1137_149_res);
	hw_uint<16> stg8_stg9_1_merged1137_150_res = stg8_stg9_1_merged1137_150_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1888, 2048>(result, stg8_stg9_1_merged1137_150_res);
	hw_uint<16> stg8_stg9_1_merged1137_151_res = stg8_stg9_1_merged1137_151_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1904, 2048>(result, stg8_stg9_1_merged1137_151_res);
	hw_uint<16> stg8_stg9_1_merged1137_152_res = stg8_stg9_1_merged1137_152_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1920, 2048>(result, stg8_stg9_1_merged1137_152_res);
	hw_uint<16> stg8_stg9_1_merged1137_153_res = stg8_stg9_1_merged1137_153_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1936, 2048>(result, stg8_stg9_1_merged1137_153_res);
	hw_uint<16> stg8_stg9_1_merged1137_154_res = stg8_stg9_1_merged1137_154_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1952, 2048>(result, stg8_stg9_1_merged1137_154_res);
	hw_uint<16> stg8_stg9_1_merged1137_155_res = stg8_stg9_1_merged1137_155_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1968, 2048>(result, stg8_stg9_1_merged1137_155_res);
	hw_uint<16> stg8_stg9_1_merged1137_156_res = stg8_stg9_1_merged1137_156_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1984, 2048>(result, stg8_stg9_1_merged1137_156_res);
	hw_uint<16> stg8_stg9_1_merged1137_157_res = stg8_stg9_1_merged1137_157_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<2000, 2048>(result, stg8_stg9_1_merged1137_157_res);
	hw_uint<16> stg8_stg9_1_merged1137_158_res = stg8_stg9_1_merged1137_158_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<2016, 2048>(result, stg8_stg9_1_merged1137_158_res);
	hw_uint<16> stg8_stg9_1_merged1137_159_res = stg8_stg9_1_merged1137_159_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<2032, 2048>(result, stg8_stg9_1_merged1137_159_res);
	return result;
}

struct stg9_stg9_1_merged1137_0_merged_banks_4_cache {
	// RAM Box: {[0, 2048], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 65, 66
	hw_uint<16> f0;
	fifo<hw_uint<16>, 64> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_65() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_1_merged_banks_4_cache {
	// RAM Box: {[1, 2049], [0, 1083]}
	// Capacity: 67
	// # of read delays: 4
  // 0, 1, 65, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_10_merged_banks_4_cache {
	// RAM Box: {[10, 2026], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_11_merged_banks_4_cache {
	// RAM Box: {[11, 2027], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_12_merged_banks_4_cache {
	// RAM Box: {[12, 2028], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_13_merged_banks_4_cache {
	// RAM Box: {[13, 2029], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_14_merged_banks_4_cache {
	// RAM Box: {[14, 2030], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_15_merged_banks_4_cache {
	// RAM Box: {[15, 2031], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_16_merged_banks_4_cache {
	// RAM Box: {[16, 2032], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_17_merged_banks_4_cache {
	// RAM Box: {[17, 2033], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_18_merged_banks_4_cache {
	// RAM Box: {[18, 2034], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_19_merged_banks_4_cache {
	// RAM Box: {[19, 2035], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_2_merged_banks_4_cache {
	// RAM Box: {[2, 2018], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_20_merged_banks_4_cache {
	// RAM Box: {[20, 2036], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_21_merged_banks_4_cache {
	// RAM Box: {[21, 2037], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_22_merged_banks_4_cache {
	// RAM Box: {[22, 2038], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_23_merged_banks_4_cache {
	// RAM Box: {[23, 2039], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_24_merged_banks_4_cache {
	// RAM Box: {[24, 2040], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_25_merged_banks_4_cache {
	// RAM Box: {[25, 2041], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_26_merged_banks_4_cache {
	// RAM Box: {[26, 2042], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_27_merged_banks_4_cache {
	// RAM Box: {[27, 2043], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_28_merged_banks_4_cache {
	// RAM Box: {[28, 2044], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_29_merged_banks_4_cache {
	// RAM Box: {[29, 2045], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_3_merged_banks_4_cache {
	// RAM Box: {[3, 2019], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_30_merged_banks_4_cache {
	// RAM Box: {[30, 2046], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_31_merged_banks_4_cache {
	// RAM Box: {[31, 2047], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_4_merged_banks_4_cache {
	// RAM Box: {[4, 2020], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_5_merged_banks_4_cache {
	// RAM Box: {[5, 2021], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_6_merged_banks_4_cache {
	// RAM Box: {[6, 2022], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_7_merged_banks_4_cache {
	// RAM Box: {[7, 2023], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_8_merged_banks_4_cache {
	// RAM Box: {[8, 2024], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged1137_9_merged_banks_4_cache {
	// RAM Box: {[9, 2025], [0, 1084]}
	// Capacity: 67
	// # of read delays: 3
  // 0, 1, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_cache {
  // Reader addrs...
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[1 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[1 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[1 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
    // { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[33 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // # of banks: 32
  stg9_stg9_1_merged1137_0_merged_banks_4_cache stg9_stg9_1_merged1137_0_merged_banks_4;
  stg9_stg9_1_merged1137_1_merged_banks_4_cache stg9_stg9_1_merged1137_1_merged_banks_4;
  stg9_stg9_1_merged1137_10_merged_banks_4_cache stg9_stg9_1_merged1137_10_merged_banks_4;
  stg9_stg9_1_merged1137_11_merged_banks_4_cache stg9_stg9_1_merged1137_11_merged_banks_4;
  stg9_stg9_1_merged1137_12_merged_banks_4_cache stg9_stg9_1_merged1137_12_merged_banks_4;
  stg9_stg9_1_merged1137_13_merged_banks_4_cache stg9_stg9_1_merged1137_13_merged_banks_4;
  stg9_stg9_1_merged1137_14_merged_banks_4_cache stg9_stg9_1_merged1137_14_merged_banks_4;
  stg9_stg9_1_merged1137_15_merged_banks_4_cache stg9_stg9_1_merged1137_15_merged_banks_4;
  stg9_stg9_1_merged1137_16_merged_banks_4_cache stg9_stg9_1_merged1137_16_merged_banks_4;
  stg9_stg9_1_merged1137_17_merged_banks_4_cache stg9_stg9_1_merged1137_17_merged_banks_4;
  stg9_stg9_1_merged1137_18_merged_banks_4_cache stg9_stg9_1_merged1137_18_merged_banks_4;
  stg9_stg9_1_merged1137_19_merged_banks_4_cache stg9_stg9_1_merged1137_19_merged_banks_4;
  stg9_stg9_1_merged1137_2_merged_banks_4_cache stg9_stg9_1_merged1137_2_merged_banks_4;
  stg9_stg9_1_merged1137_20_merged_banks_4_cache stg9_stg9_1_merged1137_20_merged_banks_4;
  stg9_stg9_1_merged1137_21_merged_banks_4_cache stg9_stg9_1_merged1137_21_merged_banks_4;
  stg9_stg9_1_merged1137_22_merged_banks_4_cache stg9_stg9_1_merged1137_22_merged_banks_4;
  stg9_stg9_1_merged1137_23_merged_banks_4_cache stg9_stg9_1_merged1137_23_merged_banks_4;
  stg9_stg9_1_merged1137_24_merged_banks_4_cache stg9_stg9_1_merged1137_24_merged_banks_4;
  stg9_stg9_1_merged1137_25_merged_banks_4_cache stg9_stg9_1_merged1137_25_merged_banks_4;
  stg9_stg9_1_merged1137_26_merged_banks_4_cache stg9_stg9_1_merged1137_26_merged_banks_4;
  stg9_stg9_1_merged1137_27_merged_banks_4_cache stg9_stg9_1_merged1137_27_merged_banks_4;
  stg9_stg9_1_merged1137_28_merged_banks_4_cache stg9_stg9_1_merged1137_28_merged_banks_4;
  stg9_stg9_1_merged1137_29_merged_banks_4_cache stg9_stg9_1_merged1137_29_merged_banks_4;
  stg9_stg9_1_merged1137_3_merged_banks_4_cache stg9_stg9_1_merged1137_3_merged_banks_4;
  stg9_stg9_1_merged1137_30_merged_banks_4_cache stg9_stg9_1_merged1137_30_merged_banks_4;
  stg9_stg9_1_merged1137_31_merged_banks_4_cache stg9_stg9_1_merged1137_31_merged_banks_4;
  stg9_stg9_1_merged1137_4_merged_banks_4_cache stg9_stg9_1_merged1137_4_merged_banks_4;
  stg9_stg9_1_merged1137_5_merged_banks_4_cache stg9_stg9_1_merged1137_5_merged_banks_4;
  stg9_stg9_1_merged1137_6_merged_banks_4_cache stg9_stg9_1_merged1137_6_merged_banks_4;
  stg9_stg9_1_merged1137_7_merged_banks_4_cache stg9_stg9_1_merged1137_7_merged_banks_4;
  stg9_stg9_1_merged1137_8_merged_banks_4_cache stg9_stg9_1_merged1137_8_merged_banks_4;
  stg9_stg9_1_merged1137_9_merged_banks_4_cache stg9_stg9_1_merged1137_9_merged_banks_4;
};



inline void stg9_stg9_1_merged1137_0_write(hw_uint<16>& stg9_stg9_1_merged1137_0, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_0_merged_banks_4.push(stg9_stg9_1_merged1137_0);
}

inline void stg9_stg9_1_merged1137_1_write(hw_uint<16>& stg9_stg9_1_merged1137_1, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_1_merged_banks_4.push(stg9_stg9_1_merged1137_1);
}

inline void stg9_stg9_1_merged1137_10_write(hw_uint<16>& stg9_stg9_1_merged1137_10, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_10_merged_banks_4.push(stg9_stg9_1_merged1137_10);
}

inline void stg9_stg9_1_merged1137_11_write(hw_uint<16>& stg9_stg9_1_merged1137_11, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_11_merged_banks_4.push(stg9_stg9_1_merged1137_11);
}

inline void stg9_stg9_1_merged1137_12_write(hw_uint<16>& stg9_stg9_1_merged1137_12, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_12_merged_banks_4.push(stg9_stg9_1_merged1137_12);
}

inline void stg9_stg9_1_merged1137_13_write(hw_uint<16>& stg9_stg9_1_merged1137_13, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_13_merged_banks_4.push(stg9_stg9_1_merged1137_13);
}

inline void stg9_stg9_1_merged1137_14_write(hw_uint<16>& stg9_stg9_1_merged1137_14, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_14_merged_banks_4.push(stg9_stg9_1_merged1137_14);
}

inline void stg9_stg9_1_merged1137_15_write(hw_uint<16>& stg9_stg9_1_merged1137_15, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_15_merged_banks_4.push(stg9_stg9_1_merged1137_15);
}

inline void stg9_stg9_1_merged1137_16_write(hw_uint<16>& stg9_stg9_1_merged1137_16, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_16_merged_banks_4.push(stg9_stg9_1_merged1137_16);
}

inline void stg9_stg9_1_merged1137_17_write(hw_uint<16>& stg9_stg9_1_merged1137_17, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_17_merged_banks_4.push(stg9_stg9_1_merged1137_17);
}

inline void stg9_stg9_1_merged1137_18_write(hw_uint<16>& stg9_stg9_1_merged1137_18, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_18_merged_banks_4.push(stg9_stg9_1_merged1137_18);
}

inline void stg9_stg9_1_merged1137_19_write(hw_uint<16>& stg9_stg9_1_merged1137_19, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_19_merged_banks_4.push(stg9_stg9_1_merged1137_19);
}

inline void stg9_stg9_1_merged1137_2_write(hw_uint<16>& stg9_stg9_1_merged1137_2, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_2_merged_banks_4.push(stg9_stg9_1_merged1137_2);
}

inline void stg9_stg9_1_merged1137_20_write(hw_uint<16>& stg9_stg9_1_merged1137_20, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_20_merged_banks_4.push(stg9_stg9_1_merged1137_20);
}

inline void stg9_stg9_1_merged1137_21_write(hw_uint<16>& stg9_stg9_1_merged1137_21, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_21_merged_banks_4.push(stg9_stg9_1_merged1137_21);
}

inline void stg9_stg9_1_merged1137_22_write(hw_uint<16>& stg9_stg9_1_merged1137_22, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_22_merged_banks_4.push(stg9_stg9_1_merged1137_22);
}

inline void stg9_stg9_1_merged1137_23_write(hw_uint<16>& stg9_stg9_1_merged1137_23, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_23_merged_banks_4.push(stg9_stg9_1_merged1137_23);
}

inline void stg9_stg9_1_merged1137_24_write(hw_uint<16>& stg9_stg9_1_merged1137_24, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_24_merged_banks_4.push(stg9_stg9_1_merged1137_24);
}

inline void stg9_stg9_1_merged1137_25_write(hw_uint<16>& stg9_stg9_1_merged1137_25, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_25_merged_banks_4.push(stg9_stg9_1_merged1137_25);
}

inline void stg9_stg9_1_merged1137_26_write(hw_uint<16>& stg9_stg9_1_merged1137_26, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_26_merged_banks_4.push(stg9_stg9_1_merged1137_26);
}

inline void stg9_stg9_1_merged1137_27_write(hw_uint<16>& stg9_stg9_1_merged1137_27, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_27_merged_banks_4.push(stg9_stg9_1_merged1137_27);
}

inline void stg9_stg9_1_merged1137_28_write(hw_uint<16>& stg9_stg9_1_merged1137_28, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_28_merged_banks_4.push(stg9_stg9_1_merged1137_28);
}

inline void stg9_stg9_1_merged1137_29_write(hw_uint<16>& stg9_stg9_1_merged1137_29, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_29_merged_banks_4.push(stg9_stg9_1_merged1137_29);
}

inline void stg9_stg9_1_merged1137_3_write(hw_uint<16>& stg9_stg9_1_merged1137_3, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_3_merged_banks_4.push(stg9_stg9_1_merged1137_3);
}

inline void stg9_stg9_1_merged1137_30_write(hw_uint<16>& stg9_stg9_1_merged1137_30, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_30_merged_banks_4.push(stg9_stg9_1_merged1137_30);
}

inline void stg9_stg9_1_merged1137_31_write(hw_uint<16>& stg9_stg9_1_merged1137_31, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_31_merged_banks_4.push(stg9_stg9_1_merged1137_31);
}

inline void stg9_stg9_1_merged1137_4_write(hw_uint<16>& stg9_stg9_1_merged1137_4, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_4_merged_banks_4.push(stg9_stg9_1_merged1137_4);
}

inline void stg9_stg9_1_merged1137_5_write(hw_uint<16>& stg9_stg9_1_merged1137_5, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_5_merged_banks_4.push(stg9_stg9_1_merged1137_5);
}

inline void stg9_stg9_1_merged1137_6_write(hw_uint<16>& stg9_stg9_1_merged1137_6, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_6_merged_banks_4.push(stg9_stg9_1_merged1137_6);
}

inline void stg9_stg9_1_merged1137_7_write(hw_uint<16>& stg9_stg9_1_merged1137_7, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_7_merged_banks_4.push(stg9_stg9_1_merged1137_7);
}

inline void stg9_stg9_1_merged1137_8_write(hw_uint<16>& stg9_stg9_1_merged1137_8, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_8_merged_banks_4.push(stg9_stg9_1_merged1137_8);
}

inline void stg9_stg9_1_merged1137_9_write(hw_uint<16>& stg9_stg9_1_merged1137_9, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1137_9_merged_banks_4.push(stg9_stg9_1_merged1137_9);
}

inline hw_uint<16> stg9_stg10_1_merged1140_2112_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2112 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_0 = stg9.stg9_stg9_1_merged1137_0_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2113_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2113 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[1 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_1 = stg9.stg9_stg9_1_merged1137_1_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_1;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2114_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2114 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[1 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_1 = stg9.stg9_stg9_1_merged1137_1_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_1;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2115_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2115 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_2 = stg9.stg9_stg9_1_merged1137_2_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2116_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2116 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[1 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_1 = stg9.stg9_stg9_1_merged1137_1_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_1;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2117_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2117 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_2 = stg9.stg9_stg9_1_merged1137_2_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2118_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2118 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_2 = stg9.stg9_stg9_1_merged1137_2_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2119_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2119 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_3 = stg9.stg9_stg9_1_merged1137_3_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2120_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2120 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[2 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_2 = stg9.stg9_stg9_1_merged1137_2_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2121_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2121 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_3 = stg9.stg9_stg9_1_merged1137_3_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2122_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2122 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_3 = stg9.stg9_stg9_1_merged1137_3_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2123_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2123 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_4 = stg9.stg9_stg9_1_merged1137_4_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2124_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2124 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[3 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_3 = stg9.stg9_stg9_1_merged1137_3_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2125_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2125 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_4 = stg9.stg9_stg9_1_merged1137_4_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2126_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2126 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_4 = stg9.stg9_stg9_1_merged1137_4_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2127_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2127 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_5 = stg9.stg9_stg9_1_merged1137_5_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2128_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2128 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[4 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_4 = stg9.stg9_stg9_1_merged1137_4_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2129_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2129 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_5 = stg9.stg9_stg9_1_merged1137_5_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2130_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2130 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_5 = stg9.stg9_stg9_1_merged1137_5_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2131_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2131 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_6 = stg9.stg9_stg9_1_merged1137_6_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2132_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2132 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[5 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_5 = stg9.stg9_stg9_1_merged1137_5_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2133_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2133 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_6 = stg9.stg9_stg9_1_merged1137_6_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2134_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2134 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_6 = stg9.stg9_stg9_1_merged1137_6_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2135_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2135 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_7 = stg9.stg9_stg9_1_merged1137_7_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2136_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2136 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[6 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_6 = stg9.stg9_stg9_1_merged1137_6_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2137_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2137 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_7 = stg9.stg9_stg9_1_merged1137_7_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2138_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2138 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_7 = stg9.stg9_stg9_1_merged1137_7_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2139_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2139 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_8 = stg9.stg9_stg9_1_merged1137_8_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2140_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2140 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[7 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_7 = stg9.stg9_stg9_1_merged1137_7_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2141_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2141 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_8 = stg9.stg9_stg9_1_merged1137_8_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2142_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2142 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_8 = stg9.stg9_stg9_1_merged1137_8_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2143_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2143 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_9 = stg9.stg9_stg9_1_merged1137_9_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2144_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2144 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[8 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_8 = stg9.stg9_stg9_1_merged1137_8_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2145_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2145 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_9 = stg9.stg9_stg9_1_merged1137_9_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2146_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2146 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_9 = stg9.stg9_stg9_1_merged1137_9_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2147_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2147 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_10 = stg9.stg9_stg9_1_merged1137_10_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2148_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2148 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[9 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_9 = stg9.stg9_stg9_1_merged1137_9_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2149_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2149 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_10 = stg9.stg9_stg9_1_merged1137_10_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2150_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2150 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_10 = stg9.stg9_stg9_1_merged1137_10_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2151_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2151 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_11 = stg9.stg9_stg9_1_merged1137_11_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2152_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2152 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[10 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_10 = stg9.stg9_stg9_1_merged1137_10_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2153_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2153 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_11 = stg9.stg9_stg9_1_merged1137_11_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2154_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2154 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_11 = stg9.stg9_stg9_1_merged1137_11_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2155_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2155 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_12 = stg9.stg9_stg9_1_merged1137_12_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2156_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2156 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[11 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_11 = stg9.stg9_stg9_1_merged1137_11_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2157_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2157 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_12 = stg9.stg9_stg9_1_merged1137_12_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2158_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2158 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_12 = stg9.stg9_stg9_1_merged1137_12_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2159_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2159 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_13 = stg9.stg9_stg9_1_merged1137_13_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2160_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2160 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[12 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_12 = stg9.stg9_stg9_1_merged1137_12_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2161_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2161 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_13 = stg9.stg9_stg9_1_merged1137_13_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2162_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2162 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_13 = stg9.stg9_stg9_1_merged1137_13_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2163_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2163 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_14 = stg9.stg9_stg9_1_merged1137_14_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2164_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2164 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[13 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_13 = stg9.stg9_stg9_1_merged1137_13_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2165_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2165 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_14 = stg9.stg9_stg9_1_merged1137_14_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2166_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2166 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_14 = stg9.stg9_stg9_1_merged1137_14_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2167_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2167 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_15 = stg9.stg9_stg9_1_merged1137_15_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2168_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2168 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[14 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_14 = stg9.stg9_stg9_1_merged1137_14_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2169_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2169 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_15 = stg9.stg9_stg9_1_merged1137_15_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2170_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2170 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_15 = stg9.stg9_stg9_1_merged1137_15_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2171_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2171 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_16 = stg9.stg9_stg9_1_merged1137_16_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_16;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2172_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2172 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[15 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_15 = stg9.stg9_stg9_1_merged1137_15_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2173_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2173 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_16 = stg9.stg9_stg9_1_merged1137_16_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_16;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2174_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2174 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_16 = stg9.stg9_stg9_1_merged1137_16_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_16;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2175_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2175 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_17 = stg9.stg9_stg9_1_merged1137_17_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_17;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2176_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2176 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[16 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_16 = stg9.stg9_stg9_1_merged1137_16_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_16;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2177_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2177 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_17 = stg9.stg9_stg9_1_merged1137_17_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_17;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2178_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2178 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_17 = stg9.stg9_stg9_1_merged1137_17_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_17;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2179_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2179 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_18 = stg9.stg9_stg9_1_merged1137_18_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_18;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2180_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2180 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[17 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_17 = stg9.stg9_stg9_1_merged1137_17_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_17;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2181_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2181 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_18 = stg9.stg9_stg9_1_merged1137_18_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_18;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2182_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2182 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_18 = stg9.stg9_stg9_1_merged1137_18_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_18;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2183_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2183 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_19 = stg9.stg9_stg9_1_merged1137_19_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_19;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2184_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2184 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[18 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_18 = stg9.stg9_stg9_1_merged1137_18_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_18;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2185_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2185 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_19 = stg9.stg9_stg9_1_merged1137_19_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_19;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2186_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2186 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_19 = stg9.stg9_stg9_1_merged1137_19_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_19;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2187_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2187 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_20 = stg9.stg9_stg9_1_merged1137_20_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_20;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2188_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2188 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[19 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_19 = stg9.stg9_stg9_1_merged1137_19_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_19;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2189_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2189 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_20 = stg9.stg9_stg9_1_merged1137_20_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_20;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2190_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2190 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_20 = stg9.stg9_stg9_1_merged1137_20_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_20;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2191_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2191 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_21 = stg9.stg9_stg9_1_merged1137_21_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_21;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2192_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2192 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[20 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_20 = stg9.stg9_stg9_1_merged1137_20_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_20;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2193_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2193 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_21 = stg9.stg9_stg9_1_merged1137_21_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_21;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2194_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2194 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_21 = stg9.stg9_stg9_1_merged1137_21_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_21;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2195_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2195 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_22 = stg9.stg9_stg9_1_merged1137_22_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_22;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2196_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2196 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[21 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_21 = stg9.stg9_stg9_1_merged1137_21_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_21;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2197_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2197 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_22 = stg9.stg9_stg9_1_merged1137_22_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_22;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2198_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2198 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_22 = stg9.stg9_stg9_1_merged1137_22_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_22;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2199_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2199 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_23 = stg9.stg9_stg9_1_merged1137_23_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_23;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2200_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2200 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[22 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_22 = stg9.stg9_stg9_1_merged1137_22_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_22;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2201_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2201 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_23 = stg9.stg9_stg9_1_merged1137_23_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_23;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2202_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2202 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_23 = stg9.stg9_stg9_1_merged1137_23_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_23;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2203_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2203 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_24 = stg9.stg9_stg9_1_merged1137_24_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_24;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2204_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2204 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[23 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_23 = stg9.stg9_stg9_1_merged1137_23_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_23;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2205_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2205 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_24 = stg9.stg9_stg9_1_merged1137_24_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_24;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2206_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2206 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_24 = stg9.stg9_stg9_1_merged1137_24_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_24;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2207_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2207 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_25 = stg9.stg9_stg9_1_merged1137_25_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_25;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2208_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2208 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[24 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_24 = stg9.stg9_stg9_1_merged1137_24_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_24;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2209_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2209 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_25 = stg9.stg9_stg9_1_merged1137_25_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_25;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2210_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2210 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_25 = stg9.stg9_stg9_1_merged1137_25_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_25;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2211_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2211 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_26 = stg9.stg9_stg9_1_merged1137_26_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_26;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2212_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2212 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[25 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_25 = stg9.stg9_stg9_1_merged1137_25_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_25;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2213_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2213 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_26 = stg9.stg9_stg9_1_merged1137_26_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_26;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2214_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2214 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_26 = stg9.stg9_stg9_1_merged1137_26_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_26;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2215_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2215 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_27 = stg9.stg9_stg9_1_merged1137_27_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_27;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2216_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2216 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[26 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_26 = stg9.stg9_stg9_1_merged1137_26_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_26;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2217_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2217 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_27 = stg9.stg9_stg9_1_merged1137_27_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_27;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2218_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2218 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_27 = stg9.stg9_stg9_1_merged1137_27_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_27;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2219_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2219 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_28 = stg9.stg9_stg9_1_merged1137_28_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_28;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2220_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2220 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[27 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_27 = stg9.stg9_stg9_1_merged1137_27_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_27;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2221_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2221 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_28 = stg9.stg9_stg9_1_merged1137_28_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_28;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2222_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2222 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_28 = stg9.stg9_stg9_1_merged1137_28_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_28;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2223_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2223 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_29 = stg9.stg9_stg9_1_merged1137_29_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_29;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2224_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2224 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[28 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_28 = stg9.stg9_stg9_1_merged1137_28_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_28;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2225_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2225 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_29 = stg9.stg9_stg9_1_merged1137_29_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_29;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2226_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2226 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_29 = stg9.stg9_stg9_1_merged1137_29_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_29;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2227_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2227 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_30 = stg9.stg9_stg9_1_merged1137_30_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_30;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2228_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2228 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[29 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_29 = stg9.stg9_stg9_1_merged1137_29_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_29;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2229_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2229 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_30 = stg9.stg9_stg9_1_merged1137_30_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_30;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2230_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2230 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_30 = stg9.stg9_stg9_1_merged1137_30_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_30;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2231_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2231 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_31 = stg9.stg9_stg9_1_merged1137_31_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_31;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2232_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2232 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[30 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_30 = stg9.stg9_stg9_1_merged1137_30_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_30;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2233_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2233 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_31 = stg9.stg9_stg9_1_merged1137_31_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_31;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2234_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2234 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_31 = stg9.stg9_stg9_1_merged1137_31_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged1137_31;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2235_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2235 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_0 = stg9.stg9_stg9_1_merged1137_0_merged_banks_4.peek_65();
  return value_stg9_stg9_1_merged1137_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2236_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2236 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[31 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_31 = stg9.stg9_stg9_1_merged1137_31_merged_banks_4.peek_66();
  return value_stg9_stg9_1_merged1137_31;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2237_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2237 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_0 = stg9.stg9_stg9_1_merged1137_0_merged_banks_4.peek_65();
  return value_stg9_stg9_1_merged1137_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2238_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2238 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[32 + 32stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_0 = stg9.stg9_stg9_1_merged1137_0_merged_banks_4.peek_0();
  return value_stg9_stg9_1_merged1137_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged1140_2239_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged1140_2239 read pattern: { stg10_1_merged1140[root = 0, stg10_0, stg10_1] -> stg9[33 + 32stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 63 }
  // Read schedule : { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
  // Write schedule: { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
  auto value_stg9_stg9_1_merged1137_1 = stg9.stg9_stg9_1_merged1137_1_merged_banks_4.peek_65();
  return value_stg9_stg9_1_merged1137_1;
  return 0;
}

// # of bundles = 2
// stg10_1_merged1140_read
//	stg9_stg10_1_merged1140_2112
//	stg9_stg10_1_merged1140_2113
//	stg9_stg10_1_merged1140_2114
//	stg9_stg10_1_merged1140_2115
//	stg9_stg10_1_merged1140_2116
//	stg9_stg10_1_merged1140_2117
//	stg9_stg10_1_merged1140_2118
//	stg9_stg10_1_merged1140_2119
//	stg9_stg10_1_merged1140_2120
//	stg9_stg10_1_merged1140_2121
//	stg9_stg10_1_merged1140_2122
//	stg9_stg10_1_merged1140_2123
//	stg9_stg10_1_merged1140_2124
//	stg9_stg10_1_merged1140_2125
//	stg9_stg10_1_merged1140_2126
//	stg9_stg10_1_merged1140_2127
//	stg9_stg10_1_merged1140_2128
//	stg9_stg10_1_merged1140_2129
//	stg9_stg10_1_merged1140_2130
//	stg9_stg10_1_merged1140_2131
//	stg9_stg10_1_merged1140_2132
//	stg9_stg10_1_merged1140_2133
//	stg9_stg10_1_merged1140_2134
//	stg9_stg10_1_merged1140_2135
//	stg9_stg10_1_merged1140_2136
//	stg9_stg10_1_merged1140_2137
//	stg9_stg10_1_merged1140_2138
//	stg9_stg10_1_merged1140_2139
//	stg9_stg10_1_merged1140_2140
//	stg9_stg10_1_merged1140_2141
//	stg9_stg10_1_merged1140_2142
//	stg9_stg10_1_merged1140_2143
//	stg9_stg10_1_merged1140_2144
//	stg9_stg10_1_merged1140_2145
//	stg9_stg10_1_merged1140_2146
//	stg9_stg10_1_merged1140_2147
//	stg9_stg10_1_merged1140_2148
//	stg9_stg10_1_merged1140_2149
//	stg9_stg10_1_merged1140_2150
//	stg9_stg10_1_merged1140_2151
//	stg9_stg10_1_merged1140_2152
//	stg9_stg10_1_merged1140_2153
//	stg9_stg10_1_merged1140_2154
//	stg9_stg10_1_merged1140_2155
//	stg9_stg10_1_merged1140_2156
//	stg9_stg10_1_merged1140_2157
//	stg9_stg10_1_merged1140_2158
//	stg9_stg10_1_merged1140_2159
//	stg9_stg10_1_merged1140_2160
//	stg9_stg10_1_merged1140_2161
//	stg9_stg10_1_merged1140_2162
//	stg9_stg10_1_merged1140_2163
//	stg9_stg10_1_merged1140_2164
//	stg9_stg10_1_merged1140_2165
//	stg9_stg10_1_merged1140_2166
//	stg9_stg10_1_merged1140_2167
//	stg9_stg10_1_merged1140_2168
//	stg9_stg10_1_merged1140_2169
//	stg9_stg10_1_merged1140_2170
//	stg9_stg10_1_merged1140_2171
//	stg9_stg10_1_merged1140_2172
//	stg9_stg10_1_merged1140_2173
//	stg9_stg10_1_merged1140_2174
//	stg9_stg10_1_merged1140_2175
//	stg9_stg10_1_merged1140_2176
//	stg9_stg10_1_merged1140_2177
//	stg9_stg10_1_merged1140_2178
//	stg9_stg10_1_merged1140_2179
//	stg9_stg10_1_merged1140_2180
//	stg9_stg10_1_merged1140_2181
//	stg9_stg10_1_merged1140_2182
//	stg9_stg10_1_merged1140_2183
//	stg9_stg10_1_merged1140_2184
//	stg9_stg10_1_merged1140_2185
//	stg9_stg10_1_merged1140_2186
//	stg9_stg10_1_merged1140_2187
//	stg9_stg10_1_merged1140_2188
//	stg9_stg10_1_merged1140_2189
//	stg9_stg10_1_merged1140_2190
//	stg9_stg10_1_merged1140_2191
//	stg9_stg10_1_merged1140_2192
//	stg9_stg10_1_merged1140_2193
//	stg9_stg10_1_merged1140_2194
//	stg9_stg10_1_merged1140_2195
//	stg9_stg10_1_merged1140_2196
//	stg9_stg10_1_merged1140_2197
//	stg9_stg10_1_merged1140_2198
//	stg9_stg10_1_merged1140_2199
//	stg9_stg10_1_merged1140_2200
//	stg9_stg10_1_merged1140_2201
//	stg9_stg10_1_merged1140_2202
//	stg9_stg10_1_merged1140_2203
//	stg9_stg10_1_merged1140_2204
//	stg9_stg10_1_merged1140_2205
//	stg9_stg10_1_merged1140_2206
//	stg9_stg10_1_merged1140_2207
//	stg9_stg10_1_merged1140_2208
//	stg9_stg10_1_merged1140_2209
//	stg9_stg10_1_merged1140_2210
//	stg9_stg10_1_merged1140_2211
//	stg9_stg10_1_merged1140_2212
//	stg9_stg10_1_merged1140_2213
//	stg9_stg10_1_merged1140_2214
//	stg9_stg10_1_merged1140_2215
//	stg9_stg10_1_merged1140_2216
//	stg9_stg10_1_merged1140_2217
//	stg9_stg10_1_merged1140_2218
//	stg9_stg10_1_merged1140_2219
//	stg9_stg10_1_merged1140_2220
//	stg9_stg10_1_merged1140_2221
//	stg9_stg10_1_merged1140_2222
//	stg9_stg10_1_merged1140_2223
//	stg9_stg10_1_merged1140_2224
//	stg9_stg10_1_merged1140_2225
//	stg9_stg10_1_merged1140_2226
//	stg9_stg10_1_merged1140_2227
//	stg9_stg10_1_merged1140_2228
//	stg9_stg10_1_merged1140_2229
//	stg9_stg10_1_merged1140_2230
//	stg9_stg10_1_merged1140_2231
//	stg9_stg10_1_merged1140_2232
//	stg9_stg10_1_merged1140_2233
//	stg9_stg10_1_merged1140_2234
//	stg9_stg10_1_merged1140_2235
//	stg9_stg10_1_merged1140_2236
//	stg9_stg10_1_merged1140_2237
//	stg9_stg10_1_merged1140_2238
//	stg9_stg10_1_merged1140_2239
inline hw_uint<2048> stg9_stg10_1_merged1140_read_bundle_read(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg9_stg10_1_merged1140_2112
    // stg9_stg10_1_merged1140_2113
    // stg9_stg10_1_merged1140_2114
    // stg9_stg10_1_merged1140_2115
    // stg9_stg10_1_merged1140_2116
    // stg9_stg10_1_merged1140_2117
    // stg9_stg10_1_merged1140_2118
    // stg9_stg10_1_merged1140_2119
    // stg9_stg10_1_merged1140_2120
    // stg9_stg10_1_merged1140_2121
    // stg9_stg10_1_merged1140_2122
    // stg9_stg10_1_merged1140_2123
    // stg9_stg10_1_merged1140_2124
    // stg9_stg10_1_merged1140_2125
    // stg9_stg10_1_merged1140_2126
    // stg9_stg10_1_merged1140_2127
    // stg9_stg10_1_merged1140_2128
    // stg9_stg10_1_merged1140_2129
    // stg9_stg10_1_merged1140_2130
    // stg9_stg10_1_merged1140_2131
    // stg9_stg10_1_merged1140_2132
    // stg9_stg10_1_merged1140_2133
    // stg9_stg10_1_merged1140_2134
    // stg9_stg10_1_merged1140_2135
    // stg9_stg10_1_merged1140_2136
    // stg9_stg10_1_merged1140_2137
    // stg9_stg10_1_merged1140_2138
    // stg9_stg10_1_merged1140_2139
    // stg9_stg10_1_merged1140_2140
    // stg9_stg10_1_merged1140_2141
    // stg9_stg10_1_merged1140_2142
    // stg9_stg10_1_merged1140_2143
    // stg9_stg10_1_merged1140_2144
    // stg9_stg10_1_merged1140_2145
    // stg9_stg10_1_merged1140_2146
    // stg9_stg10_1_merged1140_2147
    // stg9_stg10_1_merged1140_2148
    // stg9_stg10_1_merged1140_2149
    // stg9_stg10_1_merged1140_2150
    // stg9_stg10_1_merged1140_2151
    // stg9_stg10_1_merged1140_2152
    // stg9_stg10_1_merged1140_2153
    // stg9_stg10_1_merged1140_2154
    // stg9_stg10_1_merged1140_2155
    // stg9_stg10_1_merged1140_2156
    // stg9_stg10_1_merged1140_2157
    // stg9_stg10_1_merged1140_2158
    // stg9_stg10_1_merged1140_2159
    // stg9_stg10_1_merged1140_2160
    // stg9_stg10_1_merged1140_2161
    // stg9_stg10_1_merged1140_2162
    // stg9_stg10_1_merged1140_2163
    // stg9_stg10_1_merged1140_2164
    // stg9_stg10_1_merged1140_2165
    // stg9_stg10_1_merged1140_2166
    // stg9_stg10_1_merged1140_2167
    // stg9_stg10_1_merged1140_2168
    // stg9_stg10_1_merged1140_2169
    // stg9_stg10_1_merged1140_2170
    // stg9_stg10_1_merged1140_2171
    // stg9_stg10_1_merged1140_2172
    // stg9_stg10_1_merged1140_2173
    // stg9_stg10_1_merged1140_2174
    // stg9_stg10_1_merged1140_2175
    // stg9_stg10_1_merged1140_2176
    // stg9_stg10_1_merged1140_2177
    // stg9_stg10_1_merged1140_2178
    // stg9_stg10_1_merged1140_2179
    // stg9_stg10_1_merged1140_2180
    // stg9_stg10_1_merged1140_2181
    // stg9_stg10_1_merged1140_2182
    // stg9_stg10_1_merged1140_2183
    // stg9_stg10_1_merged1140_2184
    // stg9_stg10_1_merged1140_2185
    // stg9_stg10_1_merged1140_2186
    // stg9_stg10_1_merged1140_2187
    // stg9_stg10_1_merged1140_2188
    // stg9_stg10_1_merged1140_2189
    // stg9_stg10_1_merged1140_2190
    // stg9_stg10_1_merged1140_2191
    // stg9_stg10_1_merged1140_2192
    // stg9_stg10_1_merged1140_2193
    // stg9_stg10_1_merged1140_2194
    // stg9_stg10_1_merged1140_2195
    // stg9_stg10_1_merged1140_2196
    // stg9_stg10_1_merged1140_2197
    // stg9_stg10_1_merged1140_2198
    // stg9_stg10_1_merged1140_2199
    // stg9_stg10_1_merged1140_2200
    // stg9_stg10_1_merged1140_2201
    // stg9_stg10_1_merged1140_2202
    // stg9_stg10_1_merged1140_2203
    // stg9_stg10_1_merged1140_2204
    // stg9_stg10_1_merged1140_2205
    // stg9_stg10_1_merged1140_2206
    // stg9_stg10_1_merged1140_2207
    // stg9_stg10_1_merged1140_2208
    // stg9_stg10_1_merged1140_2209
    // stg9_stg10_1_merged1140_2210
    // stg9_stg10_1_merged1140_2211
    // stg9_stg10_1_merged1140_2212
    // stg9_stg10_1_merged1140_2213
    // stg9_stg10_1_merged1140_2214
    // stg9_stg10_1_merged1140_2215
    // stg9_stg10_1_merged1140_2216
    // stg9_stg10_1_merged1140_2217
    // stg9_stg10_1_merged1140_2218
    // stg9_stg10_1_merged1140_2219
    // stg9_stg10_1_merged1140_2220
    // stg9_stg10_1_merged1140_2221
    // stg9_stg10_1_merged1140_2222
    // stg9_stg10_1_merged1140_2223
    // stg9_stg10_1_merged1140_2224
    // stg9_stg10_1_merged1140_2225
    // stg9_stg10_1_merged1140_2226
    // stg9_stg10_1_merged1140_2227
    // stg9_stg10_1_merged1140_2228
    // stg9_stg10_1_merged1140_2229
    // stg9_stg10_1_merged1140_2230
    // stg9_stg10_1_merged1140_2231
    // stg9_stg10_1_merged1140_2232
    // stg9_stg10_1_merged1140_2233
    // stg9_stg10_1_merged1140_2234
    // stg9_stg10_1_merged1140_2235
    // stg9_stg10_1_merged1140_2236
    // stg9_stg10_1_merged1140_2237
    // stg9_stg10_1_merged1140_2238
    // stg9_stg10_1_merged1140_2239

	hw_uint<2048> result;
	hw_uint<16> stg9_stg10_1_merged1140_2112_res = stg9_stg10_1_merged1140_2112_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<0, 2048>(result, stg9_stg10_1_merged1140_2112_res);
	hw_uint<16> stg9_stg10_1_merged1140_2113_res = stg9_stg10_1_merged1140_2113_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<16, 2048>(result, stg9_stg10_1_merged1140_2113_res);
	hw_uint<16> stg9_stg10_1_merged1140_2114_res = stg9_stg10_1_merged1140_2114_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<32, 2048>(result, stg9_stg10_1_merged1140_2114_res);
	hw_uint<16> stg9_stg10_1_merged1140_2115_res = stg9_stg10_1_merged1140_2115_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<48, 2048>(result, stg9_stg10_1_merged1140_2115_res);
	hw_uint<16> stg9_stg10_1_merged1140_2116_res = stg9_stg10_1_merged1140_2116_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<64, 2048>(result, stg9_stg10_1_merged1140_2116_res);
	hw_uint<16> stg9_stg10_1_merged1140_2117_res = stg9_stg10_1_merged1140_2117_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<80, 2048>(result, stg9_stg10_1_merged1140_2117_res);
	hw_uint<16> stg9_stg10_1_merged1140_2118_res = stg9_stg10_1_merged1140_2118_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<96, 2048>(result, stg9_stg10_1_merged1140_2118_res);
	hw_uint<16> stg9_stg10_1_merged1140_2119_res = stg9_stg10_1_merged1140_2119_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<112, 2048>(result, stg9_stg10_1_merged1140_2119_res);
	hw_uint<16> stg9_stg10_1_merged1140_2120_res = stg9_stg10_1_merged1140_2120_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<128, 2048>(result, stg9_stg10_1_merged1140_2120_res);
	hw_uint<16> stg9_stg10_1_merged1140_2121_res = stg9_stg10_1_merged1140_2121_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<144, 2048>(result, stg9_stg10_1_merged1140_2121_res);
	hw_uint<16> stg9_stg10_1_merged1140_2122_res = stg9_stg10_1_merged1140_2122_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<160, 2048>(result, stg9_stg10_1_merged1140_2122_res);
	hw_uint<16> stg9_stg10_1_merged1140_2123_res = stg9_stg10_1_merged1140_2123_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<176, 2048>(result, stg9_stg10_1_merged1140_2123_res);
	hw_uint<16> stg9_stg10_1_merged1140_2124_res = stg9_stg10_1_merged1140_2124_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<192, 2048>(result, stg9_stg10_1_merged1140_2124_res);
	hw_uint<16> stg9_stg10_1_merged1140_2125_res = stg9_stg10_1_merged1140_2125_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<208, 2048>(result, stg9_stg10_1_merged1140_2125_res);
	hw_uint<16> stg9_stg10_1_merged1140_2126_res = stg9_stg10_1_merged1140_2126_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<224, 2048>(result, stg9_stg10_1_merged1140_2126_res);
	hw_uint<16> stg9_stg10_1_merged1140_2127_res = stg9_stg10_1_merged1140_2127_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<240, 2048>(result, stg9_stg10_1_merged1140_2127_res);
	hw_uint<16> stg9_stg10_1_merged1140_2128_res = stg9_stg10_1_merged1140_2128_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<256, 2048>(result, stg9_stg10_1_merged1140_2128_res);
	hw_uint<16> stg9_stg10_1_merged1140_2129_res = stg9_stg10_1_merged1140_2129_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<272, 2048>(result, stg9_stg10_1_merged1140_2129_res);
	hw_uint<16> stg9_stg10_1_merged1140_2130_res = stg9_stg10_1_merged1140_2130_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<288, 2048>(result, stg9_stg10_1_merged1140_2130_res);
	hw_uint<16> stg9_stg10_1_merged1140_2131_res = stg9_stg10_1_merged1140_2131_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<304, 2048>(result, stg9_stg10_1_merged1140_2131_res);
	hw_uint<16> stg9_stg10_1_merged1140_2132_res = stg9_stg10_1_merged1140_2132_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<320, 2048>(result, stg9_stg10_1_merged1140_2132_res);
	hw_uint<16> stg9_stg10_1_merged1140_2133_res = stg9_stg10_1_merged1140_2133_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<336, 2048>(result, stg9_stg10_1_merged1140_2133_res);
	hw_uint<16> stg9_stg10_1_merged1140_2134_res = stg9_stg10_1_merged1140_2134_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<352, 2048>(result, stg9_stg10_1_merged1140_2134_res);
	hw_uint<16> stg9_stg10_1_merged1140_2135_res = stg9_stg10_1_merged1140_2135_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<368, 2048>(result, stg9_stg10_1_merged1140_2135_res);
	hw_uint<16> stg9_stg10_1_merged1140_2136_res = stg9_stg10_1_merged1140_2136_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<384, 2048>(result, stg9_stg10_1_merged1140_2136_res);
	hw_uint<16> stg9_stg10_1_merged1140_2137_res = stg9_stg10_1_merged1140_2137_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<400, 2048>(result, stg9_stg10_1_merged1140_2137_res);
	hw_uint<16> stg9_stg10_1_merged1140_2138_res = stg9_stg10_1_merged1140_2138_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<416, 2048>(result, stg9_stg10_1_merged1140_2138_res);
	hw_uint<16> stg9_stg10_1_merged1140_2139_res = stg9_stg10_1_merged1140_2139_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<432, 2048>(result, stg9_stg10_1_merged1140_2139_res);
	hw_uint<16> stg9_stg10_1_merged1140_2140_res = stg9_stg10_1_merged1140_2140_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<448, 2048>(result, stg9_stg10_1_merged1140_2140_res);
	hw_uint<16> stg9_stg10_1_merged1140_2141_res = stg9_stg10_1_merged1140_2141_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<464, 2048>(result, stg9_stg10_1_merged1140_2141_res);
	hw_uint<16> stg9_stg10_1_merged1140_2142_res = stg9_stg10_1_merged1140_2142_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<480, 2048>(result, stg9_stg10_1_merged1140_2142_res);
	hw_uint<16> stg9_stg10_1_merged1140_2143_res = stg9_stg10_1_merged1140_2143_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<496, 2048>(result, stg9_stg10_1_merged1140_2143_res);
	hw_uint<16> stg9_stg10_1_merged1140_2144_res = stg9_stg10_1_merged1140_2144_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<512, 2048>(result, stg9_stg10_1_merged1140_2144_res);
	hw_uint<16> stg9_stg10_1_merged1140_2145_res = stg9_stg10_1_merged1140_2145_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<528, 2048>(result, stg9_stg10_1_merged1140_2145_res);
	hw_uint<16> stg9_stg10_1_merged1140_2146_res = stg9_stg10_1_merged1140_2146_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<544, 2048>(result, stg9_stg10_1_merged1140_2146_res);
	hw_uint<16> stg9_stg10_1_merged1140_2147_res = stg9_stg10_1_merged1140_2147_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<560, 2048>(result, stg9_stg10_1_merged1140_2147_res);
	hw_uint<16> stg9_stg10_1_merged1140_2148_res = stg9_stg10_1_merged1140_2148_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<576, 2048>(result, stg9_stg10_1_merged1140_2148_res);
	hw_uint<16> stg9_stg10_1_merged1140_2149_res = stg9_stg10_1_merged1140_2149_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<592, 2048>(result, stg9_stg10_1_merged1140_2149_res);
	hw_uint<16> stg9_stg10_1_merged1140_2150_res = stg9_stg10_1_merged1140_2150_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<608, 2048>(result, stg9_stg10_1_merged1140_2150_res);
	hw_uint<16> stg9_stg10_1_merged1140_2151_res = stg9_stg10_1_merged1140_2151_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<624, 2048>(result, stg9_stg10_1_merged1140_2151_res);
	hw_uint<16> stg9_stg10_1_merged1140_2152_res = stg9_stg10_1_merged1140_2152_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<640, 2048>(result, stg9_stg10_1_merged1140_2152_res);
	hw_uint<16> stg9_stg10_1_merged1140_2153_res = stg9_stg10_1_merged1140_2153_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<656, 2048>(result, stg9_stg10_1_merged1140_2153_res);
	hw_uint<16> stg9_stg10_1_merged1140_2154_res = stg9_stg10_1_merged1140_2154_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<672, 2048>(result, stg9_stg10_1_merged1140_2154_res);
	hw_uint<16> stg9_stg10_1_merged1140_2155_res = stg9_stg10_1_merged1140_2155_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<688, 2048>(result, stg9_stg10_1_merged1140_2155_res);
	hw_uint<16> stg9_stg10_1_merged1140_2156_res = stg9_stg10_1_merged1140_2156_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<704, 2048>(result, stg9_stg10_1_merged1140_2156_res);
	hw_uint<16> stg9_stg10_1_merged1140_2157_res = stg9_stg10_1_merged1140_2157_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<720, 2048>(result, stg9_stg10_1_merged1140_2157_res);
	hw_uint<16> stg9_stg10_1_merged1140_2158_res = stg9_stg10_1_merged1140_2158_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<736, 2048>(result, stg9_stg10_1_merged1140_2158_res);
	hw_uint<16> stg9_stg10_1_merged1140_2159_res = stg9_stg10_1_merged1140_2159_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<752, 2048>(result, stg9_stg10_1_merged1140_2159_res);
	hw_uint<16> stg9_stg10_1_merged1140_2160_res = stg9_stg10_1_merged1140_2160_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<768, 2048>(result, stg9_stg10_1_merged1140_2160_res);
	hw_uint<16> stg9_stg10_1_merged1140_2161_res = stg9_stg10_1_merged1140_2161_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<784, 2048>(result, stg9_stg10_1_merged1140_2161_res);
	hw_uint<16> stg9_stg10_1_merged1140_2162_res = stg9_stg10_1_merged1140_2162_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<800, 2048>(result, stg9_stg10_1_merged1140_2162_res);
	hw_uint<16> stg9_stg10_1_merged1140_2163_res = stg9_stg10_1_merged1140_2163_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<816, 2048>(result, stg9_stg10_1_merged1140_2163_res);
	hw_uint<16> stg9_stg10_1_merged1140_2164_res = stg9_stg10_1_merged1140_2164_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<832, 2048>(result, stg9_stg10_1_merged1140_2164_res);
	hw_uint<16> stg9_stg10_1_merged1140_2165_res = stg9_stg10_1_merged1140_2165_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<848, 2048>(result, stg9_stg10_1_merged1140_2165_res);
	hw_uint<16> stg9_stg10_1_merged1140_2166_res = stg9_stg10_1_merged1140_2166_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<864, 2048>(result, stg9_stg10_1_merged1140_2166_res);
	hw_uint<16> stg9_stg10_1_merged1140_2167_res = stg9_stg10_1_merged1140_2167_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<880, 2048>(result, stg9_stg10_1_merged1140_2167_res);
	hw_uint<16> stg9_stg10_1_merged1140_2168_res = stg9_stg10_1_merged1140_2168_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<896, 2048>(result, stg9_stg10_1_merged1140_2168_res);
	hw_uint<16> stg9_stg10_1_merged1140_2169_res = stg9_stg10_1_merged1140_2169_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<912, 2048>(result, stg9_stg10_1_merged1140_2169_res);
	hw_uint<16> stg9_stg10_1_merged1140_2170_res = stg9_stg10_1_merged1140_2170_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<928, 2048>(result, stg9_stg10_1_merged1140_2170_res);
	hw_uint<16> stg9_stg10_1_merged1140_2171_res = stg9_stg10_1_merged1140_2171_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<944, 2048>(result, stg9_stg10_1_merged1140_2171_res);
	hw_uint<16> stg9_stg10_1_merged1140_2172_res = stg9_stg10_1_merged1140_2172_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<960, 2048>(result, stg9_stg10_1_merged1140_2172_res);
	hw_uint<16> stg9_stg10_1_merged1140_2173_res = stg9_stg10_1_merged1140_2173_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<976, 2048>(result, stg9_stg10_1_merged1140_2173_res);
	hw_uint<16> stg9_stg10_1_merged1140_2174_res = stg9_stg10_1_merged1140_2174_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<992, 2048>(result, stg9_stg10_1_merged1140_2174_res);
	hw_uint<16> stg9_stg10_1_merged1140_2175_res = stg9_stg10_1_merged1140_2175_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1008, 2048>(result, stg9_stg10_1_merged1140_2175_res);
	hw_uint<16> stg9_stg10_1_merged1140_2176_res = stg9_stg10_1_merged1140_2176_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1024, 2048>(result, stg9_stg10_1_merged1140_2176_res);
	hw_uint<16> stg9_stg10_1_merged1140_2177_res = stg9_stg10_1_merged1140_2177_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1040, 2048>(result, stg9_stg10_1_merged1140_2177_res);
	hw_uint<16> stg9_stg10_1_merged1140_2178_res = stg9_stg10_1_merged1140_2178_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1056, 2048>(result, stg9_stg10_1_merged1140_2178_res);
	hw_uint<16> stg9_stg10_1_merged1140_2179_res = stg9_stg10_1_merged1140_2179_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1072, 2048>(result, stg9_stg10_1_merged1140_2179_res);
	hw_uint<16> stg9_stg10_1_merged1140_2180_res = stg9_stg10_1_merged1140_2180_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1088, 2048>(result, stg9_stg10_1_merged1140_2180_res);
	hw_uint<16> stg9_stg10_1_merged1140_2181_res = stg9_stg10_1_merged1140_2181_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1104, 2048>(result, stg9_stg10_1_merged1140_2181_res);
	hw_uint<16> stg9_stg10_1_merged1140_2182_res = stg9_stg10_1_merged1140_2182_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1120, 2048>(result, stg9_stg10_1_merged1140_2182_res);
	hw_uint<16> stg9_stg10_1_merged1140_2183_res = stg9_stg10_1_merged1140_2183_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1136, 2048>(result, stg9_stg10_1_merged1140_2183_res);
	hw_uint<16> stg9_stg10_1_merged1140_2184_res = stg9_stg10_1_merged1140_2184_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1152, 2048>(result, stg9_stg10_1_merged1140_2184_res);
	hw_uint<16> stg9_stg10_1_merged1140_2185_res = stg9_stg10_1_merged1140_2185_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1168, 2048>(result, stg9_stg10_1_merged1140_2185_res);
	hw_uint<16> stg9_stg10_1_merged1140_2186_res = stg9_stg10_1_merged1140_2186_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1184, 2048>(result, stg9_stg10_1_merged1140_2186_res);
	hw_uint<16> stg9_stg10_1_merged1140_2187_res = stg9_stg10_1_merged1140_2187_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1200, 2048>(result, stg9_stg10_1_merged1140_2187_res);
	hw_uint<16> stg9_stg10_1_merged1140_2188_res = stg9_stg10_1_merged1140_2188_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1216, 2048>(result, stg9_stg10_1_merged1140_2188_res);
	hw_uint<16> stg9_stg10_1_merged1140_2189_res = stg9_stg10_1_merged1140_2189_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1232, 2048>(result, stg9_stg10_1_merged1140_2189_res);
	hw_uint<16> stg9_stg10_1_merged1140_2190_res = stg9_stg10_1_merged1140_2190_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1248, 2048>(result, stg9_stg10_1_merged1140_2190_res);
	hw_uint<16> stg9_stg10_1_merged1140_2191_res = stg9_stg10_1_merged1140_2191_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1264, 2048>(result, stg9_stg10_1_merged1140_2191_res);
	hw_uint<16> stg9_stg10_1_merged1140_2192_res = stg9_stg10_1_merged1140_2192_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1280, 2048>(result, stg9_stg10_1_merged1140_2192_res);
	hw_uint<16> stg9_stg10_1_merged1140_2193_res = stg9_stg10_1_merged1140_2193_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1296, 2048>(result, stg9_stg10_1_merged1140_2193_res);
	hw_uint<16> stg9_stg10_1_merged1140_2194_res = stg9_stg10_1_merged1140_2194_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1312, 2048>(result, stg9_stg10_1_merged1140_2194_res);
	hw_uint<16> stg9_stg10_1_merged1140_2195_res = stg9_stg10_1_merged1140_2195_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1328, 2048>(result, stg9_stg10_1_merged1140_2195_res);
	hw_uint<16> stg9_stg10_1_merged1140_2196_res = stg9_stg10_1_merged1140_2196_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1344, 2048>(result, stg9_stg10_1_merged1140_2196_res);
	hw_uint<16> stg9_stg10_1_merged1140_2197_res = stg9_stg10_1_merged1140_2197_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1360, 2048>(result, stg9_stg10_1_merged1140_2197_res);
	hw_uint<16> stg9_stg10_1_merged1140_2198_res = stg9_stg10_1_merged1140_2198_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1376, 2048>(result, stg9_stg10_1_merged1140_2198_res);
	hw_uint<16> stg9_stg10_1_merged1140_2199_res = stg9_stg10_1_merged1140_2199_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1392, 2048>(result, stg9_stg10_1_merged1140_2199_res);
	hw_uint<16> stg9_stg10_1_merged1140_2200_res = stg9_stg10_1_merged1140_2200_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1408, 2048>(result, stg9_stg10_1_merged1140_2200_res);
	hw_uint<16> stg9_stg10_1_merged1140_2201_res = stg9_stg10_1_merged1140_2201_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1424, 2048>(result, stg9_stg10_1_merged1140_2201_res);
	hw_uint<16> stg9_stg10_1_merged1140_2202_res = stg9_stg10_1_merged1140_2202_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1440, 2048>(result, stg9_stg10_1_merged1140_2202_res);
	hw_uint<16> stg9_stg10_1_merged1140_2203_res = stg9_stg10_1_merged1140_2203_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1456, 2048>(result, stg9_stg10_1_merged1140_2203_res);
	hw_uint<16> stg9_stg10_1_merged1140_2204_res = stg9_stg10_1_merged1140_2204_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1472, 2048>(result, stg9_stg10_1_merged1140_2204_res);
	hw_uint<16> stg9_stg10_1_merged1140_2205_res = stg9_stg10_1_merged1140_2205_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1488, 2048>(result, stg9_stg10_1_merged1140_2205_res);
	hw_uint<16> stg9_stg10_1_merged1140_2206_res = stg9_stg10_1_merged1140_2206_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1504, 2048>(result, stg9_stg10_1_merged1140_2206_res);
	hw_uint<16> stg9_stg10_1_merged1140_2207_res = stg9_stg10_1_merged1140_2207_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1520, 2048>(result, stg9_stg10_1_merged1140_2207_res);
	hw_uint<16> stg9_stg10_1_merged1140_2208_res = stg9_stg10_1_merged1140_2208_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1536, 2048>(result, stg9_stg10_1_merged1140_2208_res);
	hw_uint<16> stg9_stg10_1_merged1140_2209_res = stg9_stg10_1_merged1140_2209_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1552, 2048>(result, stg9_stg10_1_merged1140_2209_res);
	hw_uint<16> stg9_stg10_1_merged1140_2210_res = stg9_stg10_1_merged1140_2210_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1568, 2048>(result, stg9_stg10_1_merged1140_2210_res);
	hw_uint<16> stg9_stg10_1_merged1140_2211_res = stg9_stg10_1_merged1140_2211_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1584, 2048>(result, stg9_stg10_1_merged1140_2211_res);
	hw_uint<16> stg9_stg10_1_merged1140_2212_res = stg9_stg10_1_merged1140_2212_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1600, 2048>(result, stg9_stg10_1_merged1140_2212_res);
	hw_uint<16> stg9_stg10_1_merged1140_2213_res = stg9_stg10_1_merged1140_2213_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1616, 2048>(result, stg9_stg10_1_merged1140_2213_res);
	hw_uint<16> stg9_stg10_1_merged1140_2214_res = stg9_stg10_1_merged1140_2214_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1632, 2048>(result, stg9_stg10_1_merged1140_2214_res);
	hw_uint<16> stg9_stg10_1_merged1140_2215_res = stg9_stg10_1_merged1140_2215_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1648, 2048>(result, stg9_stg10_1_merged1140_2215_res);
	hw_uint<16> stg9_stg10_1_merged1140_2216_res = stg9_stg10_1_merged1140_2216_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1664, 2048>(result, stg9_stg10_1_merged1140_2216_res);
	hw_uint<16> stg9_stg10_1_merged1140_2217_res = stg9_stg10_1_merged1140_2217_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1680, 2048>(result, stg9_stg10_1_merged1140_2217_res);
	hw_uint<16> stg9_stg10_1_merged1140_2218_res = stg9_stg10_1_merged1140_2218_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1696, 2048>(result, stg9_stg10_1_merged1140_2218_res);
	hw_uint<16> stg9_stg10_1_merged1140_2219_res = stg9_stg10_1_merged1140_2219_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1712, 2048>(result, stg9_stg10_1_merged1140_2219_res);
	hw_uint<16> stg9_stg10_1_merged1140_2220_res = stg9_stg10_1_merged1140_2220_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1728, 2048>(result, stg9_stg10_1_merged1140_2220_res);
	hw_uint<16> stg9_stg10_1_merged1140_2221_res = stg9_stg10_1_merged1140_2221_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1744, 2048>(result, stg9_stg10_1_merged1140_2221_res);
	hw_uint<16> stg9_stg10_1_merged1140_2222_res = stg9_stg10_1_merged1140_2222_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1760, 2048>(result, stg9_stg10_1_merged1140_2222_res);
	hw_uint<16> stg9_stg10_1_merged1140_2223_res = stg9_stg10_1_merged1140_2223_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1776, 2048>(result, stg9_stg10_1_merged1140_2223_res);
	hw_uint<16> stg9_stg10_1_merged1140_2224_res = stg9_stg10_1_merged1140_2224_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1792, 2048>(result, stg9_stg10_1_merged1140_2224_res);
	hw_uint<16> stg9_stg10_1_merged1140_2225_res = stg9_stg10_1_merged1140_2225_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1808, 2048>(result, stg9_stg10_1_merged1140_2225_res);
	hw_uint<16> stg9_stg10_1_merged1140_2226_res = stg9_stg10_1_merged1140_2226_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1824, 2048>(result, stg9_stg10_1_merged1140_2226_res);
	hw_uint<16> stg9_stg10_1_merged1140_2227_res = stg9_stg10_1_merged1140_2227_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1840, 2048>(result, stg9_stg10_1_merged1140_2227_res);
	hw_uint<16> stg9_stg10_1_merged1140_2228_res = stg9_stg10_1_merged1140_2228_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1856, 2048>(result, stg9_stg10_1_merged1140_2228_res);
	hw_uint<16> stg9_stg10_1_merged1140_2229_res = stg9_stg10_1_merged1140_2229_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1872, 2048>(result, stg9_stg10_1_merged1140_2229_res);
	hw_uint<16> stg9_stg10_1_merged1140_2230_res = stg9_stg10_1_merged1140_2230_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1888, 2048>(result, stg9_stg10_1_merged1140_2230_res);
	hw_uint<16> stg9_stg10_1_merged1140_2231_res = stg9_stg10_1_merged1140_2231_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1904, 2048>(result, stg9_stg10_1_merged1140_2231_res);
	hw_uint<16> stg9_stg10_1_merged1140_2232_res = stg9_stg10_1_merged1140_2232_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1920, 2048>(result, stg9_stg10_1_merged1140_2232_res);
	hw_uint<16> stg9_stg10_1_merged1140_2233_res = stg9_stg10_1_merged1140_2233_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1936, 2048>(result, stg9_stg10_1_merged1140_2233_res);
	hw_uint<16> stg9_stg10_1_merged1140_2234_res = stg9_stg10_1_merged1140_2234_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1952, 2048>(result, stg9_stg10_1_merged1140_2234_res);
	hw_uint<16> stg9_stg10_1_merged1140_2235_res = stg9_stg10_1_merged1140_2235_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1968, 2048>(result, stg9_stg10_1_merged1140_2235_res);
	hw_uint<16> stg9_stg10_1_merged1140_2236_res = stg9_stg10_1_merged1140_2236_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1984, 2048>(result, stg9_stg10_1_merged1140_2236_res);
	hw_uint<16> stg9_stg10_1_merged1140_2237_res = stg9_stg10_1_merged1140_2237_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<2000, 2048>(result, stg9_stg10_1_merged1140_2237_res);
	hw_uint<16> stg9_stg10_1_merged1140_2238_res = stg9_stg10_1_merged1140_2238_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<2016, 2048>(result, stg9_stg10_1_merged1140_2238_res);
	hw_uint<16> stg9_stg10_1_merged1140_2239_res = stg9_stg10_1_merged1140_2239_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<2032, 2048>(result, stg9_stg10_1_merged1140_2239_res);
	return result;
}

// stg9_1_merged1137_write
//	stg9_stg9_1_merged1137_0
//	stg9_stg9_1_merged1137_1
//	stg9_stg9_1_merged1137_2
//	stg9_stg9_1_merged1137_3
//	stg9_stg9_1_merged1137_4
//	stg9_stg9_1_merged1137_5
//	stg9_stg9_1_merged1137_6
//	stg9_stg9_1_merged1137_7
//	stg9_stg9_1_merged1137_8
//	stg9_stg9_1_merged1137_9
//	stg9_stg9_1_merged1137_10
//	stg9_stg9_1_merged1137_11
//	stg9_stg9_1_merged1137_12
//	stg9_stg9_1_merged1137_13
//	stg9_stg9_1_merged1137_14
//	stg9_stg9_1_merged1137_15
//	stg9_stg9_1_merged1137_16
//	stg9_stg9_1_merged1137_17
//	stg9_stg9_1_merged1137_18
//	stg9_stg9_1_merged1137_19
//	stg9_stg9_1_merged1137_20
//	stg9_stg9_1_merged1137_21
//	stg9_stg9_1_merged1137_22
//	stg9_stg9_1_merged1137_23
//	stg9_stg9_1_merged1137_24
//	stg9_stg9_1_merged1137_25
//	stg9_stg9_1_merged1137_26
//	stg9_stg9_1_merged1137_27
//	stg9_stg9_1_merged1137_28
//	stg9_stg9_1_merged1137_29
//	stg9_stg9_1_merged1137_30
//	stg9_stg9_1_merged1137_31
inline void stg9_stg9_1_merged1137_write_bundle_write(hw_uint<512>& stg9_1_merged1137_write, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
	hw_uint<16> stg9_stg9_1_merged1137_0_res = stg9_1_merged1137_write.extract<0, 15>();
	stg9_stg9_1_merged1137_0_write(stg9_stg9_1_merged1137_0_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_1_res = stg9_1_merged1137_write.extract<16, 31>();
	stg9_stg9_1_merged1137_1_write(stg9_stg9_1_merged1137_1_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_2_res = stg9_1_merged1137_write.extract<32, 47>();
	stg9_stg9_1_merged1137_2_write(stg9_stg9_1_merged1137_2_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_3_res = stg9_1_merged1137_write.extract<48, 63>();
	stg9_stg9_1_merged1137_3_write(stg9_stg9_1_merged1137_3_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_4_res = stg9_1_merged1137_write.extract<64, 79>();
	stg9_stg9_1_merged1137_4_write(stg9_stg9_1_merged1137_4_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_5_res = stg9_1_merged1137_write.extract<80, 95>();
	stg9_stg9_1_merged1137_5_write(stg9_stg9_1_merged1137_5_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_6_res = stg9_1_merged1137_write.extract<96, 111>();
	stg9_stg9_1_merged1137_6_write(stg9_stg9_1_merged1137_6_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_7_res = stg9_1_merged1137_write.extract<112, 127>();
	stg9_stg9_1_merged1137_7_write(stg9_stg9_1_merged1137_7_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_8_res = stg9_1_merged1137_write.extract<128, 143>();
	stg9_stg9_1_merged1137_8_write(stg9_stg9_1_merged1137_8_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_9_res = stg9_1_merged1137_write.extract<144, 159>();
	stg9_stg9_1_merged1137_9_write(stg9_stg9_1_merged1137_9_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_10_res = stg9_1_merged1137_write.extract<160, 175>();
	stg9_stg9_1_merged1137_10_write(stg9_stg9_1_merged1137_10_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_11_res = stg9_1_merged1137_write.extract<176, 191>();
	stg9_stg9_1_merged1137_11_write(stg9_stg9_1_merged1137_11_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_12_res = stg9_1_merged1137_write.extract<192, 207>();
	stg9_stg9_1_merged1137_12_write(stg9_stg9_1_merged1137_12_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_13_res = stg9_1_merged1137_write.extract<208, 223>();
	stg9_stg9_1_merged1137_13_write(stg9_stg9_1_merged1137_13_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_14_res = stg9_1_merged1137_write.extract<224, 239>();
	stg9_stg9_1_merged1137_14_write(stg9_stg9_1_merged1137_14_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_15_res = stg9_1_merged1137_write.extract<240, 255>();
	stg9_stg9_1_merged1137_15_write(stg9_stg9_1_merged1137_15_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_16_res = stg9_1_merged1137_write.extract<256, 271>();
	stg9_stg9_1_merged1137_16_write(stg9_stg9_1_merged1137_16_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_17_res = stg9_1_merged1137_write.extract<272, 287>();
	stg9_stg9_1_merged1137_17_write(stg9_stg9_1_merged1137_17_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_18_res = stg9_1_merged1137_write.extract<288, 303>();
	stg9_stg9_1_merged1137_18_write(stg9_stg9_1_merged1137_18_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_19_res = stg9_1_merged1137_write.extract<304, 319>();
	stg9_stg9_1_merged1137_19_write(stg9_stg9_1_merged1137_19_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_20_res = stg9_1_merged1137_write.extract<320, 335>();
	stg9_stg9_1_merged1137_20_write(stg9_stg9_1_merged1137_20_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_21_res = stg9_1_merged1137_write.extract<336, 351>();
	stg9_stg9_1_merged1137_21_write(stg9_stg9_1_merged1137_21_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_22_res = stg9_1_merged1137_write.extract<352, 367>();
	stg9_stg9_1_merged1137_22_write(stg9_stg9_1_merged1137_22_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_23_res = stg9_1_merged1137_write.extract<368, 383>();
	stg9_stg9_1_merged1137_23_write(stg9_stg9_1_merged1137_23_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_24_res = stg9_1_merged1137_write.extract<384, 399>();
	stg9_stg9_1_merged1137_24_write(stg9_stg9_1_merged1137_24_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_25_res = stg9_1_merged1137_write.extract<400, 415>();
	stg9_stg9_1_merged1137_25_write(stg9_stg9_1_merged1137_25_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_26_res = stg9_1_merged1137_write.extract<416, 431>();
	stg9_stg9_1_merged1137_26_write(stg9_stg9_1_merged1137_26_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_27_res = stg9_1_merged1137_write.extract<432, 447>();
	stg9_stg9_1_merged1137_27_write(stg9_stg9_1_merged1137_27_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_28_res = stg9_1_merged1137_write.extract<448, 463>();
	stg9_stg9_1_merged1137_28_write(stg9_stg9_1_merged1137_28_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_29_res = stg9_1_merged1137_write.extract<464, 479>();
	stg9_stg9_1_merged1137_29_write(stg9_stg9_1_merged1137_29_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_30_res = stg9_1_merged1137_write.extract<480, 495>();
	stg9_stg9_1_merged1137_30_write(stg9_stg9_1_merged1137_30_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1137_31_res = stg9_1_merged1137_write.extract<496, 511>();
	stg9_stg9_1_merged1137_31_write(stg9_stg9_1_merged1137_31_res, stg9, root, stg9_0, stg9_1, dynamic_address);
}

// Total re-use buffer capacity: 529920 bits


// Operation logic
inline void stg5_1_merged1125(stg4_cache& stg4, stg5_cache& stg5, int root, int stg5_0, int stg5_1) {
  // Dynamic address computation

	// Consume: stg4
	auto stg4_1_m__lp__lp_32_m_stg5_1__p__0_rp___p___m_9_rp___p___m_1_p_10_c______1_m_stg5_0__p__0_p_0_value = stg4_stg5_1_merged1125_read_bundle_read(stg4/* source_delay */, root, stg5_0, stg5_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_1_cu1123(stg4_1_m__lp__lp_32_m_stg5_1__p__0_rp___p___m_9_rp___p___m_1_p_10_c______1_m_stg5_0__p__0_p_0_value);
	// Produce: stg5
	stg5_stg5_1_merged1125_write_bundle_write(/* arg names */compute_result, stg5, root, stg5_0, stg5_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_1_merged1128(stg5_cache& stg5, stg6_cache& stg6, int root, int stg6_0, int stg6_1) {
  // Dynamic address computation

	// Consume: stg5
	auto stg5_1_m__lp__lp_32_m_stg6_1__p__0_rp___p___m_8_rp___p___m_1_p_9_c______1_m_stg6_0__p__0_p_0_value = stg5_stg6_1_merged1128_read_bundle_read(stg5/* source_delay */, root, stg6_0, stg6_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_1_cu1126(stg5_1_m__lp__lp_32_m_stg6_1__p__0_rp___p___m_8_rp___p___m_1_p_9_c______1_m_stg6_0__p__0_p_0_value);
	// Produce: stg6
	stg6_stg6_1_merged1128_write_bundle_write(/* arg names */compute_result, stg6, root, stg6_0, stg6_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg7_1_merged1131(stg6_cache& stg6, stg7_cache& stg7, int root, int stg7_0, int stg7_1) {
  // Dynamic address computation

	// Consume: stg6
	auto stg6_1_m__lp__lp_32_m_stg7_1__p__0_rp___p___m_7_rp___p___m_1_p_8_c______1_m_stg7_0__p__0_p_0_value = stg6_stg7_1_merged1131_read_bundle_read(stg6/* source_delay */, root, stg7_0, stg7_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_1_cu1129(stg6_1_m__lp__lp_32_m_stg7_1__p__0_rp___p___m_7_rp___p___m_1_p_8_c______1_m_stg7_0__p__0_p_0_value);
	// Produce: stg7
	stg7_stg7_1_merged1131_write_bundle_write(/* arg names */compute_result, stg7, root, stg7_0, stg7_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_1_merged1107(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip, in_cache& in, int root, int in_0, int in_1) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_1_m__lp__lp_32_m_in_1__p__0_rp___p___m_15_rp___p__0_p_15_c______1_m_in_0__p__0_p_0_value = in_off_chip.read();
	auto compute_result = in_1_cu1105(in_off_chip_1_m__lp__lp_32_m_in_1__p__0_rp___p___m_15_rp___p__0_p_15_c______1_m_in_0__p__0_p_0_value);
	// Produce: in
	in_in_1_merged1107_write_bundle_write(/* arg names */compute_result, in, root, in_0, in_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg0_1_merged1110(in_cache& in, stg0_cache& stg0, int root, int stg0_0, int stg0_1) {
  // Dynamic address computation

	// Consume: in
	auto in_1_m__lp__lp_32_m_stg0_1__p__0_rp___p___m_14_rp___p___m_1_p_15_c______1_m_stg0_0__p__0_p_0_value = in_stg0_1_merged1110_read_bundle_read(in/* source_delay */, root, stg0_0, stg0_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_1_cu1108(in_1_m__lp__lp_32_m_stg0_1__p__0_rp___p___m_14_rp___p___m_1_p_15_c______1_m_stg0_0__p__0_p_0_value);
	// Produce: stg0
	stg0_stg0_1_merged1110_write_bundle_write(/* arg names */compute_result, stg0, root, stg0_0, stg0_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_1_merged1113(stg0_cache& stg0, stg1_cache& stg1, int root, int stg1_0, int stg1_1) {
  // Dynamic address computation

	// Consume: stg0
	auto stg0_1_m__lp__lp_32_m_stg1_1__p__0_rp___p___m_13_rp___p___m_1_p_14_c______1_m_stg1_0__p__0_p_0_value = stg0_stg1_1_merged1113_read_bundle_read(stg0/* source_delay */, root, stg1_0, stg1_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_1_cu1111(stg0_1_m__lp__lp_32_m_stg1_1__p__0_rp___p___m_13_rp___p___m_1_p_14_c______1_m_stg1_0__p__0_p_0_value);
	// Produce: stg1
	stg1_stg1_1_merged1113_write_bundle_write(/* arg names */compute_result, stg1, root, stg1_0, stg1_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_1_merged1116(stg1_cache& stg1, stg2_cache& stg2, int root, int stg2_0, int stg2_1) {
  // Dynamic address computation

	// Consume: stg1
	auto stg1_1_m__lp__lp_32_m_stg2_1__p__0_rp___p___m_12_rp___p___m_1_p_13_c______1_m_stg2_0__p__0_p_0_value = stg1_stg2_1_merged1116_read_bundle_read(stg1/* source_delay */, root, stg2_0, stg2_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_1_cu1114(stg1_1_m__lp__lp_32_m_stg2_1__p__0_rp___p___m_12_rp___p___m_1_p_13_c______1_m_stg2_0__p__0_p_0_value);
	// Produce: stg2
	stg2_stg2_1_merged1116_write_bundle_write(/* arg names */compute_result, stg2, root, stg2_0, stg2_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_1_merged1119(stg2_cache& stg2, stg3_cache& stg3, int root, int stg3_0, int stg3_1) {
  // Dynamic address computation

	// Consume: stg2
	auto stg2_1_m__lp__lp_32_m_stg3_1__p__0_rp___p___m_11_rp___p___m_1_p_12_c______1_m_stg3_0__p__0_p_0_value = stg2_stg3_1_merged1119_read_bundle_read(stg2/* source_delay */, root, stg3_0, stg3_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_1_cu1117(stg2_1_m__lp__lp_32_m_stg3_1__p__0_rp___p___m_11_rp___p___m_1_p_12_c______1_m_stg3_0__p__0_p_0_value);
	// Produce: stg3
	stg3_stg3_1_merged1119_write_bundle_write(/* arg names */compute_result, stg3, root, stg3_0, stg3_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg4_1_merged1122(stg3_cache& stg3, stg4_cache& stg4, int root, int stg4_0, int stg4_1) {
  // Dynamic address computation

	// Consume: stg3
	auto stg3_1_m__lp__lp_32_m_stg4_1__p__0_rp___p___m_10_rp___p___m_1_p_11_c______1_m_stg4_0__p__0_p_0_value = stg3_stg4_1_merged1122_read_bundle_read(stg3/* source_delay */, root, stg4_0, stg4_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_1_cu1120(stg3_1_m__lp__lp_32_m_stg4_1__p__0_rp___p___m_10_rp___p___m_1_p_11_c______1_m_stg4_0__p__0_p_0_value);
	// Produce: stg4
	stg4_stg4_1_merged1122_write_bundle_write(/* arg names */compute_result, stg4, root, stg4_0, stg4_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void jac9_32_1_merged1155(stg14_cache& stg14, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */jac9_32, int root, int jac9_32_0, int jac9_32_1) {
  // Dynamic address computation

	// Consume: stg14
	auto stg14_1_m__lp_32_m_jac9_32_1__p__0_rp___p__0_p_0_c_____1_m_jac9_32_0__p__0_p_0_value = stg14_jac9_32_1_merged1155_read_bundle_read(stg14/* source_delay */, root, jac9_32_0, jac9_32_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = jac9_32_1_cu1153(stg14_1_m__lp_32_m_jac9_32_1__p__0_rp___p__0_p_0_c_____1_m_jac9_32_0__p__0_p_0_value);
	// Produce: jac9_32
	jac9_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_1_merged1134(stg7_cache& stg7, stg8_cache& stg8, int root, int stg8_0, int stg8_1) {
  // Dynamic address computation

	// Consume: stg7
	auto stg7_1_m__lp__lp_32_m_stg8_1__p__0_rp___p___m_6_rp___p___m_1_p_7_c______1_m_stg8_0__p__0_p_0_value = stg7_stg8_1_merged1134_read_bundle_read(stg7/* source_delay */, root, stg8_0, stg8_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_1_cu1132(stg7_1_m__lp__lp_32_m_stg8_1__p__0_rp___p___m_6_rp___p___m_1_p_7_c______1_m_stg8_0__p__0_p_0_value);
	// Produce: stg8
	stg8_stg8_1_merged1134_write_bundle_write(/* arg names */compute_result, stg8, root, stg8_0, stg8_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg9_1_merged1137(stg8_cache& stg8, stg9_cache& stg9, int root, int stg9_0, int stg9_1) {
  // Dynamic address computation

	// Consume: stg8
	auto stg8_1_m__lp__lp_32_m_stg9_1__p__0_rp___p___m_5_rp___p___m_1_p_6_c______1_m_stg9_0__p__0_p_0_value = stg8_stg9_1_merged1137_read_bundle_read(stg8/* source_delay */, root, stg9_0, stg9_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_1_cu1135(stg8_1_m__lp__lp_32_m_stg9_1__p__0_rp___p___m_5_rp___p___m_1_p_6_c______1_m_stg9_0__p__0_p_0_value);
	// Produce: stg9
	stg9_stg9_1_merged1137_write_bundle_write(/* arg names */compute_result, stg9, root, stg9_0, stg9_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_1_merged1140(stg9_cache& stg9, stg10_cache& stg10, int root, int stg10_0, int stg10_1) {
  // Dynamic address computation

	// Consume: stg9
	auto stg9_1_m__lp__lp_32_m_stg10_1__p__0_rp___p___m_4_rp___p___m_1_p_5_c______1_m_stg10_0__p__0_p_0_value = stg9_stg10_1_merged1140_read_bundle_read(stg9/* source_delay */, root, stg10_0, stg10_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_1_cu1138(stg9_1_m__lp__lp_32_m_stg10_1__p__0_rp___p___m_4_rp___p___m_1_p_5_c______1_m_stg10_0__p__0_p_0_value);
	// Produce: stg10
	stg10_stg10_1_merged1140_write_bundle_write(/* arg names */compute_result, stg10, root, stg10_0, stg10_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_1_merged1143(stg10_cache& stg10, stg11_cache& stg11, int root, int stg11_0, int stg11_1) {
  // Dynamic address computation

	// Consume: stg10
	auto stg10_1_m__lp__lp_32_m_stg11_1__p__0_rp___p___m_3_rp___p___m_1_p_4_c______1_m_stg11_0__p__0_p_0_value = stg10_stg11_1_merged1143_read_bundle_read(stg10/* source_delay */, root, stg11_0, stg11_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_1_cu1141(stg10_1_m__lp__lp_32_m_stg11_1__p__0_rp___p___m_3_rp___p___m_1_p_4_c______1_m_stg11_0__p__0_p_0_value);
	// Produce: stg11
	stg11_stg11_1_merged1143_write_bundle_write(/* arg names */compute_result, stg11, root, stg11_0, stg11_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg12_1_merged1146(stg11_cache& stg11, stg12_cache& stg12, int root, int stg12_0, int stg12_1) {
  // Dynamic address computation

	// Consume: stg11
	auto stg11_1_m__lp__lp_32_m_stg12_1__p__0_rp___p___m_2_rp___p___m_1_p_3_c______1_m_stg12_0__p__0_p_0_value = stg11_stg12_1_merged1146_read_bundle_read(stg11/* source_delay */, root, stg12_0, stg12_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_1_cu1144(stg11_1_m__lp__lp_32_m_stg12_1__p__0_rp___p___m_2_rp___p___m_1_p_3_c______1_m_stg12_0__p__0_p_0_value);
	// Produce: stg12
	stg12_stg12_1_merged1146_write_bundle_write(/* arg names */compute_result, stg12, root, stg12_0, stg12_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_1_merged1149(stg12_cache& stg12, stg13_cache& stg13, int root, int stg13_0, int stg13_1) {
  // Dynamic address computation

	// Consume: stg12
	auto stg12_1_m__lp__lp_32_m_stg13_1__p__0_rp___p___m_1_rp___p___m_1_p_2_c______1_m_stg13_0__p__0_p_0_value = stg12_stg13_1_merged1149_read_bundle_read(stg12/* source_delay */, root, stg13_0, stg13_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_1_cu1147(stg12_1_m__lp__lp_32_m_stg13_1__p__0_rp___p___m_1_rp___p___m_1_p_2_c______1_m_stg13_0__p__0_p_0_value);
	// Produce: stg13
	stg13_stg13_1_merged1149_write_bundle_write(/* arg names */compute_result, stg13, root, stg13_0, stg13_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_1_merged1152(stg13_cache& stg13, stg14_cache& stg14, int root, int stg14_0, int stg14_1) {
  // Dynamic address computation

	// Consume: stg13
	auto stg13_1_m__lp_32_m_stg14_1__p__0_rp___p___m_1_p_1_c_____1_m_stg14_0__p__0_p_0_value = stg13_stg14_1_merged1152_read_bundle_read(stg13/* source_delay */, root, stg14_0, stg14_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_1_cu1150(stg13_1_m__lp_32_m_stg14_1__p__0_rp___p___m_1_p_1_c_____1_m_stg14_0__p__0_p_0_value);
	// Produce: stg14
	stg14_stg14_1_merged1152_write_bundle_write(/* arg names */compute_result, stg14, root, stg14_0, stg14_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void jac9_32_opt(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */in_off_chip, HWStream<hw_uint<512> >& /* get_args num ports = 32 */jac9_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("jac9_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg0_cache stg0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg1_cache stg1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg10_cache stg10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg11_cache stg11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg12_cache stg12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg13_cache stg13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg14_cache stg14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg2_cache stg2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg3_cache stg3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg4_cache stg4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg5_cache stg5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg6_cache stg6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg7_cache stg7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg8_cache stg8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_cache stg9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69; stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71; stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61; stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70; stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67; stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72; stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64; stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62; stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68; stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59; jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59; stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66; in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74; stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63; stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65; stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73; stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
//   { stg4_1_merged1122[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 69 }
// Condition for stg4_1_merged1122(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-5 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg2_1_merged1116[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 71 }
// Condition for stg2_1_merged1116(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-3 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg12_1_merged1146[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 61 }
// Condition for stg12_1_merged1146(((((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-13 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg3_1_merged1119[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 70 }
// Condition for stg3_1_merged1119(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg6_1_merged1128[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 67 }
// Condition for stg6_1_merged1128(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg1_1_merged1113[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 72 }
// Condition for stg1_1_merged1113(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg9_1_merged1137[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 64 }
// Condition for stg9_1_merged1137(((((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg11_1_merged1143[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 62 }
// Condition for stg11_1_merged1143(((((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg5_1_merged1125[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 68 }
// Condition for stg5_1_merged1125(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg14_1_merged1152[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
// Condition for stg14_1_merged1152(((((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { jac9_32_1_merged1155[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
// Condition for jac9_32_1_merged1155(((((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg7_1_merged1131[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 66 }
// Condition for stg7_1_merged1131(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { in_1_merged1107[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 74 }
// Condition for in_1_merged1107(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg10_1_merged1140[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 63 }
// Condition for stg10_1_merged1140(((((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-11 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg8_1_merged1134[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 65 }
// Condition for stg8_1_merged1134(((((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-9 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg0_1_merged1110[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 73 }
// Condition for stg0_1_merged1110(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-1 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))
//   { stg13_1_merged1149[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 60 }
// Condition for stg13_1_merged1149(((((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((74 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 74 and 0 <= i3 <= 15 and i3 <= i2 and i3 <= i1; [0, i1, i2, 16] : 15 <= i1 <= 1094 and 15 <= i2 <= 74 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1094; i1++) {
	    for (int i2 = 0; i2 <= 74; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_1_merged1107(in_off_chip /* buf name */, in, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	          // { [i0, i1, i2] : -1 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          stg0_1_merged1110(in /* buf name */, stg0, 0, ((-1 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0)))) {
	          stg1_1_merged1113(stg0 /* buf name */, stg1, 0, ((-2 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	          // { [i0, i1, i2] : -3 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-3 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          stg2_1_merged1116(stg1 /* buf name */, stg2, 0, ((-3 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	          // { [i0, i1, i2] : -4 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-4 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          stg3_1_merged1119(stg2 /* buf name */, stg3, 0, ((-4 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	          // { [i0, i1, i2] : -5 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	        if ((((((-5 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0)))) {
	          stg4_1_merged1122(stg3 /* buf name */, stg4, 0, ((-5 + 1*i1)), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -6 + i2 >= 0 }
	        if ((((((-6 + 1*i1)) >= 0) && (((-6 + 1*i2)) >= 0)))) {
	          stg5_1_merged1125(stg4 /* buf name */, stg5, 0, ((-6 + 1*i1)), ((-6 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          stg6_1_merged1128(stg5 /* buf name */, stg6, 0, ((-7 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -8 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-8 + 1*i2)) >= 0)))) {
	          stg7_1_merged1131(stg6 /* buf name */, stg7, 0, ((-8 + 1*i1)), ((-8 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	          // { [i0, i1, i2] : -9 + i1 >= 0 }
	          // { [i0, i1, i2] : -9 + i2 >= 0 }
	        if ((((((-9 + 1*i1)) >= 0) && (((-9 + 1*i2)) >= 0)))) {
	          stg8_1_merged1134(stg7 /* buf name */, stg8, 0, ((-9 + 1*i1)), ((-9 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -10 + i2 >= 0 }
	        if ((((((-10 + 1*i1)) >= 0) && (((-10 + 1*i2)) >= 0)))) {
	          stg9_1_merged1137(stg8 /* buf name */, stg9, 0, ((-10 + 1*i1)), ((-10 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	          // { [i0, i1, i2] : -11 + i1 >= 0 }
	          // { [i0, i1, i2] : -11 + i2 >= 0 }
	        if ((((((-11 + 1*i1)) >= 0) && (((-11 + 1*i2)) >= 0)))) {
	          stg10_1_merged1140(stg9 /* buf name */, stg10, 0, ((-11 + 1*i1)), ((-11 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	          // { [i0, i1, i2] : -12 + i1 >= 0 }
	          // { [i0, i1, i2] : -12 + i2 >= 0 }
	        if ((((((-12 + 1*i1)) >= 0) && (((-12 + 1*i2)) >= 0)))) {
	          stg11_1_merged1143(stg10 /* buf name */, stg11, 0, ((-12 + 1*i1)), ((-12 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	          // { [i0, i1, i2] : -13 + i1 >= 0 }
	          // { [i0, i1, i2] : -13 + i2 >= 0 }
	        if ((((((-13 + 1*i1)) >= 0) && (((-13 + 1*i2)) >= 0)))) {
	          stg12_1_merged1146(stg11 /* buf name */, stg12, 0, ((-13 + 1*i1)), ((-13 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -14 + i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-14 + 1*i2)) >= 0)))) {
	          stg13_1_merged1149(stg12 /* buf name */, stg13, 0, ((-14 + 1*i1)), ((-14 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	          // { [i0, i1, i2] : -15 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-15 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          stg14_1_merged1152(stg13 /* buf name */, stg14, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	          // { [i0, i1, i2] : -15 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-15 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          jac9_32_1_merged1155(stg14 /* buf name */, jac9_32, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void jac9_32_opt_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */in_off_chip, HWStream<hw_uint<512> >& /* get_args num ports = 32 */jac9_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    jac9_32_opt(in_off_chip, jac9_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[31 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[30 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[29 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[28 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[27 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[26 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[25 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[24 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[23 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[22 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[21 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[20 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[19 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[18 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[17 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[16 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[15 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[14 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[13 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[12 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[11 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[10 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[9 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[8 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[7 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[6 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[5 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[4 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[3 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[2 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[1 + 32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74; in_1_merged1107[root = 0, in_0, in_1] -> in_off_chip[32in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 74 }
const int in_1_merged1107_read_pipe0_num_transfers = 82125;
  // { jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[31 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[30 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[29 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[28 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[27 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[26 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[25 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[24 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[23 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[22 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[21 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[20 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[19 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[18 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[17 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[16 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[15 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[14 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[13 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[12 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[11 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[10 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[9 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[8 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[7 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[6 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[5 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[4 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[3 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[2 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[1 + 32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59; jac9_32_1_merged1155[root = 0, jac9_32_0, jac9_32_1] -> jac9_32[32jac9_32_1, jac9_32_0] : 0 <= jac9_32_0 <= 1079 and 0 <= jac9_32_1 <= 59 }
const int jac9_32_1_merged1155_write_pipe0_num_transfers = 64800;


extern "C" {

void jac9_32_opt_accel(hw_uint<512>* in_1_merged1107_read_pipe0, hw_uint<512>* jac9_32_1_merged1155_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_1_merged1107_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = jac9_32_1_merged1155_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_1_merged1107_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = jac9_32_1_merged1155_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_1_merged1107_read_pipe0_channel;
  static HWStream<hw_uint<512> > jac9_32_1_merged1155_write_pipe0_channel;

  burst_read<512>(in_1_merged1107_read_pipe0, in_1_merged1107_read_pipe0_channel, in_1_merged1107_read_pipe0_num_transfers*size);

  jac9_32_opt_wrapper(in_1_merged1107_read_pipe0_channel, jac9_32_1_merged1155_write_pipe0_channel, size);

  burst_write<512>(jac9_32_1_merged1155_write_pipe0, jac9_32_1_merged1155_write_pipe0_channel, jac9_32_1_merged1155_write_pipe0_num_transfers*size);
}

}
extern "C" {

void jac9_32_opt_rdai(HWStream<hw_uint<512> >& in_1_merged1107_read_pipe0, HWStream<hw_uint<512> >&  jac9_32_1_merged1155_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_1_merged1107_read_pipe0
#pragma HLS INTERFACE axis register port = jac9_32_1_merged1155_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  jac9_32_opt(in_1_merged1107_read_pipe0, jac9_32_1_merged1155_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

