

================================================================
== Vitis HLS Report for 'v_letterbox_core'
================================================================
* Date:           Mon Aug 29 12:25:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.017 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120  |v_letterbox_core_Pipeline_VITIS_LOOP_167_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      54|    208|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      79|    363|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120  |v_letterbox_core_Pipeline_VITIS_LOOP_167_2  |        0|   0|  54|  208|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                  |                                            |        0|   0|  54|  208|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |y_3_fu_203_p2                                                         |         +|   0|  0|  23|          16|           1|
    |cmp116_fu_154_p2                                                      |      icmp|   0|  0|  13|          16|           2|
    |cmp19_not_fu_193_p2                                                   |      icmp|   0|  0|  13|          17|          17|
    |cmp22_not_fu_198_p2                                                   |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln165_fu_188_p2                                                  |      icmp|   0|  0|  13|          17|          17|
    |ap_block_state1                                                       |        or|   0|  0|   2|           1|           1|
    |grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120_p_0_2_0_0_0154  |    select|   0|  0|   8|           1|           1|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                 |          |   0|  0|  85|          85|          56|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |outYUV_write  |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    |srcYUV_read   |   9|          2|    1|          2|
    |y_fu_56       |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         |  70|         15|   21|         45|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   4|   0|    4|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |cmp19_not_reg_279                                                   |   1|   0|    1|          0|
    |cmp22_not_reg_284                                                   |   1|   0|    1|          0|
    |grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                      |   1|   0|    1|          0|
    |y_fu_56                                                             |  16|   0|   16|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  25|   0|   25|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  v_letterbox_core|  return value|
|srcYUV_dout            |   in|   24|     ap_fifo|            srcYUV|       pointer|
|srcYUV_num_data_valid  |   in|    5|     ap_fifo|            srcYUV|       pointer|
|srcYUV_fifo_cap        |   in|    5|     ap_fifo|            srcYUV|       pointer|
|srcYUV_empty_n         |   in|    1|     ap_fifo|            srcYUV|       pointer|
|srcYUV_read            |  out|    1|     ap_fifo|            srcYUV|       pointer|
|height                 |   in|   16|     ap_none|            height|       pointer|
|width                  |   in|   16|     ap_none|             width|       pointer|
|video_format           |   in|   16|     ap_none|      video_format|       pointer|
|col_start              |   in|   16|     ap_none|         col_start|       pointer|
|col_end                |   in|   16|     ap_none|           col_end|       pointer|
|row_start              |   in|   16|     ap_none|         row_start|       pointer|
|row_end                |   in|   16|     ap_none|           row_end|       pointer|
|Y_R_value              |   in|   16|     ap_none|         Y_R_value|       pointer|
|Cb_G_value             |   in|   16|     ap_none|        Cb_G_value|       pointer|
|Cr_B_value             |   in|   16|     ap_none|        Cr_B_value|       pointer|
|outYUV_din             |  out|   24|     ap_fifo|            outYUV|       pointer|
|outYUV_num_data_valid  |   in|    5|     ap_fifo|            outYUV|       pointer|
|outYUV_fifo_cap        |   in|    5|     ap_fifo|            outYUV|       pointer|
|outYUV_full_n          |   in|    1|     ap_fifo|            outYUV|       pointer|
|outYUV_write           |  out|    1|     ap_fifo|            outYUV|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

