#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT2_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define UART_tx__0__HSIOM_MASK 0x0F000000u
#define UART_tx__0__HSIOM_SHIFT 24u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT2_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define UART_tx__0__MASK 0x40u
#define UART_tx__0__PC CYREG_GPIO_PRT2_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT2_PC2
#define UART_tx__0__PORT 2u
#define UART_tx__0__PS CYREG_GPIO_PRT2_PS
#define UART_tx__0__SHIFT 6u
#define UART_tx__DR CYREG_GPIO_PRT2_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT2_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT2_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT2_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT2_INTR
#define UART_tx__MASK 0x40u
#define UART_tx__PC CYREG_GPIO_PRT2_PC
#define UART_tx__PC2 CYREG_GPIO_PRT2_PC2
#define UART_tx__PORT 2u
#define UART_tx__PS CYREG_GPIO_PRT2_PS
#define UART_tx__SHIFT 6u

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT2_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_1__0__HSIOM_MASK 0x0000000Fu
#define Pin_1__0__HSIOM_SHIFT 0u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_GPIO_PRT2_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_1__0__PORT 2u
#define Pin_1__0__PS CYREG_GPIO_PRT2_PS
#define Pin_1__0__SHIFT 0u
#define Pin_1__DR CYREG_GPIO_PRT2_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT2_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_1__MASK 0x01u
#define Pin_1__PC CYREG_GPIO_PRT2_PC
#define Pin_1__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_1__PORT 2u
#define Pin_1__PS CYREG_GPIO_PRT2_PS
#define Pin_1__SHIFT 0u

/* EC_INT */
#define EC_INT__0__DR CYREG_GPIO_PRT2_DR
#define EC_INT__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EC_INT__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EC_INT__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EC_INT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define EC_INT__0__HSIOM_MASK 0x00000F00u
#define EC_INT__0__HSIOM_SHIFT 8u
#define EC_INT__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EC_INT__0__INTR CYREG_GPIO_PRT2_INTR
#define EC_INT__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EC_INT__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define EC_INT__0__MASK 0x04u
#define EC_INT__0__PC CYREG_GPIO_PRT2_PC
#define EC_INT__0__PC2 CYREG_GPIO_PRT2_PC2
#define EC_INT__0__PORT 2u
#define EC_INT__0__PS CYREG_GPIO_PRT2_PS
#define EC_INT__0__SHIFT 2u
#define EC_INT__DR CYREG_GPIO_PRT2_DR
#define EC_INT__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EC_INT__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EC_INT__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EC_INT__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EC_INT__INTR CYREG_GPIO_PRT2_INTR
#define EC_INT__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EC_INT__INTSTAT CYREG_GPIO_PRT2_INTR
#define EC_INT__MASK 0x04u
#define EC_INT__PC CYREG_GPIO_PRT2_PC
#define EC_INT__PC2 CYREG_GPIO_PRT2_PC2
#define EC_INT__PORT 2u
#define EC_INT__PS CYREG_GPIO_PRT2_PS
#define EC_INT__SHIFT 2u

/* HPD_P2 */
#define HPD_P2__0__DR CYREG_GPIO_PRT3_DR
#define HPD_P2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define HPD_P2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define HPD_P2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define HPD_P2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define HPD_P2__0__HSIOM_MASK 0x000F0000u
#define HPD_P2__0__HSIOM_SHIFT 16u
#define HPD_P2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define HPD_P2__0__INTR CYREG_GPIO_PRT3_INTR
#define HPD_P2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define HPD_P2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define HPD_P2__0__MASK 0x10u
#define HPD_P2__0__PC CYREG_GPIO_PRT3_PC
#define HPD_P2__0__PC2 CYREG_GPIO_PRT3_PC2
#define HPD_P2__0__PORT 3u
#define HPD_P2__0__PS CYREG_GPIO_PRT3_PS
#define HPD_P2__0__SHIFT 4u
#define HPD_P2__DR CYREG_GPIO_PRT3_DR
#define HPD_P2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define HPD_P2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define HPD_P2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define HPD_P2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define HPD_P2__INTR CYREG_GPIO_PRT3_INTR
#define HPD_P2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define HPD_P2__INTSTAT CYREG_GPIO_PRT3_INTR
#define HPD_P2__MASK 0x10u
#define HPD_P2__PC CYREG_GPIO_PRT3_PC
#define HPD_P2__PC2 CYREG_GPIO_PRT3_PC2
#define HPD_P2__PORT 3u
#define HPD_P2__PS CYREG_GPIO_PRT3_PS
#define HPD_P2__SHIFT 4u

/* HPI_IF_SCB */
#define HPI_IF_SCB__CMD_RESP_CTRL CYREG_SCB0_CMD_RESP_CTRL
#define HPI_IF_SCB__CMD_RESP_STATUS CYREG_SCB0_CMD_RESP_STATUS
#define HPI_IF_SCB__CTRL CYREG_SCB0_CTRL
#define HPI_IF_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define HPI_IF_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define HPI_IF_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define HPI_IF_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define HPI_IF_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define HPI_IF_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define HPI_IF_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define HPI_IF_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define HPI_IF_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define HPI_IF_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define HPI_IF_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define HPI_IF_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define HPI_IF_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define HPI_IF_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define HPI_IF_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define HPI_IF_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define HPI_IF_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define HPI_IF_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define HPI_IF_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define HPI_IF_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define HPI_IF_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define HPI_IF_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define HPI_IF_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define HPI_IF_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define HPI_IF_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define HPI_IF_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define HPI_IF_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define HPI_IF_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define HPI_IF_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define HPI_IF_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define HPI_IF_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define HPI_IF_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define HPI_IF_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define HPI_IF_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define HPI_IF_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define HPI_IF_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define HPI_IF_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define HPI_IF_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define HPI_IF_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define HPI_IF_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define HPI_IF_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define HPI_IF_SCB__INTR_M CYREG_SCB0_INTR_M
#define HPI_IF_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define HPI_IF_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define HPI_IF_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define HPI_IF_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define HPI_IF_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define HPI_IF_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define HPI_IF_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define HPI_IF_SCB__INTR_S CYREG_SCB0_INTR_S
#define HPI_IF_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define HPI_IF_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define HPI_IF_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define HPI_IF_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define HPI_IF_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define HPI_IF_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define HPI_IF_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define HPI_IF_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define HPI_IF_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define HPI_IF_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define HPI_IF_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define HPI_IF_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define HPI_IF_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define HPI_IF_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define HPI_IF_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define HPI_IF_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define HPI_IF_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define HPI_IF_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define HPI_IF_SCB__SS0_POSISTION 0u
#define HPI_IF_SCB__SS1_POSISTION 1u
#define HPI_IF_SCB__SS2_POSISTION 2u
#define HPI_IF_SCB__SS3_POSISTION 3u
#define HPI_IF_SCB__STATUS CYREG_SCB0_STATUS
#define HPI_IF_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define HPI_IF_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define HPI_IF_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define HPI_IF_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define HPI_IF_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define HPI_IF_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define HPI_IF_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define HPI_IF_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define HPI_IF_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* HPI_IF_SCB_IRQ */
#define HPI_IF_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define HPI_IF_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define HPI_IF_SCB_IRQ__INTC_MASK 0x200u
#define HPI_IF_SCB_IRQ__INTC_NUMBER 9u
#define HPI_IF_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define HPI_IF_SCB_IRQ__INTC_PRIOR_NUM 3u
#define HPI_IF_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define HPI_IF_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define HPI_IF_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* HPI_IF_SCBCLK */
#define HPI_IF_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL0
#define HPI_IF_SCBCLK__DIV_ID 0x00000000u
#define HPI_IF_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_8_CTL0
#define HPI_IF_SCBCLK__PA_DIV_ID 0x000000FFu

/* HPI_IF_scl */
#define HPI_IF_scl__0__DR CYREG_GPIO_PRT0_DR
#define HPI_IF_scl__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HPI_IF_scl__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HPI_IF_scl__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HPI_IF_scl__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HPI_IF_scl__0__HSIOM_GPIO 0u
#define HPI_IF_scl__0__HSIOM_I2C 15u
#define HPI_IF_scl__0__HSIOM_I2C_SCL 15u
#define HPI_IF_scl__0__HSIOM_MASK 0x000000F0u
#define HPI_IF_scl__0__HSIOM_SHIFT 4u
#define HPI_IF_scl__0__HSIOM_SPI 13u
#define HPI_IF_scl__0__HSIOM_SPI_MISO 13u
#define HPI_IF_scl__0__HSIOM_UART 10u
#define HPI_IF_scl__0__HSIOM_UART_RTS 10u
#define HPI_IF_scl__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_scl__0__INTR CYREG_GPIO_PRT0_INTR
#define HPI_IF_scl__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_scl__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HPI_IF_scl__0__MASK 0x02u
#define HPI_IF_scl__0__PC CYREG_GPIO_PRT0_PC
#define HPI_IF_scl__0__PC2 CYREG_GPIO_PRT0_PC2
#define HPI_IF_scl__0__PORT 0u
#define HPI_IF_scl__0__PS CYREG_GPIO_PRT0_PS
#define HPI_IF_scl__0__SHIFT 1u
#define HPI_IF_scl__DR CYREG_GPIO_PRT0_DR
#define HPI_IF_scl__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HPI_IF_scl__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HPI_IF_scl__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HPI_IF_scl__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_scl__INTR CYREG_GPIO_PRT0_INTR
#define HPI_IF_scl__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_scl__INTSTAT CYREG_GPIO_PRT0_INTR
#define HPI_IF_scl__MASK 0x02u
#define HPI_IF_scl__PC CYREG_GPIO_PRT0_PC
#define HPI_IF_scl__PC2 CYREG_GPIO_PRT0_PC2
#define HPI_IF_scl__PORT 0u
#define HPI_IF_scl__PS CYREG_GPIO_PRT0_PS
#define HPI_IF_scl__SHIFT 1u

/* HPI_IF_sda */
#define HPI_IF_sda__0__DR CYREG_GPIO_PRT0_DR
#define HPI_IF_sda__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HPI_IF_sda__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HPI_IF_sda__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HPI_IF_sda__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HPI_IF_sda__0__HSIOM_GPIO 0u
#define HPI_IF_sda__0__HSIOM_I2C 15u
#define HPI_IF_sda__0__HSIOM_I2C_SDA 15u
#define HPI_IF_sda__0__HSIOM_MASK 0x0000000Fu
#define HPI_IF_sda__0__HSIOM_SHIFT 0u
#define HPI_IF_sda__0__HSIOM_SPI 13u
#define HPI_IF_sda__0__HSIOM_SPI_SELECT0 13u
#define HPI_IF_sda__0__HSIOM_UART 10u
#define HPI_IF_sda__0__HSIOM_UART_CTS 10u
#define HPI_IF_sda__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_sda__0__INTR CYREG_GPIO_PRT0_INTR
#define HPI_IF_sda__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_sda__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HPI_IF_sda__0__MASK 0x01u
#define HPI_IF_sda__0__PC CYREG_GPIO_PRT0_PC
#define HPI_IF_sda__0__PC2 CYREG_GPIO_PRT0_PC2
#define HPI_IF_sda__0__PORT 0u
#define HPI_IF_sda__0__PS CYREG_GPIO_PRT0_PS
#define HPI_IF_sda__0__SHIFT 0u
#define HPI_IF_sda__DR CYREG_GPIO_PRT0_DR
#define HPI_IF_sda__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HPI_IF_sda__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HPI_IF_sda__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HPI_IF_sda__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_sda__INTR CYREG_GPIO_PRT0_INTR
#define HPI_IF_sda__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HPI_IF_sda__INTSTAT CYREG_GPIO_PRT0_INTR
#define HPI_IF_sda__MASK 0x01u
#define HPI_IF_sda__PC CYREG_GPIO_PRT0_PC
#define HPI_IF_sda__PC2 CYREG_GPIO_PRT0_PC2
#define HPI_IF_sda__PORT 0u
#define HPI_IF_sda__PS CYREG_GPIO_PRT0_PS
#define HPI_IF_sda__SHIFT 0u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define Clock_1__DIV_ID 0x00000005u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_8_CTL5
#define Clock_1__PA_DIV_ID 0x000000FFu

/* I2C_CFG */
#define I2C_CFG__0__DR CYREG_GPIO_PRT3_DR
#define I2C_CFG__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_CFG__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_CFG__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_CFG__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_CFG__0__HSIOM_MASK 0x0F000000u
#define I2C_CFG__0__HSIOM_SHIFT 24u
#define I2C_CFG__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_CFG__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_CFG__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_CFG__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_CFG__0__MASK 0x40u
#define I2C_CFG__0__PC CYREG_GPIO_PRT3_PC
#define I2C_CFG__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_CFG__0__PORT 3u
#define I2C_CFG__0__PS CYREG_GPIO_PRT3_PS
#define I2C_CFG__0__SHIFT 6u
#define I2C_CFG__DR CYREG_GPIO_PRT3_DR
#define I2C_CFG__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_CFG__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_CFG__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_CFG__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_CFG__INTR CYREG_GPIO_PRT3_INTR
#define I2C_CFG__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_CFG__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_CFG__MASK 0x40u
#define I2C_CFG__PC CYREG_GPIO_PRT3_PC
#define I2C_CFG__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_CFG__PORT 3u
#define I2C_CFG__PS CYREG_GPIO_PRT3_PS
#define I2C_CFG__SHIFT 6u

/* hpd_isr */
#define hpd_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define hpd_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define hpd_isr__INTC_MASK 0x10000u
#define hpd_isr__INTC_NUMBER 16u
#define hpd_isr__INTC_PRIOR_MASK 0xC0u
#define hpd_isr__INTC_PRIOR_NUM 3u
#define hpd_isr__INTC_PRIOR_REG CYREG_CM0_IPR4
#define hpd_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define hpd_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MUX_CTRL_SCB */
#define MUX_CTRL_SCB__CMD_RESP_CTRL CYREG_SCB3_CMD_RESP_CTRL
#define MUX_CTRL_SCB__CMD_RESP_STATUS CYREG_SCB3_CMD_RESP_STATUS
#define MUX_CTRL_SCB__CTRL CYREG_SCB3_CTRL
#define MUX_CTRL_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define MUX_CTRL_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define MUX_CTRL_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define MUX_CTRL_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define MUX_CTRL_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define MUX_CTRL_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define MUX_CTRL_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define MUX_CTRL_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define MUX_CTRL_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define MUX_CTRL_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define MUX_CTRL_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define MUX_CTRL_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define MUX_CTRL_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define MUX_CTRL_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define MUX_CTRL_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define MUX_CTRL_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define MUX_CTRL_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define MUX_CTRL_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define MUX_CTRL_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define MUX_CTRL_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define MUX_CTRL_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define MUX_CTRL_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define MUX_CTRL_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define MUX_CTRL_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define MUX_CTRL_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define MUX_CTRL_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define MUX_CTRL_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define MUX_CTRL_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define MUX_CTRL_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define MUX_CTRL_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define MUX_CTRL_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define MUX_CTRL_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define MUX_CTRL_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define MUX_CTRL_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define MUX_CTRL_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define MUX_CTRL_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define MUX_CTRL_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define MUX_CTRL_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define MUX_CTRL_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define MUX_CTRL_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define MUX_CTRL_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define MUX_CTRL_SCB__INTR_M CYREG_SCB3_INTR_M
#define MUX_CTRL_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define MUX_CTRL_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define MUX_CTRL_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define MUX_CTRL_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define MUX_CTRL_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define MUX_CTRL_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define MUX_CTRL_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define MUX_CTRL_SCB__INTR_S CYREG_SCB3_INTR_S
#define MUX_CTRL_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define MUX_CTRL_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define MUX_CTRL_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define MUX_CTRL_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define MUX_CTRL_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define MUX_CTRL_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define MUX_CTRL_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define MUX_CTRL_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define MUX_CTRL_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define MUX_CTRL_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define MUX_CTRL_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define MUX_CTRL_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define MUX_CTRL_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define MUX_CTRL_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define MUX_CTRL_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define MUX_CTRL_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define MUX_CTRL_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define MUX_CTRL_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define MUX_CTRL_SCB__SS0_POSISTION 0u
#define MUX_CTRL_SCB__SS1_POSISTION 1u
#define MUX_CTRL_SCB__SS2_POSISTION 2u
#define MUX_CTRL_SCB__SS3_POSISTION 3u
#define MUX_CTRL_SCB__STATUS CYREG_SCB3_STATUS
#define MUX_CTRL_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define MUX_CTRL_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define MUX_CTRL_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define MUX_CTRL_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define MUX_CTRL_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define MUX_CTRL_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define MUX_CTRL_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define MUX_CTRL_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define MUX_CTRL_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL

/* MUX_CTRL_SCB_IRQ */
#define MUX_CTRL_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MUX_CTRL_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MUX_CTRL_SCB_IRQ__INTC_MASK 0x1000u
#define MUX_CTRL_SCB_IRQ__INTC_NUMBER 12u
#define MUX_CTRL_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define MUX_CTRL_SCB_IRQ__INTC_PRIOR_NUM 3u
#define MUX_CTRL_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define MUX_CTRL_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define MUX_CTRL_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MUX_CTRL_SCBCLK */
#define MUX_CTRL_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define MUX_CTRL_SCBCLK__DIV_ID 0x00000003u
#define MUX_CTRL_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_8_CTL3
#define MUX_CTRL_SCBCLK__PA_DIV_ID 0x000000FFu

/* MUX_CTRL_scl */
#define MUX_CTRL_scl__0__DR CYREG_GPIO_PRT3_DR
#define MUX_CTRL_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MUX_CTRL_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MUX_CTRL_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MUX_CTRL_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MUX_CTRL_scl__0__HSIOM_GPIO 0u
#define MUX_CTRL_scl__0__HSIOM_I2C 15u
#define MUX_CTRL_scl__0__HSIOM_I2C_SCL 15u
#define MUX_CTRL_scl__0__HSIOM_MASK 0x0000F000u
#define MUX_CTRL_scl__0__HSIOM_SHIFT 12u
#define MUX_CTRL_scl__0__HSIOM_SPI 13u
#define MUX_CTRL_scl__0__HSIOM_SPI_MISO 13u
#define MUX_CTRL_scl__0__HSIOM_UART 10u
#define MUX_CTRL_scl__0__HSIOM_UART_RX 10u
#define MUX_CTRL_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_scl__0__MASK 0x08u
#define MUX_CTRL_scl__0__PC CYREG_GPIO_PRT3_PC
#define MUX_CTRL_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define MUX_CTRL_scl__0__PORT 3u
#define MUX_CTRL_scl__0__PS CYREG_GPIO_PRT3_PS
#define MUX_CTRL_scl__0__SHIFT 3u
#define MUX_CTRL_scl__DR CYREG_GPIO_PRT3_DR
#define MUX_CTRL_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MUX_CTRL_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MUX_CTRL_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MUX_CTRL_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_scl__INTR CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_scl__MASK 0x08u
#define MUX_CTRL_scl__PC CYREG_GPIO_PRT3_PC
#define MUX_CTRL_scl__PC2 CYREG_GPIO_PRT3_PC2
#define MUX_CTRL_scl__PORT 3u
#define MUX_CTRL_scl__PS CYREG_GPIO_PRT3_PS
#define MUX_CTRL_scl__SHIFT 3u

/* MUX_CTRL_sda */
#define MUX_CTRL_sda__0__DR CYREG_GPIO_PRT3_DR
#define MUX_CTRL_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MUX_CTRL_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MUX_CTRL_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MUX_CTRL_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MUX_CTRL_sda__0__HSIOM_GPIO 0u
#define MUX_CTRL_sda__0__HSIOM_I2C 15u
#define MUX_CTRL_sda__0__HSIOM_I2C_SDA 15u
#define MUX_CTRL_sda__0__HSIOM_MASK 0x00000F00u
#define MUX_CTRL_sda__0__HSIOM_SHIFT 8u
#define MUX_CTRL_sda__0__HSIOM_SPI 13u
#define MUX_CTRL_sda__0__HSIOM_SPI_MOSI 13u
#define MUX_CTRL_sda__0__HSIOM_UART 10u
#define MUX_CTRL_sda__0__HSIOM_UART_TX 10u
#define MUX_CTRL_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_sda__0__MASK 0x04u
#define MUX_CTRL_sda__0__PC CYREG_GPIO_PRT3_PC
#define MUX_CTRL_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define MUX_CTRL_sda__0__PORT 3u
#define MUX_CTRL_sda__0__PS CYREG_GPIO_PRT3_PS
#define MUX_CTRL_sda__0__SHIFT 2u
#define MUX_CTRL_sda__DR CYREG_GPIO_PRT3_DR
#define MUX_CTRL_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MUX_CTRL_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MUX_CTRL_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MUX_CTRL_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_sda__INTR CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_CTRL_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define MUX_CTRL_sda__MASK 0x04u
#define MUX_CTRL_sda__PC CYREG_GPIO_PRT3_PC
#define MUX_CTRL_sda__PC2 CYREG_GPIO_PRT3_PC2
#define MUX_CTRL_sda__PORT 3u
#define MUX_CTRL_sda__PS CYREG_GPIO_PRT3_PS
#define MUX_CTRL_sda__SHIFT 2u

/* VSEL1_P2 */
#define VSEL1_P2__0__DR CYREG_GPIO_PRT1_DR
#define VSEL1_P2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VSEL1_P2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VSEL1_P2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VSEL1_P2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define VSEL1_P2__0__HSIOM_MASK 0x0000000Fu
#define VSEL1_P2__0__HSIOM_SHIFT 0u
#define VSEL1_P2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VSEL1_P2__0__INTR CYREG_GPIO_PRT1_INTR
#define VSEL1_P2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VSEL1_P2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define VSEL1_P2__0__MASK 0x01u
#define VSEL1_P2__0__PC CYREG_GPIO_PRT1_PC
#define VSEL1_P2__0__PC2 CYREG_GPIO_PRT1_PC2
#define VSEL1_P2__0__PORT 1u
#define VSEL1_P2__0__PS CYREG_GPIO_PRT1_PS
#define VSEL1_P2__0__SHIFT 0u
#define VSEL1_P2__DR CYREG_GPIO_PRT1_DR
#define VSEL1_P2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VSEL1_P2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VSEL1_P2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VSEL1_P2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VSEL1_P2__INTR CYREG_GPIO_PRT1_INTR
#define VSEL1_P2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VSEL1_P2__INTSTAT CYREG_GPIO_PRT1_INTR
#define VSEL1_P2__MASK 0x01u
#define VSEL1_P2__PC CYREG_GPIO_PRT1_PC
#define VSEL1_P2__PC2 CYREG_GPIO_PRT1_PC2
#define VSEL1_P2__PORT 1u
#define VSEL1_P2__PS CYREG_GPIO_PRT1_PS
#define VSEL1_P2__SHIFT 0u

/* VSEL2_P2 */
#define VSEL2_P2__0__DR CYREG_GPIO_PRT3_DR
#define VSEL2_P2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VSEL2_P2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VSEL2_P2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VSEL2_P2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define VSEL2_P2__0__HSIOM_MASK 0x000000F0u
#define VSEL2_P2__0__HSIOM_SHIFT 4u
#define VSEL2_P2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VSEL2_P2__0__INTR CYREG_GPIO_PRT3_INTR
#define VSEL2_P2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VSEL2_P2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define VSEL2_P2__0__MASK 0x02u
#define VSEL2_P2__0__PC CYREG_GPIO_PRT3_PC
#define VSEL2_P2__0__PC2 CYREG_GPIO_PRT3_PC2
#define VSEL2_P2__0__PORT 3u
#define VSEL2_P2__0__PS CYREG_GPIO_PRT3_PS
#define VSEL2_P2__0__SHIFT 1u
#define VSEL2_P2__DR CYREG_GPIO_PRT3_DR
#define VSEL2_P2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VSEL2_P2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VSEL2_P2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VSEL2_P2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VSEL2_P2__INTR CYREG_GPIO_PRT3_INTR
#define VSEL2_P2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VSEL2_P2__INTSTAT CYREG_GPIO_PRT3_INTR
#define VSEL2_P2__MASK 0x02u
#define VSEL2_P2__PC CYREG_GPIO_PRT3_PC
#define VSEL2_P2__PC2 CYREG_GPIO_PRT3_PC2
#define VSEL2_P2__PORT 3u
#define VSEL2_P2__PS CYREG_GPIO_PRT3_PS
#define VSEL2_P2__SHIFT 1u

/* HPD_Timer_cy_m0s8_tcpwm_1 */
#define HPD_Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define HPD_Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define HPD_Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define HPD_Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define HPD_Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define HPD_Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define HPD_Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define HPD_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define HPD_Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* VBUS_MON_P2 */
#define VBUS_MON_P2__0__DR CYREG_GPIO_PRT4_DR
#define VBUS_MON_P2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_MON_P2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_MON_P2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_MON_P2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define VBUS_MON_P2__0__HSIOM_MASK 0x0000000Fu
#define VBUS_MON_P2__0__HSIOM_SHIFT 0u
#define VBUS_MON_P2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_MON_P2__0__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_MON_P2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_MON_P2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_MON_P2__0__MASK 0x01u
#define VBUS_MON_P2__0__PC CYREG_GPIO_PRT4_PC
#define VBUS_MON_P2__0__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_MON_P2__0__PORT 4u
#define VBUS_MON_P2__0__PS CYREG_GPIO_PRT4_PS
#define VBUS_MON_P2__0__SHIFT 0u
#define VBUS_MON_P2__DR CYREG_GPIO_PRT4_DR
#define VBUS_MON_P2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_MON_P2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_MON_P2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_MON_P2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_MON_P2__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_MON_P2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_MON_P2__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_MON_P2__MASK 0x01u
#define VBUS_MON_P2__PC CYREG_GPIO_PRT4_PC
#define VBUS_MON_P2__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_MON_P2__PORT 4u
#define VBUS_MON_P2__PS CYREG_GPIO_PRT4_PS
#define VBUS_MON_P2__SHIFT 0u

/* OCP_FAULT_P1 */
#define OCP_FAULT_P1__0__DR CYREG_GPIO_PRT1_DR
#define OCP_FAULT_P1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OCP_FAULT_P1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OCP_FAULT_P1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OCP_FAULT_P1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OCP_FAULT_P1__0__HSIOM_MASK 0x000F0000u
#define OCP_FAULT_P1__0__HSIOM_SHIFT 16u
#define OCP_FAULT_P1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OCP_FAULT_P1__0__INTR CYREG_GPIO_PRT1_INTR
#define OCP_FAULT_P1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OCP_FAULT_P1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OCP_FAULT_P1__0__MASK 0x10u
#define OCP_FAULT_P1__0__PC CYREG_GPIO_PRT1_PC
#define OCP_FAULT_P1__0__PC2 CYREG_GPIO_PRT1_PC2
#define OCP_FAULT_P1__0__PORT 1u
#define OCP_FAULT_P1__0__PS CYREG_GPIO_PRT1_PS
#define OCP_FAULT_P1__0__SHIFT 4u
#define OCP_FAULT_P1__DR CYREG_GPIO_PRT1_DR
#define OCP_FAULT_P1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OCP_FAULT_P1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OCP_FAULT_P1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OCP_FAULT_P1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OCP_FAULT_P1__INTR CYREG_GPIO_PRT1_INTR
#define OCP_FAULT_P1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OCP_FAULT_P1__INTSTAT CYREG_GPIO_PRT1_INTR
#define OCP_FAULT_P1__MASK 0x10u
#define OCP_FAULT_P1__PC CYREG_GPIO_PRT1_PC
#define OCP_FAULT_P1__PC2 CYREG_GPIO_PRT1_PC2
#define OCP_FAULT_P1__PORT 1u
#define OCP_FAULT_P1__PS CYREG_GPIO_PRT1_PS
#define OCP_FAULT_P1__SHIFT 4u

/* OCP_FAULT_P2 */
#define OCP_FAULT_P2__0__DR CYREG_GPIO_PRT3_DR
#define OCP_FAULT_P2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define OCP_FAULT_P2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define OCP_FAULT_P2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define OCP_FAULT_P2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define OCP_FAULT_P2__0__HSIOM_MASK 0x00F00000u
#define OCP_FAULT_P2__0__HSIOM_SHIFT 20u
#define OCP_FAULT_P2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define OCP_FAULT_P2__0__INTR CYREG_GPIO_PRT3_INTR
#define OCP_FAULT_P2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define OCP_FAULT_P2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define OCP_FAULT_P2__0__MASK 0x20u
#define OCP_FAULT_P2__0__PC CYREG_GPIO_PRT3_PC
#define OCP_FAULT_P2__0__PC2 CYREG_GPIO_PRT3_PC2
#define OCP_FAULT_P2__0__PORT 3u
#define OCP_FAULT_P2__0__PS CYREG_GPIO_PRT3_PS
#define OCP_FAULT_P2__0__SHIFT 5u
#define OCP_FAULT_P2__DR CYREG_GPIO_PRT3_DR
#define OCP_FAULT_P2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define OCP_FAULT_P2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define OCP_FAULT_P2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define OCP_FAULT_P2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define OCP_FAULT_P2__INTR CYREG_GPIO_PRT3_INTR
#define OCP_FAULT_P2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define OCP_FAULT_P2__INTSTAT CYREG_GPIO_PRT3_INTR
#define OCP_FAULT_P2__MASK 0x20u
#define OCP_FAULT_P2__PC CYREG_GPIO_PRT3_PC
#define OCP_FAULT_P2__PC2 CYREG_GPIO_PRT3_PC2
#define OCP_FAULT_P2__PORT 3u
#define OCP_FAULT_P2__PS CYREG_GPIO_PRT3_PS
#define OCP_FAULT_P2__SHIFT 5u

/* VCONN_MON_P1 */
#define VCONN_MON_P1__0__DR CYREG_GPIO_PRT2_DR
#define VCONN_MON_P1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VCONN_MON_P1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VCONN_MON_P1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VCONN_MON_P1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VCONN_MON_P1__0__HSIOM_MASK 0x000F0000u
#define VCONN_MON_P1__0__HSIOM_SHIFT 16u
#define VCONN_MON_P1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VCONN_MON_P1__0__INTR CYREG_GPIO_PRT2_INTR
#define VCONN_MON_P1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VCONN_MON_P1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VCONN_MON_P1__0__MASK 0x10u
#define VCONN_MON_P1__0__PC CYREG_GPIO_PRT2_PC
#define VCONN_MON_P1__0__PC2 CYREG_GPIO_PRT2_PC2
#define VCONN_MON_P1__0__PORT 2u
#define VCONN_MON_P1__0__PS CYREG_GPIO_PRT2_PS
#define VCONN_MON_P1__0__SHIFT 4u
#define VCONN_MON_P1__DR CYREG_GPIO_PRT2_DR
#define VCONN_MON_P1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VCONN_MON_P1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VCONN_MON_P1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VCONN_MON_P1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VCONN_MON_P1__INTR CYREG_GPIO_PRT2_INTR
#define VCONN_MON_P1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VCONN_MON_P1__INTSTAT CYREG_GPIO_PRT2_INTR
#define VCONN_MON_P1__MASK 0x10u
#define VCONN_MON_P1__PC CYREG_GPIO_PRT2_PC
#define VCONN_MON_P1__PC2 CYREG_GPIO_PRT2_PC2
#define VCONN_MON_P1__PORT 2u
#define VCONN_MON_P1__PS CYREG_GPIO_PRT2_PS
#define VCONN_MON_P1__SHIFT 4u

/* VCONN_MON_P2 */
#define VCONN_MON_P2__0__DR CYREG_GPIO_PRT3_DR
#define VCONN_MON_P2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VCONN_MON_P2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VCONN_MON_P2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VCONN_MON_P2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define VCONN_MON_P2__0__HSIOM_MASK 0xF0000000u
#define VCONN_MON_P2__0__HSIOM_SHIFT 28u
#define VCONN_MON_P2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VCONN_MON_P2__0__INTR CYREG_GPIO_PRT3_INTR
#define VCONN_MON_P2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VCONN_MON_P2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define VCONN_MON_P2__0__MASK 0x80u
#define VCONN_MON_P2__0__PC CYREG_GPIO_PRT3_PC
#define VCONN_MON_P2__0__PC2 CYREG_GPIO_PRT3_PC2
#define VCONN_MON_P2__0__PORT 3u
#define VCONN_MON_P2__0__PS CYREG_GPIO_PRT3_PS
#define VCONN_MON_P2__0__SHIFT 7u
#define VCONN_MON_P2__DR CYREG_GPIO_PRT3_DR
#define VCONN_MON_P2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VCONN_MON_P2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VCONN_MON_P2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VCONN_MON_P2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VCONN_MON_P2__INTR CYREG_GPIO_PRT3_INTR
#define VCONN_MON_P2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VCONN_MON_P2__INTSTAT CYREG_GPIO_PRT3_INTR
#define VCONN_MON_P2__MASK 0x80u
#define VCONN_MON_P2__PC CYREG_GPIO_PRT3_PC
#define VCONN_MON_P2__PC2 CYREG_GPIO_PRT3_PC2
#define VCONN_MON_P2__PORT 3u
#define VCONN_MON_P2__PS CYREG_GPIO_PRT3_PS
#define VCONN_MON_P2__SHIFT 7u

/* VBUS_C_CTRL_P2 */
#define VBUS_C_CTRL_P2__0__DR CYREG_GPIO_PRT4_DR
#define VBUS_C_CTRL_P2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_C_CTRL_P2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_C_CTRL_P2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_C_CTRL_P2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define VBUS_C_CTRL_P2__0__HSIOM_MASK 0x000000F0u
#define VBUS_C_CTRL_P2__0__HSIOM_SHIFT 4u
#define VBUS_C_CTRL_P2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_C_CTRL_P2__0__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_C_CTRL_P2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_C_CTRL_P2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_C_CTRL_P2__0__MASK 0x02u
#define VBUS_C_CTRL_P2__0__PC CYREG_GPIO_PRT4_PC
#define VBUS_C_CTRL_P2__0__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_C_CTRL_P2__0__PORT 4u
#define VBUS_C_CTRL_P2__0__PS CYREG_GPIO_PRT4_PS
#define VBUS_C_CTRL_P2__0__SHIFT 1u
#define VBUS_C_CTRL_P2__DR CYREG_GPIO_PRT4_DR
#define VBUS_C_CTRL_P2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_C_CTRL_P2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_C_CTRL_P2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_C_CTRL_P2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_C_CTRL_P2__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_C_CTRL_P2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_C_CTRL_P2__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_C_CTRL_P2__MASK 0x02u
#define VBUS_C_CTRL_P2__PC CYREG_GPIO_PRT4_PC
#define VBUS_C_CTRL_P2__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_C_CTRL_P2__PORT 4u
#define VBUS_C_CTRL_P2__PS CYREG_GPIO_PRT4_PS
#define VBUS_C_CTRL_P2__SHIFT 1u

/* VBUS_P_CTRL_P2 */
#define VBUS_P_CTRL_P2__0__DR CYREG_GPIO_PRT4_DR
#define VBUS_P_CTRL_P2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_P_CTRL_P2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_P_CTRL_P2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_P_CTRL_P2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define VBUS_P_CTRL_P2__0__HSIOM_MASK 0x00000F00u
#define VBUS_P_CTRL_P2__0__HSIOM_SHIFT 8u
#define VBUS_P_CTRL_P2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_P_CTRL_P2__0__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_P_CTRL_P2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_P_CTRL_P2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_P_CTRL_P2__0__MASK 0x04u
#define VBUS_P_CTRL_P2__0__PC CYREG_GPIO_PRT4_PC
#define VBUS_P_CTRL_P2__0__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_P_CTRL_P2__0__PORT 4u
#define VBUS_P_CTRL_P2__0__PS CYREG_GPIO_PRT4_PS
#define VBUS_P_CTRL_P2__0__SHIFT 2u
#define VBUS_P_CTRL_P2__DR CYREG_GPIO_PRT4_DR
#define VBUS_P_CTRL_P2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_P_CTRL_P2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_P_CTRL_P2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_P_CTRL_P2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_P_CTRL_P2__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_P_CTRL_P2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_P_CTRL_P2__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_P_CTRL_P2__MASK 0x04u
#define VBUS_P_CTRL_P2__PC CYREG_GPIO_PRT4_PC
#define VBUS_P_CTRL_P2__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_P_CTRL_P2__PORT 4u
#define VBUS_P_CTRL_P2__PS CYREG_GPIO_PRT4_PS
#define VBUS_P_CTRL_P2__SHIFT 2u

/* VBUS_OVP_TRIP_P1 */
#define VBUS_OVP_TRIP_P1__0__DR CYREG_GPIO_PRT2_DR
#define VBUS_OVP_TRIP_P1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VBUS_OVP_TRIP_P1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VBUS_OVP_TRIP_P1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VBUS_OVP_TRIP_P1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VBUS_OVP_TRIP_P1__0__HSIOM_MASK 0x000000F0u
#define VBUS_OVP_TRIP_P1__0__HSIOM_SHIFT 4u
#define VBUS_OVP_TRIP_P1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_OVP_TRIP_P1__0__INTR CYREG_GPIO_PRT2_INTR
#define VBUS_OVP_TRIP_P1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_OVP_TRIP_P1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VBUS_OVP_TRIP_P1__0__MASK 0x02u
#define VBUS_OVP_TRIP_P1__0__PC CYREG_GPIO_PRT2_PC
#define VBUS_OVP_TRIP_P1__0__PC2 CYREG_GPIO_PRT2_PC2
#define VBUS_OVP_TRIP_P1__0__PORT 2u
#define VBUS_OVP_TRIP_P1__0__PS CYREG_GPIO_PRT2_PS
#define VBUS_OVP_TRIP_P1__0__SHIFT 1u
#define VBUS_OVP_TRIP_P1__DR CYREG_GPIO_PRT2_DR
#define VBUS_OVP_TRIP_P1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VBUS_OVP_TRIP_P1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VBUS_OVP_TRIP_P1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VBUS_OVP_TRIP_P1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_OVP_TRIP_P1__INTR CYREG_GPIO_PRT2_INTR
#define VBUS_OVP_TRIP_P1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_OVP_TRIP_P1__INTSTAT CYREG_GPIO_PRT2_INTR
#define VBUS_OVP_TRIP_P1__MASK 0x02u
#define VBUS_OVP_TRIP_P1__PC CYREG_GPIO_PRT2_PC
#define VBUS_OVP_TRIP_P1__PC2 CYREG_GPIO_PRT2_PC2
#define VBUS_OVP_TRIP_P1__PORT 2u
#define VBUS_OVP_TRIP_P1__PS CYREG_GPIO_PRT2_PS
#define VBUS_OVP_TRIP_P1__SHIFT 1u

/* VBUS_OVP_TRIP_P2 */
#define VBUS_OVP_TRIP_P2__0__DR CYREG_GPIO_PRT3_DR
#define VBUS_OVP_TRIP_P2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VBUS_OVP_TRIP_P2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VBUS_OVP_TRIP_P2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VBUS_OVP_TRIP_P2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define VBUS_OVP_TRIP_P2__0__HSIOM_MASK 0x0000000Fu
#define VBUS_OVP_TRIP_P2__0__HSIOM_SHIFT 0u
#define VBUS_OVP_TRIP_P2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VBUS_OVP_TRIP_P2__0__INTR CYREG_GPIO_PRT3_INTR
#define VBUS_OVP_TRIP_P2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VBUS_OVP_TRIP_P2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define VBUS_OVP_TRIP_P2__0__MASK 0x01u
#define VBUS_OVP_TRIP_P2__0__PC CYREG_GPIO_PRT3_PC
#define VBUS_OVP_TRIP_P2__0__PC2 CYREG_GPIO_PRT3_PC2
#define VBUS_OVP_TRIP_P2__0__PORT 3u
#define VBUS_OVP_TRIP_P2__0__PS CYREG_GPIO_PRT3_PS
#define VBUS_OVP_TRIP_P2__0__SHIFT 0u
#define VBUS_OVP_TRIP_P2__DR CYREG_GPIO_PRT3_DR
#define VBUS_OVP_TRIP_P2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VBUS_OVP_TRIP_P2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VBUS_OVP_TRIP_P2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VBUS_OVP_TRIP_P2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VBUS_OVP_TRIP_P2__INTR CYREG_GPIO_PRT3_INTR
#define VBUS_OVP_TRIP_P2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VBUS_OVP_TRIP_P2__INTSTAT CYREG_GPIO_PRT3_INTR
#define VBUS_OVP_TRIP_P2__MASK 0x01u
#define VBUS_OVP_TRIP_P2__PC CYREG_GPIO_PRT3_PC
#define VBUS_OVP_TRIP_P2__PC2 CYREG_GPIO_PRT3_PC2
#define VBUS_OVP_TRIP_P2__PORT 3u
#define VBUS_OVP_TRIP_P2__PS CYREG_GPIO_PRT3_PS
#define VBUS_OVP_TRIP_P2__SHIFT 0u

/* PDSS_PORT0_RX_CLK */
#define PDSS_PORT0_RX_CLK__DIV_ID 0x00000001u
#define PDSS_PORT0_RX_CLK__DIV_REGISTER CYREG_PERI_DIV_8_CTL1
#define PDSS_PORT0_RX_CLK__PA_DIV_ID 0x000000FFu

/* PDSS_PORT0_TX_CLK */
#define PDSS_PORT0_TX_CLK__DIV_ID 0x00000041u
#define PDSS_PORT0_TX_CLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define PDSS_PORT0_TX_CLK__PA_DIV_ID 0x000000FFu

/* PDSS_PORT1_RX_CLK */
#define PDSS_PORT1_RX_CLK__DIV_ID 0x00000002u
#define PDSS_PORT1_RX_CLK__DIV_REGISTER CYREG_PERI_DIV_8_CTL2
#define PDSS_PORT1_RX_CLK__PA_DIV_ID 0x000000FFu

/* PDSS_PORT1_TX_CLK */
#define PDSS_PORT1_TX_CLK__DIV_ID 0x00000042u
#define PDSS_PORT1_TX_CLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define PDSS_PORT1_TX_CLK__PA_DIV_ID 0x000000FFu

/* VBUS_DISCHARGE_P1 */
#define VBUS_DISCHARGE_P1__0__DR CYREG_GPIO_PRT2_DR
#define VBUS_DISCHARGE_P1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VBUS_DISCHARGE_P1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VBUS_DISCHARGE_P1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VBUS_DISCHARGE_P1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VBUS_DISCHARGE_P1__0__HSIOM_MASK 0x00F00000u
#define VBUS_DISCHARGE_P1__0__HSIOM_SHIFT 20u
#define VBUS_DISCHARGE_P1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_DISCHARGE_P1__0__INTR CYREG_GPIO_PRT2_INTR
#define VBUS_DISCHARGE_P1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_DISCHARGE_P1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VBUS_DISCHARGE_P1__0__MASK 0x20u
#define VBUS_DISCHARGE_P1__0__PC CYREG_GPIO_PRT2_PC
#define VBUS_DISCHARGE_P1__0__PC2 CYREG_GPIO_PRT2_PC2
#define VBUS_DISCHARGE_P1__0__PORT 2u
#define VBUS_DISCHARGE_P1__0__PS CYREG_GPIO_PRT2_PS
#define VBUS_DISCHARGE_P1__0__SHIFT 5u
#define VBUS_DISCHARGE_P1__DR CYREG_GPIO_PRT2_DR
#define VBUS_DISCHARGE_P1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VBUS_DISCHARGE_P1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VBUS_DISCHARGE_P1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VBUS_DISCHARGE_P1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_DISCHARGE_P1__INTR CYREG_GPIO_PRT2_INTR
#define VBUS_DISCHARGE_P1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VBUS_DISCHARGE_P1__INTSTAT CYREG_GPIO_PRT2_INTR
#define VBUS_DISCHARGE_P1__MASK 0x20u
#define VBUS_DISCHARGE_P1__PC CYREG_GPIO_PRT2_PC
#define VBUS_DISCHARGE_P1__PC2 CYREG_GPIO_PRT2_PC2
#define VBUS_DISCHARGE_P1__PORT 2u
#define VBUS_DISCHARGE_P1__PS CYREG_GPIO_PRT2_PS
#define VBUS_DISCHARGE_P1__SHIFT 5u

/* VBUS_DISCHARGE_P2 */
#define VBUS_DISCHARGE_P2__0__DR CYREG_GPIO_PRT4_DR
#define VBUS_DISCHARGE_P2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_DISCHARGE_P2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_DISCHARGE_P2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_DISCHARGE_P2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define VBUS_DISCHARGE_P2__0__HSIOM_MASK 0x0000F000u
#define VBUS_DISCHARGE_P2__0__HSIOM_SHIFT 12u
#define VBUS_DISCHARGE_P2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_DISCHARGE_P2__0__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_DISCHARGE_P2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_DISCHARGE_P2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_DISCHARGE_P2__0__MASK 0x08u
#define VBUS_DISCHARGE_P2__0__PC CYREG_GPIO_PRT4_PC
#define VBUS_DISCHARGE_P2__0__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_DISCHARGE_P2__0__PORT 4u
#define VBUS_DISCHARGE_P2__0__PS CYREG_GPIO_PRT4_PS
#define VBUS_DISCHARGE_P2__0__SHIFT 3u
#define VBUS_DISCHARGE_P2__DR CYREG_GPIO_PRT4_DR
#define VBUS_DISCHARGE_P2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define VBUS_DISCHARGE_P2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define VBUS_DISCHARGE_P2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define VBUS_DISCHARGE_P2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_DISCHARGE_P2__INTR CYREG_GPIO_PRT4_INTR
#define VBUS_DISCHARGE_P2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define VBUS_DISCHARGE_P2__INTSTAT CYREG_GPIO_PRT4_INTR
#define VBUS_DISCHARGE_P2__MASK 0x08u
#define VBUS_DISCHARGE_P2__PC CYREG_GPIO_PRT4_PC
#define VBUS_DISCHARGE_P2__PC2 CYREG_GPIO_PRT4_PC2
#define VBUS_DISCHARGE_P2__PORT 4u
#define VBUS_DISCHARGE_P2__PS CYREG_GPIO_PRT4_PS
#define VBUS_DISCHARGE_P2__SHIFT 3u

/* PDSS_PORT0_SAR_CLK */
#define PDSS_PORT0_SAR_CLK__DIV_ID 0x00000040u
#define PDSS_PORT0_SAR_CLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define PDSS_PORT0_SAR_CLK__PA_DIV_ID 0x000000FFu

/* PDSS_PORT1_SAR_CLK */
#define PDSS_PORT1_SAR_CLK__DIV_ID 0x00000004u
#define PDSS_PORT1_SAR_CLK__DIV_REGISTER CYREG_PERI_DIV_8_CTL4
#define PDSS_PORT1_SAR_CLK__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "CYPD4225-40LQXI_notebook01"
#define CY_VERSION "PSoC Creator  3.3 DP1"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x180011A8u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4N
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_ES 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4N_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_HEAP_SIZE 0
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0200
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8usbpd_VERSION 2
#define CYIPBLOCK_s8srsslt_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
