

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'
================================================================
* Date:           Sun Sep 15 03:31:49 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_2_VITIS_LOOP_63_3  |      144|      144|         3|          2|          2|    72|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    227|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     67|    -|
|Register         |        -|   -|    163|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   0|    163|    294|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_weights_U  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUbkb  |        1|  0|   0|    0|   360|   12|     1|         4320|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                                  |        1|  0|   0|    0|   360|   12|     1|         4320|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln62_1_fu_467_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln62_2_fu_423_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln62_fu_435_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln63_fu_510_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln65_1_fu_499_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln65_fu_490_p2       |         +|   0|  0|   9|           9|           9|
    |icmp_ln62_fu_417_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln63_fu_441_p2      |      icmp|   0|  0|  13|           5|           5|
    |select_ln62_1_fu_455_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln62_fu_447_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 227|         114|         105|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_120                 |   9|          2|   64|        128|
    |indvar_flatten_fu_124    |   9|          2|    7|         14|
    |j_fu_116                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  67|         15|   80|        161|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln62_1_reg_592           |   5|   0|    5|          0|
    |add_ln62_2_reg_558           |   7|   0|    7|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_120                     |  64|   0|   64|          0|
    |icmp_ln62_reg_554            |   1|   0|    1|          0|
    |indvar_flatten_fu_124        |   7|   0|    7|          0|
    |j_fu_116                     |   5|   0|    5|          0|
    |select_ln62_1_reg_569        |  64|   0|   64|          0|
    |select_ln62_reg_563          |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 163|   0|  163|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|layer1_weight_tile_address0     |  out|    2|   ap_memory|                                       layer1_weight_tile|         array|
|layer1_weight_tile_ce0          |  out|    1|   ap_memory|                                       layer1_weight_tile|         array|
|layer1_weight_tile_we0          |  out|    1|   ap_memory|                                       layer1_weight_tile|         array|
|layer1_weight_tile_d0           |  out|   12|   ap_memory|                                       layer1_weight_tile|         array|
|tile                            |   in|    5|     ap_none|                                                     tile|        scalar|
|layer1_weight_tile_17_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_17_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_17_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_17_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_16_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_16_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_16_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_16_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_15_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_15_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_15_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_15_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_14_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_14_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_14_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_14_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_13_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_13_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_13_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_13_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_12_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_12_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_12_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_12_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_11_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_11_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_11_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_11_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_10_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_10_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_10_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_10_d0        |  out|   12|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_9_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_9_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_9_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_9_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_8_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_8_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_8_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_8_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_7_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_7_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_7_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_7_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_6_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_6_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_6_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_6_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_5_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_5_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_5_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_5_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_4_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_4_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_4_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_4_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_3_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_2_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_1_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_d0         |  out|   12|   ap_memory|                                     layer1_weight_tile_1|         array|
+--------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tile_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tile"   --->   Operation 9 'read' 'tile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [nn.cpp:62]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.03ns)   --->   "%icmp_ln62 = icmp_eq  i7 %indvar_flatten_load, i7 72" [nn.cpp:62]   --->   Operation 15 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.03ns)   --->   "%add_ln62_2 = add i7 %indvar_flatten_load, i7 1" [nn.cpp:62]   --->   Operation 17 'add' 'add_ln62_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc52, void %for.cond56.preheader.exitStub" [nn.cpp:62]   --->   Operation 18 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [nn.cpp:63]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [nn.cpp:62]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.56ns)   --->   "%add_ln62 = add i64 %i_load, i64 1" [nn.cpp:62]   --->   Operation 21 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.86ns)   --->   "%icmp_ln63 = icmp_eq  i5 %j_load, i5 18" [nn.cpp:63]   --->   Operation 22 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.21ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i5 0, i5 %j_load" [nn.cpp:62]   --->   Operation 23 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i64 %add_ln62, i64 %i_load" [nn.cpp:62]   --->   Operation 24 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 25 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.86ns)   --->   "%add_ln62_1 = add i5 %trunc_ln62, i5 %tile_read" [nn.cpp:62]   --->   Operation 26 'add' 'add_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.88ns)   --->   "%switch_ln65 = switch i5 %select_ln62, void %arrayidx516.case.17, i5 0, void %arrayidx516.case.0, i5 1, void %arrayidx516.case.1, i5 2, void %arrayidx516.case.2, i5 3, void %arrayidx516.case.3, i5 4, void %arrayidx516.case.4, i5 5, void %arrayidx516.case.5, i5 6, void %arrayidx516.case.6, i5 7, void %arrayidx516.case.7, i5 8, void %arrayidx516.case.8, i5 9, void %arrayidx516.case.9, i5 10, void %arrayidx516.case.10, i5 11, void %arrayidx516.case.11, i5 12, void %arrayidx516.case.12, i5 13, void %arrayidx516.case.13, i5 14, void %arrayidx516.case.14, i5 15, void %arrayidx516.case.15, i5 16, void %arrayidx516.case.16" [nn.cpp:65]   --->   Operation 27 'switch' 'switch_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.88>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 28 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 16)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 29 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 15)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 30 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 14)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 31 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 32 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 33 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 11)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 34 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 35 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 36 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 37 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 7)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 38 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 39 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 5)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 41 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 42 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 43 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 44 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 45 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 != 0 & select_ln62 != 1 & select_ln62 != 2 & select_ln62 != 3 & select_ln62 != 4 & select_ln62 != 5 & select_ln62 != 6 & select_ln62 != 7 & select_ln62 != 8 & select_ln62 != 9 & select_ln62 != 10 & select_ln62 != 11 & select_ln62 != 12 & select_ln62 != 13 & select_ln62 != 14 & select_ln62 != 15 & select_ln62 != 16)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln62_1, i4 0" [nn.cpp:65]   --->   Operation 46 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln62_1, i1 0" [nn.cpp:65]   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %tmp_8" [nn.cpp:65]   --->   Operation 48 'zext' 'zext_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i9 %tmp_7, i9 %zext_ln65" [nn.cpp:65]   --->   Operation 49 'add' 'add_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %select_ln62" [nn.cpp:65]   --->   Operation 50 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i9 %add_ln65, i9 %zext_ln65_1" [nn.cpp:65]   --->   Operation 51 'add' 'add_ln65_1' <Predicate = (!icmp_ln62)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i9 %add_ln65_1" [nn.cpp:65]   --->   Operation 52 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%layer1_weights_addr = getelementptr i12 %layer1_weights, i64 0, i64 %zext_ln65_2" [nn.cpp:65]   --->   Operation 53 'getelementptr' 'layer1_weights_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%layer1_weights_load = load i9 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 54 'load' 'layer1_weights_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 360> <ROM>
ST_3 : Operation 55 [1/1] (1.86ns)   --->   "%add_ln63 = add i5 %select_ln62, i5 1" [nn.cpp:63]   --->   Operation 55 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln63 = store i7 %add_ln62_2, i7 %indvar_flatten" [nn.cpp:63]   --->   Operation 56 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln63 = store i64 %select_ln62_1, i64 %i" [nn.cpp:63]   --->   Operation 57 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln63 = store i5 %add_ln63, i5 %j" [nn.cpp:63]   --->   Operation 58 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [nn.cpp:63]   --->   Operation 59 'br' 'br_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [nn.cpp:64]   --->   Operation 61 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [nn.cpp:63]   --->   Operation 62 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%layer1_weights_load = load i9 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 63 'load' 'layer1_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 360> <ROM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16_addr = getelementptr i12 %layer1_weight_tile_16, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 64 'getelementptr' 'layer1_weight_tile_16_addr' <Predicate = (select_ln62 == 16)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_16_addr" [nn.cpp:65]   --->   Operation 65 'store' 'store_ln65' <Predicate = (select_ln62 == 16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15_addr = getelementptr i12 %layer1_weight_tile_15, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 66 'getelementptr' 'layer1_weight_tile_15_addr' <Predicate = (select_ln62 == 15)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_15_addr" [nn.cpp:65]   --->   Operation 67 'store' 'store_ln65' <Predicate = (select_ln62 == 15)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14_addr = getelementptr i12 %layer1_weight_tile_14, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 68 'getelementptr' 'layer1_weight_tile_14_addr' <Predicate = (select_ln62 == 14)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_14_addr" [nn.cpp:65]   --->   Operation 69 'store' 'store_ln65' <Predicate = (select_ln62 == 14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13_addr = getelementptr i12 %layer1_weight_tile_13, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 70 'getelementptr' 'layer1_weight_tile_13_addr' <Predicate = (select_ln62 == 13)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_13_addr" [nn.cpp:65]   --->   Operation 71 'store' 'store_ln65' <Predicate = (select_ln62 == 13)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12_addr = getelementptr i12 %layer1_weight_tile_12, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 72 'getelementptr' 'layer1_weight_tile_12_addr' <Predicate = (select_ln62 == 12)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_12_addr" [nn.cpp:65]   --->   Operation 73 'store' 'store_ln65' <Predicate = (select_ln62 == 12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11_addr = getelementptr i12 %layer1_weight_tile_11, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 74 'getelementptr' 'layer1_weight_tile_11_addr' <Predicate = (select_ln62 == 11)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_11_addr" [nn.cpp:65]   --->   Operation 75 'store' 'store_ln65' <Predicate = (select_ln62 == 11)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10_addr = getelementptr i12 %layer1_weight_tile_10, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 76 'getelementptr' 'layer1_weight_tile_10_addr' <Predicate = (select_ln62 == 10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_10_addr" [nn.cpp:65]   --->   Operation 77 'store' 'store_ln65' <Predicate = (select_ln62 == 10)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9_addr = getelementptr i12 %layer1_weight_tile_9, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 78 'getelementptr' 'layer1_weight_tile_9_addr' <Predicate = (select_ln62 == 9)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_9_addr" [nn.cpp:65]   --->   Operation 79 'store' 'store_ln65' <Predicate = (select_ln62 == 9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8_addr = getelementptr i12 %layer1_weight_tile_8, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 80 'getelementptr' 'layer1_weight_tile_8_addr' <Predicate = (select_ln62 == 8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_8_addr" [nn.cpp:65]   --->   Operation 81 'store' 'store_ln65' <Predicate = (select_ln62 == 8)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7_addr = getelementptr i12 %layer1_weight_tile_7, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 82 'getelementptr' 'layer1_weight_tile_7_addr' <Predicate = (select_ln62 == 7)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_7_addr" [nn.cpp:65]   --->   Operation 83 'store' 'store_ln65' <Predicate = (select_ln62 == 7)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6_addr = getelementptr i12 %layer1_weight_tile_6, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 84 'getelementptr' 'layer1_weight_tile_6_addr' <Predicate = (select_ln62 == 6)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_6_addr" [nn.cpp:65]   --->   Operation 85 'store' 'store_ln65' <Predicate = (select_ln62 == 6)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5_addr = getelementptr i12 %layer1_weight_tile_5, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 86 'getelementptr' 'layer1_weight_tile_5_addr' <Predicate = (select_ln62 == 5)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_5_addr" [nn.cpp:65]   --->   Operation 87 'store' 'store_ln65' <Predicate = (select_ln62 == 5)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4_addr = getelementptr i12 %layer1_weight_tile_4, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 88 'getelementptr' 'layer1_weight_tile_4_addr' <Predicate = (select_ln62 == 4)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_4_addr" [nn.cpp:65]   --->   Operation 89 'store' 'store_ln65' <Predicate = (select_ln62 == 4)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i12 %layer1_weight_tile_3, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 90 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = (select_ln62 == 3)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_3_addr" [nn.cpp:65]   --->   Operation 91 'store' 'store_ln65' <Predicate = (select_ln62 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i12 %layer1_weight_tile_2, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 92 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (select_ln62 == 2)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_2_addr" [nn.cpp:65]   --->   Operation 93 'store' 'store_ln65' <Predicate = (select_ln62 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i12 %layer1_weight_tile_1, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 94 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (select_ln62 == 1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_1_addr" [nn.cpp:65]   --->   Operation 95 'store' 'store_ln65' <Predicate = (select_ln62 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i12 %layer1_weight_tile, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 96 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (select_ln62 == 0)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_addr" [nn.cpp:65]   --->   Operation 97 'store' 'store_ln65' <Predicate = (select_ln62 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17_addr = getelementptr i12 %layer1_weight_tile_17, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 98 'getelementptr' 'layer1_weight_tile_17_addr' <Predicate = (select_ln62 == 31) | (select_ln62 == 30) | (select_ln62 == 29) | (select_ln62 == 28) | (select_ln62 == 27) | (select_ln62 == 26) | (select_ln62 == 25) | (select_ln62 == 24) | (select_ln62 == 23) | (select_ln62 == 22) | (select_ln62 == 21) | (select_ln62 == 20) | (select_ln62 == 19) | (select_ln62 == 18) | (select_ln62 == 17)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.15ns)   --->   "%store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_17_addr" [nn.cpp:65]   --->   Operation 99 'store' 'store_ln65' <Predicate = (select_ln62 == 31) | (select_ln62 == 30) | (select_ln62 == 29) | (select_ln62 == 28) | (select_ln62 == 27) | (select_ln62 == 26) | (select_ln62 == 25) | (select_ln62 == 24) | (select_ln62 == 23) | (select_ln62 == 22) | (select_ln62 == 21) | (select_ln62 == 20) | (select_ln62 == 19) | (select_ln62 == 18) | (select_ln62 == 17)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 01110]
i                          (alloca           ) [ 01110]
indvar_flatten             (alloca           ) [ 01110]
tile_read                  (read             ) [ 00100]
store_ln0                  (store            ) [ 00000]
store_ln0                  (store            ) [ 00000]
store_ln0                  (store            ) [ 00000]
br_ln0                     (br               ) [ 00000]
indvar_flatten_load        (load             ) [ 00000]
icmp_ln62                  (icmp             ) [ 01110]
speclooptripcount_ln0      (speclooptripcount) [ 00000]
add_ln62_2                 (add              ) [ 01010]
br_ln62                    (br               ) [ 00000]
j_load                     (load             ) [ 00000]
i_load                     (load             ) [ 00000]
add_ln62                   (add              ) [ 00000]
icmp_ln63                  (icmp             ) [ 00000]
select_ln62                (select           ) [ 01111]
select_ln62_1              (select           ) [ 01111]
trunc_ln62                 (trunc            ) [ 00000]
add_ln62_1                 (add              ) [ 01010]
switch_ln65                (switch           ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
br_ln65                    (br               ) [ 00000]
tmp_7                      (bitconcatenate   ) [ 00000]
tmp_8                      (bitconcatenate   ) [ 00000]
zext_ln65                  (zext             ) [ 00000]
add_ln65                   (add              ) [ 00000]
zext_ln65_1                (zext             ) [ 00000]
add_ln65_1                 (add              ) [ 00000]
zext_ln65_2                (zext             ) [ 00000]
layer1_weights_addr        (getelementptr    ) [ 00101]
add_ln63                   (add              ) [ 00000]
store_ln63                 (store            ) [ 00000]
store_ln63                 (store            ) [ 00000]
store_ln63                 (store            ) [ 00000]
br_ln63                    (br               ) [ 00000]
specloopname_ln0           (specloopname     ) [ 00000]
specpipeline_ln64          (specpipeline     ) [ 00000]
specloopname_ln63          (specloopname     ) [ 00000]
layer1_weights_load        (load             ) [ 00000]
layer1_weight_tile_16_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_15_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_14_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_13_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_12_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_11_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_10_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_9_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_8_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_7_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_6_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_5_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_4_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_3_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_2_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_1_addr  (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_addr    (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
layer1_weight_tile_17_addr (getelementptr    ) [ 00000]
store_ln65                 (store            ) [ 00000]
ret_ln0                    (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_weight_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_weight_tile_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_weight_tile_16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_weight_tile_15">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weight_tile_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_weight_tile_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weight_tile_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weight_tile_11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weight_tile_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer1_weight_tile_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_weight_tile_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer1_weight_tile_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer1_weight_tile_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer1_weight_tile_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer1_weight_tile_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer1_weight_tile_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer1_weight_tile_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer1_weight_tile_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer1_weights">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="j_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tile_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer1_weights_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="layer1_weight_tile_16_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="2"/>
<pin id="151" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_16_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln65_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="layer1_weight_tile_15_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="64" slack="2"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_15_addr/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln65_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="12" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="layer1_weight_tile_14_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="64" slack="2"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_14_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln65_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="layer1_weight_tile_13_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="2"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_13_addr/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln65_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="12" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="layer1_weight_tile_12_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="2"/>
<pin id="207" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_12_addr/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln65_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="layer1_weight_tile_11_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="2"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_11_addr/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln65_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="12" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="layer1_weight_tile_10_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="2"/>
<pin id="235" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_10_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln65_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="12" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="layer1_weight_tile_9_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="64" slack="2"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_9_addr/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln65_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="layer1_weight_tile_8_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="64" slack="2"/>
<pin id="263" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_8_addr/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln65_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="layer1_weight_tile_7_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="64" slack="2"/>
<pin id="277" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_7_addr/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln65_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="layer1_weight_tile_6_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="64" slack="2"/>
<pin id="291" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_6_addr/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln65_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="layer1_weight_tile_5_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="64" slack="2"/>
<pin id="305" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_5_addr/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln65_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="layer1_weight_tile_4_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="64" slack="2"/>
<pin id="319" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_4_addr/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln65_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="12" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="layer1_weight_tile_3_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="64" slack="2"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_3_addr/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln65_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="layer1_weight_tile_2_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="64" slack="2"/>
<pin id="347" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_2_addr/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln65_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="12" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="layer1_weight_tile_1_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="64" slack="2"/>
<pin id="361" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_1_addr/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln65_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="0"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="layer1_weight_tile_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="64" slack="2"/>
<pin id="375" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_addr/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln65_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="layer1_weight_tile_17_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="64" slack="2"/>
<pin id="389" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_17_addr/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln65_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln0_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln0_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln0_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="indvar_flatten_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln62_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="7" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln62_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="j_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="i_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln62_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln63_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln62_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln62_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln62_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln62_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="1"/>
<pin id="470" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="1"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_8_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="1"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln65_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln65_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="6" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln65_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln65_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln65_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln63_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln63_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="1"/>
<pin id="517" dir="0" index="1" bw="7" slack="2"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln63_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="0" index="1" bw="64" slack="2"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln63_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="2"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="542" class="1005" name="indvar_flatten_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="549" class="1005" name="tile_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="1"/>
<pin id="551" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tile_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln62_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="558" class="1005" name="add_ln62_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="1"/>
<pin id="560" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="select_ln62_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62 "/>
</bind>
</comp>

<comp id="569" class="1005" name="select_ln62_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln62_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="1"/>
<pin id="594" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="layer1_weights_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="1"/>
<pin id="600" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="141" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="141" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="141" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="141" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="141" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="141" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="141" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="141" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="141" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="141" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="141" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="141" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="141" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="141" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="141" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="0" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="141" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="4" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="141" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="414" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="429" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="60" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="429" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="441" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="435" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="432" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="94" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="96" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="98" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="100" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="472" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="514"><net_src comp="62" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="527"><net_src comp="510" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="116" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="538"><net_src comp="120" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="545"><net_src comp="124" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="552"><net_src comp="128" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="557"><net_src comp="417" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="423" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="566"><net_src comp="447" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="572"><net_src comp="455" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="580"><net_src comp="569" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="581"><net_src comp="569" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="582"><net_src comp="569" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="583"><net_src comp="569" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="584"><net_src comp="569" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="585"><net_src comp="569" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="586"><net_src comp="569" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="587"><net_src comp="569" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="588"><net_src comp="569" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="589"><net_src comp="569" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="590"><net_src comp="569" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="591"><net_src comp="569" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="595"><net_src comp="467" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="601"><net_src comp="134" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_weight_tile | {4 }
	Port: layer1_weight_tile_17 | {4 }
	Port: layer1_weight_tile_16 | {4 }
	Port: layer1_weight_tile_15 | {4 }
	Port: layer1_weight_tile_14 | {4 }
	Port: layer1_weight_tile_13 | {4 }
	Port: layer1_weight_tile_12 | {4 }
	Port: layer1_weight_tile_11 | {4 }
	Port: layer1_weight_tile_10 | {4 }
	Port: layer1_weight_tile_9 | {4 }
	Port: layer1_weight_tile_8 | {4 }
	Port: layer1_weight_tile_7 | {4 }
	Port: layer1_weight_tile_6 | {4 }
	Port: layer1_weight_tile_5 | {4 }
	Port: layer1_weight_tile_4 | {4 }
	Port: layer1_weight_tile_3 | {4 }
	Port: layer1_weight_tile_2 | {4 }
	Port: layer1_weight_tile_1 | {4 }
	Port: layer1_weights | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 : tile | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 : layer1_weights | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln62 : 1
		add_ln62_2 : 1
		br_ln62 : 2
		add_ln62 : 1
		icmp_ln63 : 1
		select_ln62 : 2
		select_ln62_1 : 2
		trunc_ln62 : 3
		add_ln62_1 : 4
		switch_ln65 : 3
	State 3
		zext_ln65 : 1
		add_ln65 : 2
		add_ln65_1 : 3
		zext_ln65_2 : 4
		layer1_weights_addr : 5
		layer1_weights_load : 6
		store_ln63 : 1
	State 4
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln62_2_fu_423   |    0    |    14   |
|          |    add_ln62_fu_435    |    0    |    71   |
|    add   |   add_ln62_1_fu_467   |    0    |    13   |
|          |    add_ln65_fu_490    |    0    |    9    |
|          |   add_ln65_1_fu_499   |    0    |    9    |
|          |    add_ln63_fu_510    |    0    |    13   |
|----------|-----------------------|---------|---------|
|  select  |   select_ln62_fu_447  |    0    |    5    |
|          |  select_ln62_1_fu_455 |    0    |    64   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln62_fu_417   |    0    |    14   |
|          |    icmp_ln63_fu_441   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   read   | tile_read_read_fu_128 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln62_fu_463   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_7_fu_472     |    0    |    0    |
|          |      tmp_8_fu_479     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln65_fu_486   |    0    |    0    |
|   zext   |   zext_ln65_1_fu_496  |    0    |    0    |
|          |   zext_ln65_2_fu_505  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   225   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln62_1_reg_592    |    5   |
|     add_ln62_2_reg_558    |    7   |
|         i_reg_535         |   64   |
|     icmp_ln62_reg_554     |    1   |
|   indvar_flatten_reg_542  |    7   |
|         j_reg_528         |    5   |
|layer1_weights_addr_reg_598|    9   |
|   select_ln62_1_reg_569   |   64   |
|    select_ln62_reg_563    |    5   |
|     tile_read_reg_549     |    5   |
+---------------------------+--------+
|           Total           |   172  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||   1.61  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   225  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   172  |   234  |
+-----------+--------+--------+--------+
