Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Feb  5 10:39:38 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[46]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[46]:D
  Delay (ns):              0.166
  Slack (ns):              0.022
  Arrival (ns):            3.794
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[9]:D
  Delay (ns):              0.169
  Slack (ns):              0.027
  Arrival (ns):            7.993
  Required (ns):           7.966
  Operating Conditions: fast_hv_lt

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0]:D
  Delay (ns):              0.179
  Slack (ns):              0.027
  Arrival (ns):            3.778
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[65]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[65]:D
  Delay (ns):              0.180
  Slack (ns):              0.036
  Arrival (ns):            3.808
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 5
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[36]:D
  Delay (ns):              0.185
  Slack (ns):              0.037
  Arrival (ns):            8.033
  Required (ns):           7.996
  Operating Conditions: fast_hv_lt

Path 6
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37]:D
  Delay (ns):              0.184
  Slack (ns):              0.038
  Arrival (ns):            8.033
  Required (ns):           7.995
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[62]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[62]:D
  Delay (ns):              0.183
  Slack (ns):              0.039
  Arrival (ns):            3.811
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[43]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[43]:D
  Delay (ns):              0.183
  Slack (ns):              0.040
  Arrival (ns):            3.783
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[42]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[42]:D
  Delay (ns):              0.183
  Slack (ns):              0.040
  Arrival (ns):            3.783
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[43]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[43]:D
  Delay (ns):              0.186
  Slack (ns):              0.042
  Arrival (ns):            3.814
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[15]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[15]:D
  Delay (ns):              0.181
  Slack (ns):              0.042
  Arrival (ns):            3.773
  Required (ns):           3.731
  Operating Conditions: fast_hv_lt

Path 12
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[32]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[32]:D
  Delay (ns):              0.188
  Slack (ns):              0.042
  Arrival (ns):            8.037
  Required (ns):           7.995
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[41]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[41]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.815
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[45]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[45]:D
  Delay (ns):              0.186
  Slack (ns):              0.043
  Arrival (ns):            3.786
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 15
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[33]:D
  Delay (ns):              0.189
  Slack (ns):              0.043
  Arrival (ns):            8.038
  Required (ns):           7.995
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[40]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[40]:D
  Delay (ns):              0.188
  Slack (ns):              0.044
  Arrival (ns):            3.816
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[7]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[7]:D
  Delay (ns):              0.185
  Slack (ns):              0.044
  Arrival (ns):            3.810
  Required (ns):           3.766
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[44]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[44]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            3.787
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[37]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[37]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            3.787
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 20
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35]:D
  Delay (ns):              0.192
  Slack (ns):              0.044
  Arrival (ns):            8.040
  Required (ns):           7.996
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[11]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            8.011
  Required (ns):           7.966
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[40]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[40]:D
  Delay (ns):              0.188
  Slack (ns):              0.045
  Arrival (ns):            3.788
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 23
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[2]:D
  Delay (ns):              0.190
  Slack (ns):              0.045
  Arrival (ns):            8.012
  Required (ns):           7.967
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/gen_dc_level.wr_addr[9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/din_gray_r[9]:D
  Delay (ns):              0.194
  Slack (ns):              0.046
  Arrival (ns):            3.811
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_207/MSC_i_208/fifo_rd_valid:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_207/MSC_i_208/gen_reg.rd_valid:D
  Delay (ns):              0.192
  Slack (ns):              0.050
  Arrival (ns):            3.779
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[143]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[143]:D
  Delay (ns):              0.191
  Slack (ns):              0.053
  Arrival (ns):            8.028
  Required (ns):           7.975
  Operating Conditions: fast_hv_lt

Path 27
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[4]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[4]:D
  Delay (ns):              0.206
  Slack (ns):              0.057
  Arrival (ns):            8.046
  Required (ns):           7.989
  Operating Conditions: fast_hv_lt

Path 28
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[2]:D
  Delay (ns):              0.197
  Slack (ns):              0.058
  Arrival (ns):            3.910
  Required (ns):           3.852
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[14]:SLn
  Delay (ns):              0.198
  Slack (ns):              0.059
  Arrival (ns):            8.024
  Required (ns):           7.965
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[10]:SLn
  Delay (ns):              0.198
  Slack (ns):              0.059
  Arrival (ns):            8.024
  Required (ns):           7.965
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[6]:SLn
  Delay (ns):              0.199
  Slack (ns):              0.060
  Arrival (ns):            8.025
  Required (ns):           7.965
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[12]:SLn
  Delay (ns):              0.199
  Slack (ns):              0.060
  Arrival (ns):            8.025
  Required (ns):           7.965
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[4]:SLn
  Delay (ns):              0.200
  Slack (ns):              0.061
  Arrival (ns):            8.026
  Required (ns):           7.965
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[2]:SLn
  Delay (ns):              0.200
  Slack (ns):              0.061
  Arrival (ns):            8.026
  Required (ns):           7.965
  Operating Conditions: fast_hv_lt

Path 35
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/holdDat[59]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat[59]:D
  Delay (ns):              0.211
  Slack (ns):              0.061
  Arrival (ns):            8.047
  Required (ns):           7.986
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            7.947
  Required (ns):           7.885
  Operating Conditions: fast_hv_lt

Path 37
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[54]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[64]:D
  Delay (ns):              0.168
  Slack (ns):              0.062
  Arrival (ns):            8.028
  Required (ns):           7.966
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.958
  Required (ns):           7.895
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.961
  Required (ns):           7.898
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.962
  Required (ns):           7.899
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p0_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.955
  Required (ns):           7.892
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.948
  Required (ns):           7.885
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[79]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[79]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.964
  Required (ns):           7.901
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_odt_p3_r1[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.753
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][19]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][20]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.735
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.735
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.755
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.753
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[14]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.726
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 50
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[33]:D
  Delay (ns):              0.209
  Slack (ns):              0.063
  Arrival (ns):            8.058
  Required (ns):           7.995
  Operating Conditions: fast_hv_lt

Path 51
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[32]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.945
  Required (ns):           7.882
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.950
  Required (ns):           7.886
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.956
  Required (ns):           7.892
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_482/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][238]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.969
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[5].data_shifter[5][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[4].data_shifter[4][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.956
  Required (ns):           7.892
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[11].data_shifter[11][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[10].data_shifter[10][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.969
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[34]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[34]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.974
  Required (ns):           7.910
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[76]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[76]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.961
  Required (ns):           7.897
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[9]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.952
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_332/MSC_i_333/MSC_i_335/din_gray_r[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_332/MSC_i_333/MSC_i_335/MSC_i_337/MSC_i_341/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.970
  Required (ns):           7.906
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.969
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[31]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[31]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.970
  Required (ns):           7.906
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p0_po_r1[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.721
  Required (ns):           3.657
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[38]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[38]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.727
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[19]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[19]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.719
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_56/din_gray_r[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_56/MSC_i_57/MSC_i_58/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.736
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[30]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][6]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.962
  Required (ns):           7.898
  Operating Conditions: fast_hv_lt

Path 68
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[45]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.945
  Required (ns):           7.881
  Operating Conditions: fast_hv_lt

Path 69
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.954
  Required (ns):           7.890
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_392/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][211]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.980
  Required (ns):           7.915
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[23].data_shifter[23][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[22].data_shifter[22][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.983
  Required (ns):           7.918
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.954
  Required (ns):           7.889
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[13].data_shifter[13][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.949
  Required (ns):           7.884
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[53]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.961
  Required (ns):           7.896
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[27]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[27]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.971
  Required (ns):           7.906
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_158/MSC_i_159/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_158/MSC_i_159/s1:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.748
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[26]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.771
  Required (ns):           3.706
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_en_early_r1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_en_early_delay_0:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.745
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[62]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[30]:D
  Delay (ns):              0.169
  Slack (ns):              0.065
  Arrival (ns):            3.794
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[25]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[25]:D
  Delay (ns):              0.170
  Slack (ns):              0.065
  Arrival (ns):            3.797
  Required (ns):           3.732
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[10]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[10]:D
  Delay (ns):              0.170
  Slack (ns):              0.065
  Arrival (ns):            3.797
  Required (ns):           3.732
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[25].data_shifter[25][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[24].data_shifter[24][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.984
  Required (ns):           7.918
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/l_req_tag_int[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[65]:D
  Delay (ns):              0.208
  Slack (ns):              0.066
  Arrival (ns):            8.050
  Required (ns):           7.984
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[20]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.964
  Required (ns):           7.898
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][12]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][13]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.737
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_0_[107]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[107]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.721
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[44]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[12]:D
  Delay (ns):              0.170
  Slack (ns):              0.066
  Arrival (ns):            3.797
  Required (ns):           3.731
  Operating Conditions: fast_hv_lt

Path 88
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[1]:D
  Delay (ns):              0.216
  Slack (ns):              0.066
  Arrival (ns):            3.839
  Required (ns):           3.773
  Operating Conditions: fast_hv_lt

Path 89
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[41]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[7]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.971
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_odt_p3_r1[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.757
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[8]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.765
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[114]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.768
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[13]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[13]:D
  Delay (ns):              0.211
  Slack (ns):              0.067
  Arrival (ns):            3.839
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.728
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[29]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[29]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.731
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.753
  Required (ns):           3.686
  Operating Conditions: fast_hv_lt

Path 97
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[25]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[25]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.975
  Required (ns):           7.908
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[6]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][6]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.959
  Required (ns):           7.892
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[37]:D
  Delay (ns):              0.213
  Slack (ns):              0.067
  Arrival (ns):            8.062
  Required (ns):           7.995
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.948
  Required (ns):           7.881
  Operating Conditions: fast_hv_lt

