#ifndef CYGONCE_PKGCONF_DEVS_ETH_MIPS_MIPS32_NT96650_H
#define CYGONCE_PKGCONF_DEVS_ETH_MIPS_MIPS32_NT96650_H
/*
 * File <pkgconf/devs_eth_mips_mips32_nt96650.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGINT_DEVS_ETH_AMD_PCNET_REQUIRED 3
#define CYGINT_DEVS_ETH_AMD_PCNET_REQUIRED_3
#define CYGPKG_DEVS_ETH_MIPS_MIPS32_NT96650_ETH0 1
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH0_RX_RING_SIZE 4
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH0_RX_RING_SIZE_4
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH0_TX_RING_SIZE 16
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH0_TX_RING_SIZE_16
#define CYGDAT_DEVS_ETH_MIPS_MIPS32_NT96650_ETH0_NAME "eth0"
#define CYGPKG_DEVS_ETH_MIPS_MIPS32_NT96650_ETH1 1
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH1_RX_RING_SIZE 4
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH1_RX_RING_SIZE_4
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH1_TX_RING_SIZE 16
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_ETH1_TX_RING_SIZE_16
#define CYGDAT_DEVS_ETH_MIPS_MIPS32_NT96650_ETH1_NAME "eth1"
#define CYGPKG_DEVS_ETH_MIPS_MIPS32_NT96650_WLAN0 1
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_WLAN0_RX_RING_SIZE 4
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_WLAN0_RX_RING_SIZE_4
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_WLAN0_TX_RING_SIZE 16
#define CYGNUM_DEVS_ETH_MIPS_MIPS32_NT96650_WLAN0_TX_RING_SIZE_16
#define CYGDAT_DEVS_ETH_MIPS_MIPS32_NT96650_WLAN0_NAME "wlan0"

#endif
