\doxysection{C\+:/\+Users/\+Administrator/\+Desktop/\+STM32\+L4\+XX-\/\+Drivers/inc/tim.h File Reference}
\hypertarget{tim_8h}{}\label{tim_8h}\index{C:/Users/Administrator/Desktop/STM32L4XX-\/Drivers/inc/tim.h@{C:/Users/Administrator/Desktop/STM32L4XX-\/Drivers/inc/tim.h}}
{\ttfamily \#include "{}common.\+h"{}}\newline
{\ttfamily \#include "{}clock.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} \{ \newline
\mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629aa058f5f936744da064a81af7df925c92}{TIM\+\_\+\+TIM1}} = 11
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629a5807ac86b40c78f6b47df62191b7abcc}{TIM\+\_\+\+TIM2}} = 0
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629a66e8161e3d14c5ed07f702f1dbdb6c8e}{TIM\+\_\+\+TIM3}} = 1
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629aeaf4d47a1aa1902c3771b7bca6a76e74}{TIM\+\_\+\+TIM4}} = 2
, \newline
\mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629ac20fe35b963078bab3648eb2fdab80af}{TIM\+\_\+\+TIM5}} = 3
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629a3d45a91bc8a9a86b6fce37cd36bd0f5d}{TIM\+\_\+\+TIM6}} = 4
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629ad57c318b3fa8e9fe76bb1d294fe7f661}{TIM\+\_\+\+TIM7}} = 5
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629af19e5251b29a2f329b53e0b4fb07b87f}{TIM\+\_\+\+TIM8}} = 13
, \newline
\mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629a2adfbe01b4734afcb0e5f2286a3dada1}{TIM\+\_\+\+TIM15}} = 16
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629afc85b8ba2ee6c08f0bb06fb35bc0d0fa}{TIM\+\_\+\+TIM16}} = 17
, \mbox{\hyperlink{group___t_i_m_gga5b31ce769abb7de5285cb952034a6629a8e199fe85c08a58bd64d2eb221290ba2}{TIM\+\_\+\+TIM17}} = 18
 \}
\begin{DoxyCompactList}\small\item\em Enum representing different timers on the chip. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \{ \mbox{\hyperlink{group___t_i_m_ggaa7bb33976f8d2b8535cb20917287e529aa1b7f249f72c16e5134db3932bbef8cf}{TIM\+\_\+\+OK}} = 0
, \mbox{\hyperlink{group___t_i_m_ggaa7bb33976f8d2b8535cb20917287e529ac19c9a6545be99db540565b880f5a3b5}{TIM\+\_\+\+INVALID\+\_\+\+ARGS}} = 1
, \mbox{\hyperlink{group___t_i_m_ggaa7bb33976f8d2b8535cb20917287e529a102d9931bb3bd470780477491454a9b7}{TIM\+\_\+\+ERROR}} = 2
 \}
\begin{DoxyCompactList}\small\item\em Enum representing different function return statuses. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{group___t_i_m_ga7e436dcd8d1f9df35649297fc25de9c9}{TIM\+\_\+enable\+Peripheral\+Clk}} (\mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Enable the peripheral clock for a timer by changing the bit on the APB1\+ENR or APB2\+ENR registers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{group___t_i_m_ga51fa45a8ad8271045073f95c61a75574}{TIM\+\_\+disable\+Peripheral\+Clk}} (\mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Disable the peripheral clock for a timer by changing the bit on the APB1\+ENR or APB2\+ENR registers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{group___t_i_m_ga3ecfed8e3ce677c6f663d0dbec8219c4}{TIM\+\_\+config}} (\mbox{\hyperlink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef}} \texorpdfstring{$\ast$}{*}config)
\begin{DoxyCompactList}\small\item\em Configure a timer with desired config parameters. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{group___t_i_m_ga9b79b449a6bad1fdcd3553cb8ad1787c}{TIM\+\_\+start\+Timer}} (\mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Starts the timer by setting the CEN bit in the TIMx\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{group___t_i_m_ga469e7c7abf13151452b4280eed1c7f24}{TIM\+\_\+stop\+Timer}} (\mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Stops the timer by setting the CEN bit in the TIMx\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___t_i_m_ga9aefba36c49823c04220ebffd9426f81}{TIM\+\_\+has\+Updated}} (\mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer, uint8\+\_\+t reset\+\_\+flag)
\begin{DoxyCompactList}\small\item\em Checks the update interrupt flag (UIF) in the TIMx\+\_\+\+SR register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m_gaa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{group___t_i_m_ga678b5813bb7929232e9346038a6c756d}{TIM\+\_\+reset\+Event\+Flag}} (\mbox{\hyperlink{group___t_i_m_ga5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Resets the UIF flag in the TIMx\+\_\+\+SR register. \end{DoxyCompactList}\end{DoxyCompactItemize}
