<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN""http://www.w3.org/TR/html4/loose.dtd">
<HTML
><HEAD
><TITLE
>Low Level System Information</TITLE
><META
NAME="GENERATOR"
CONTENT="Modular DocBook HTML Stylesheet Version 1.79"><LINK
REL="HOME"
TITLE="64-bit PowerPC ELF Application Binary Interface Supplement 1.9"
HREF="index.html"><LINK
REL="PREVIOUS"
TITLE="Software Installation"
HREF="c130.html"><LINK
REL="NEXT"
TITLE="Function Calling Sequence"
HREF="x324.html"></HEAD
><BODY
CLASS="CHAPTER"
BGCOLOR="#FFFFFF"
TEXT="#000000"
LINK="#0000FF"
VLINK="#840084"
ALINK="#0000FF"
><DIV
CLASS="NAVHEADER"
><TABLE
SUMMARY="Header navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TH
COLSPAN="3"
ALIGN="center"
>64-bit PowerPC ELF Application Binary Interface Supplement 1.9</TH
></TR
><TR
><TD
WIDTH="10%"
ALIGN="left"
VALIGN="bottom"
><A
HREF="c130.html"
ACCESSKEY="P"
>Prev</A
></TD
><TD
WIDTH="80%"
ALIGN="center"
VALIGN="bottom"
></TD
><TD
WIDTH="10%"
ALIGN="right"
VALIGN="bottom"
><A
HREF="x324.html"
ACCESSKEY="N"
>Next</A
></TD
></TR
></TABLE
><HR
ALIGN="LEFT"
WIDTH="100%"></DIV
><DIV
CLASS="CHAPTER"
><H1
><A
NAME="LOW-LEVEL"
></A
>Chapter 3. Low Level System Information</H1
><P
></P
><DIV
CLASS="SECT1"
><H1
CLASS="SECT1"
><A
NAME="MACHINE"
>3.1. Machine Interface</A
></H1
><P
></P
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="PROCESSOR"
>3.1.1. Processor Architecture</A
></H2
><P
><I
CLASS="CITETITLE"
>The PowerPC Architecture: A Specification for A New Family of RISC Processors
			</I
> defines the 64-bit PowerPC Architecture.  Programs intended to execute directly on the 
			processor use the 64-bit PowerPC instruction set, and the instruction encodings and semantics of the 
			architecture.
			</P
><P
>An application program can assume that all instructions defined by the architecture that are neither 
			privileged nor optional exist and work as documented.  However, the "Fixed-Point Move Assist" 
			instructions are not available in little-endian implementations.  In little-endian mode, these instructions 
			always cause alignment exceptions in the 64-bit PowerPC Architecture; in big-endian mode they are 
			usually slower than a sequence of other instructions that have the same effect.
			</P
><P
>To be ABI-conforming, the processor must implement the instructions of the architecture, perform the 
			 specified operations, and produce the expected results.  The ABI neither places performance constraints 
			on systems nor specifies what instructions must be implemented in hardware.  A software emulation of the 
			architecture could conform to the ABI.
			</P
><P
>Some processors might support the optional instructions in the 64-bit PowerPC Architecture, or 
			additional non-64-bit-PowerPC instructions or capabilities.  Programs that use those instructions or 
			capabilities do not conform to the 64-bit PowerPC ABI; executing them on machines without the additional 
			capabilities gives undefined behavior.
			</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="DATA-REP"
>3.1.2. Data Representation</A
></H2
><P
></P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="BYTEORDER"
>3.1.3. Byte Ordering</A
></H2
><P
>The architecture defines an 8-bit byte, a 16-bit halfword, a 32-bit word, a 64-bit doubleword, and a 
			128-bit quadword.  Byte ordering defines how the bytes that make up halfwords, words, doublewords, and 
			quadwords are ordered in memory.  Most significant byte (MSB) byte ordering, or "big-endian" as it is 
			sometimes called, means that the most significant byte is located in the lowest addressed byte position 
			in a storage unit (byte 0).  Least significant byte (LSB) byte ordering, or "little-endian" as it is sometimes 
			called, means that the least significant byte is located in the lowest addressed byte position in a storage 
			unit (byte 0).
			</P
><P
>The 64-bit PowerPC processor family supports either big-endian or little-endian byte ordering.  This 
			specification defines two ABIs, one for each type of byte ordering.  An implementation must state which 
			type of byte ordering it supports. The following figures illustrate the conventions for bit and byte numbering 
			within various width storage units.  These conventions apply to both integer data and floating-point data, 
			where the most significant byte of a floating-point value holds the sign and at least the start of the exponent.
  			The figures show little-endian byte numbers in the upper right corners, big-endian byte numbers in the 
			upper left corners, and bit numbers in the lower corners.
			</P
><DIV
CLASS="NOTE"
><P
></P
><TABLE
CLASS="NOTE"
WIDTH="100%"
BORDER="0"
><TR
><TD
WIDTH="25"
ALIGN="CENTER"
VALIGN="TOP"
><IMG
SRC="../images/note.gif"
HSPACE="5"
ALT="Note"></TD
><TH
ALIGN="LEFT"
VALIGN="MIDDLE"
><B
>Note</B
></TH
></TR
><TR
><TD
>&nbsp;</TD
><TD
ALIGN="LEFT"
VALIGN="TOP"
><P
>In the 64-bit PowerPC Architecture documentation, the bits in a word are 
					numbered from left to right (MSB to LSB), and figures usually show only the big-endian 
					byte order.</P
></TD
></TR
></TABLE
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN158"
></A
><P
><B
>Figure 3-1. Bit and Byte Numbering in Halfwords</B
></P
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/1.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN163"
></A
><P
><B
>Figure 3-2. Bit and Byte Numbering in Words</B
></P
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/2.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN168"
></A
><P
><B
>Figure 3-3. Bit and Byte Numbering in Doublewords</B
></P
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/3.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN173"
></A
><P
><B
>Figure 3-4. Bit and Byte Numbering in Quadwords</B
></P
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/4.png"></P
></DIV
></DIV
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="FUND-TYPE"
>3.1.4. Fundamental Types</A
></H2
><P
>The following table shows how ANSI C scalar types correspond to those of the 64-bit PowerPC 
			processor. For all types, a NULL pointer has the value zero.  The alignment column specifies the required 
			alignment of a field of the given type within a struct. Variables may 
			be more strictly aligned than is shown in the table, but fields in a struct must follow the alignment 
			specified in order to ensure consistent struct mapping.
			</P
><PRE
CLASS="SCREEN"
>Type         ANSI C          sizeof    Alignment    PowerPC
-------------------------------------------------------------------------
boolean      _bool           1         byte         unsigned byte
-------------------------------------------------------------------------
Character    char            1         byte         unsigned byte
             unsigned char
             ------------------------------------------------------------
             signed char     1         byte         signed byte
             ------------------------------------------------------------
             short           2         halfword     signed halfword
             signed short
             ------------------------------------------------------------
             unsigned short  2         halfword     unsigned halfword
-------------------------------------------------------------------------
Integral     int             4         word         signed word
             signed int
             enum
             ------------------------------------------------------------
             unsigned int    4         word         unsigned word
             ------------------------------------------------------------
             long int        8         doubleword   signed doubleword
             signed long
             long long
             ------------------------------------------------------------
             unsigned long   8         doubleword   unsigned doubleword
             unsigned long long
             ------------------------------------------------------------
             __int128_t     16         quadword     signed quadword
             ------------------------------------------------------------
             __uint128_t    16         quadword     unsigned quadword
-------------------------------------------------------------------------
Pointer      any *           8         doubleword   unsigned doubleword
             any (*) ()
-------------------------------------------------------------------------
Floating     float           4         word         single precision
             ------------------------------------------------------------
             double          8         doubleword   double precision
             ------------------------------------------------------------
             long double     16        quadword     extended precision
-------------------------------------------------------------------------
vector       16*char         16        quadword     vector of signed bytes
             ------------------------------------------------------------
             16*unsigned     16        quadword     vector of unsigned
             char                                   bytes
             ------------------------------------------------------------
             8*short         16        quadword     vector of signed
                                                    halfwords
             ------------------------------------------------------------
             8*unsigned      16        quadword     vector of unsigned
             short                                  halfwords
             ------------------------------------------------------------
             4*int           16        quadword     vector of signed
                                                    words
             ------------------------------------------------------------
             4*unsigned int  16        quadword     vector of unsigned
                                                    words
             ------------------------------------------------------------
             4*float         16        quadword     vector of floats


				</PRE
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="PREC"
>3.1.5. Extended Precision</A
></H2
><P
>"Extended precision" is the IBM <SPAN
CLASS="TRADEMARK"
>AIX</SPAN
>&reg; 128-bit long double 
			format composed of two  double-precision numbers with different magnitudes that do not overlap.  The 
			high-order double-precision value (the one that comes first in storage) must have the larger magnitude. The value of the extended-precision number is the sum of the two double-precision values.  
			</P
><P
></P
><UL
><LI
><P
>				 Extended precision provides the same range of double
				 precision (about 10**(-308) to 10**308) but more precision (a
				 variable amount, about 31 decimal digits or more).
		  </P
></LI
><LI
><P
>			  As the absolute value of the magnitude decreases (near the
				denormal range), the precision available in the low-order
				double also decreases.
			 </P
></LI
><LI
><P
>         When the value represented is in the denormal range, this
				 representation provides no more precision than 64-bit
				 (double) floating point.
			 </P
></LI
><LI
><P
>				 The actual number of bits of precision can vary.  If the
				 low-order part is much less then 1 ULP of the high-order
				 part, significant bits (either all 0's or all 1's) are
				 implied between the significands of high-order and low-order
				 numbers.  Some algorithms that rely on having a fixed number
				 of bits in the significand can fail when using "Extended
				 precision".
			 </P
></LI
></UL
><P
>			This "Extended precision" differs from the IEEE 754 Standard in
			the following ways:
			</P
><P
></P
><UL
><LI
><P
>			The software support is restricted to round-to-nearest mode.
			Programs that use extended precision must ensure that this
			rounding mode is in effect when extended-precision calculations
			are performed.
			</P
></LI
><LI
><P
>			Does not fully support the IEEE special numbers NaN and INF.
			These values are encoded in the high-order double value only.
			The low-order value is not significant.
			</P
></LI
><LI
><P
>			Does not support the IEEE status flags for overflow, underflow,
      and other conditions.  These flag have no meaning in this format.
			</P
></LI
></UL
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AGG-UNION"
>3.1.6. Aggregates and Unions</A
></H2
><P
>Aggregates (structures and arrays) and unions assume the alignment of their most strictly aligned 
			component, that is, the component with the largest alignment.  The size of any object, including aggregates 
			and unions, is always a multiple of the alignment of the object.  An array uses the same alignment as its 
			elements.  Structure and union objects may require padding to meet size and alignment constraints:
			</P
><P
></P
><UL
><LI
><P
>An entire structure or union object is aligned on the same 
					boundary   as its most strictly aligned member.</P
></LI
><LI
><P
>Each member is assigned to the lowest available offset with the appropriate 
					alignment. This may require internal padding, depending on the previous member.
					</P
></LI
><LI
><P
>If necessary, a structure's size is increased to make it a multiple of the 
					structure's alignment.  This may require tail padding, depending on the last member.
					</P
></LI
></UL
><P
>In the following examples, members' byte offsets for little-endian implementations appear in the upper 
			 right corners; offsets for big-endian implementations in the upper left corners.
			</P
><DIV
CLASS="FIGURE"
><A
NAME="AEN214"
></A
><P
><B
>Figure 3-5. Structure Smaller Than a Word</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
   char c;
};</PRE
><PRE
CLASS="SYNOPSIS"
>byte aligned, sizeof is 1</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/5.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN221"
></A
><P
><B
>Figure 3-6. No Padding</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  char  d;
  short s;
  int   n;
};
					</PRE
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 8</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/6.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN228"
></A
><P
><B
>Figure 3-7. Internal Padding</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  short s;
};</PRE
><PRE
CLASS="SYNOPSIS"
>halfword aligned, sizeof is 4</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/7.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN235"
></A
><P
><B
>Figure 3-8. Internal and Tail Padding</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
 char   c;
 double d;
 short  s;
};
						</PRE
><PRE
CLASS="SYNOPSIS"
>doubleword aligned, sizeof is 24</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/8.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN242"
></A
><P
><B
>Figure 3-9. Union Allocation</B
></P
><PRE
CLASS="PROGRAMLISTING"
>union {
  char  c;
  short s;
  int   j;
};</PRE
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 4</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/9.png"></P
></DIV
></DIV
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="BITFIELD"
>3.1.7. Bit-fields</A
></H2
><P
>C struct and union definitions may have "bit-fields," defining integral objects with a specified 
			number of bits.
			</P
><P
>In the following table, a signed range goes from  - (2<SUP
>(w - 1)</SUP
>) to 
			(2<SUP
>(w - 1)</SUP
>) - 1 and an unsigned range goes from 0 to 
			(2<SUP
>w</SUP
>) - 1.</P
><PRE
CLASS="SCREEN"
>Bit-field type        Width (w)          Range
-------------------------------------------------
signed char           1 to 8             signed
char                                     unsigned
unsigned char                            unsigned
-------------------------------------------------
signed short          1 to 16            signed
short                                    signed
unsigned short                           unsigned
-------------------------------------------------
signed int            1 to 32            signed
int                                      signed
unsigned int                             unsigned
enum                                     unsigned
-------------------------------------------------
signed long           1 to 64            signed
long                                     signed
unsigned long                            unsigned</PRE
><P
>"Plain" bit-fields (that is, those neither signed nor unsigned) may have either positive or negative 
			values, except in the case of plain char, which is always positive.  Bit-fields obey the same size and 
			alignment rules as other structure and union members, with the following additions:
			</P
><P
></P
><UL
><LI
><P
>Bit-fields are allocated from right to left (least to most significant) on 
					little-endian implementations and from left to right (most to least significant) on 
					big-endian implementations.</P
></LI
><LI
><P
>Bit-fields are limited to at most 64 bits.  Adjacent bit-fields that cross a 
					64-bit boundary will start a new storage unit.</P
></LI
><LI
><P
>The alignment of a bit-field is the same as the alignment of the base 
					type of the bit-field.  Thus, an int bit-field will have word alignment.</P
></LI
><LI
><P
>Bit-fields must share a storage unit with other structure and union 
					members (either bit-field or non-bit-field) if and only if there is sufficient space within the 
					 storage unit.</P
></LI
><LI
><P
>Unnamed bit-fields' types do not affect the alignment of a structure or 
					union, although an individual bit-field's member offsets obey the alignment constraints.  
					An unnamed, zero-width bit-field shall prevent any further member, bit-field or other, 
					from residing in the storage unit corresponding to the type of the zero-width bit-field.
					</P
></LI
></UL
><DIV
CLASS="NOTE"
><P
></P
><TABLE
CLASS="NOTE"
WIDTH="100%"
BORDER="0"
><TR
><TD
WIDTH="25"
ALIGN="CENTER"
VALIGN="TOP"
><IMG
SRC="../images/note.gif"
HSPACE="5"
ALT="Note"></TD
><TH
ALIGN="LEFT"
VALIGN="MIDDLE"
><B
>Note</B
></TH
></TR
><TR
><TD
>&nbsp;</TD
><TD
ALIGN="LEFT"
VALIGN="TOP"
><P
>The 64-bit PowerOpen ABI restricts bit-fields to be of type signed int, unsigned int, plain 
				int, long, or unsigned long.  This document does not have that restriction.</P
><P
>The 32-bit PowerPC Processor Supplement specifies that a bit-field must entirely reside in 
				 a storage unit appropriate for its declared type.  This document only restricts bit-fields to a 64-bit 
				storage unit.</P
></TD
></TR
></TABLE
></DIV
><P
>The following examples show struct and union members' byte offsets in the upper right corners for 
			little-endian implementations, and in the upper left corners for big-endian implementations. Bit numbers 
			appear in the lower corners.
			</P
><DIV
CLASS="FIGURE"
><A
NAME="AEN274"
></A
><P
><B
>Figure 3-10. Bit Numbering</B
></P
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/10.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN279"
></A
><P
><B
>Figure 3-11. Bit-field Allocation</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  int j : 5;
  int k : 6;
  int m : 7;
};</PRE
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 4</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/11.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN286"
></A
><P
><B
>Figure 3-12. Boundary Alignment</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  short s : 9;
  int   j : 9;
  char  c;
  short t : 9;
  short u : 9;
  char  d;
};</PRE
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 8</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/12.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN293"
></A
><P
><B
>Figure 3-13. Doubleword Boundary Alignment</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  long i : 56;
  int  j : 9:
};</PRE
><PRE
CLASS="SYNOPSIS"
>doubleword aligned, sizeof is 16</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/13.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN300"
></A
><P
><B
>Figure 3-14. Storage Unit Sharing</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  short s : 8;
};</PRE
><PRE
CLASS="SYNOPSIS"
>halfword aligned, sizeof is 2</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/14.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN307"
></A
><P
><B
>Figure 3-15. Union Allocation</B
></P
><PRE
CLASS="PROGRAMLISTING"
>union {
  char  c;
  short s : 8;
};</PRE
><PRE
CLASS="SYNOPSIS"
>halfword aligned, sizeof is 2</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/15.png"></P
></DIV
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN314"
></A
><P
><B
>Figure 3-16. Unnamed bit-fields</B
></P
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  int   : 0;
  char  d;
  short : 9;
  char  e;
};</PRE
><PRE
CLASS="SYNOPSIS"
>byte aligned, sizeof is 8</PRE
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="graphics/16.png"></P
></DIV
></DIV
><DIV
CLASS="NOTE"
><P
></P
><TABLE
CLASS="NOTE"
WIDTH="100%"
BORDER="0"
><TR
><TD
WIDTH="25"
ALIGN="CENTER"
VALIGN="TOP"
><IMG
SRC="../images/note.gif"
HSPACE="5"
ALT="Note"></TD
><TH
ALIGN="LEFT"
VALIGN="MIDDLE"
><B
>Note</B
></TH
></TR
><TR
><TD
>&nbsp;</TD
><TD
ALIGN="LEFT"
VALIGN="TOP"
><P
>In this example, the presence of the unnamed int and short fields does not affect the 
				alignment of the structure.  They align the named members relative to the beginning of the 
				structure, but the named members may not be aligned in memory on suitable boundaries.  For 
				example, the d members in an array of these structures will not all be on an int (4-byte) boundary.
				</P
></TD
></TR
></TABLE
></DIV
></DIV
></DIV
></DIV
><DIV
CLASS="NAVFOOTER"
><HR
ALIGN="LEFT"
WIDTH="100%"><TABLE
SUMMARY="Footer navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
><A
HREF="c130.html"
ACCESSKEY="P"
>Prev</A
></TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="index.html"
ACCESSKEY="H"
>Home</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
><A
HREF="x324.html"
ACCESSKEY="N"
>Next</A
></TD
></TR
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
>Software Installation</TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
>&nbsp;</TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
>Function Calling Sequence</TD
></TR
></TABLE
></DIV
></BODY
></HTML
>