# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# FULL_ADDER1.v  RCA.v  transcript        
vlog RCA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:52:55 on Sep 04,2025
# vlog -reportprogress 300 RCA.v "+acc" 
# -- Compiling module RCA
# ** Error: RCA.v(20): (vlog-13282) 'FA1' already declared in this scope.
# ** Error: RCA.v(26): (vlog-13282) 'FA1' already declared in this scope.
# ** Error: RCA.v(32): (vlog-13282) 'FA1' already declared in this scope.
# -- Compiling module RCA_tb
# End time: 17:52:55 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog RCA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:53:20 on Sep 04,2025
# vlog -reportprogress 300 RCA.v "+acc" 
# -- Compiling module RCA
# -- Compiling module RCA_tb
# 
# Top level modules:
# 	RCA_tb
# End time: 17:53:20 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCA_tb
# vsim RCA_tb 
# Start time: 17:53:28 on Sep 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: RCA.v(9): Module 'FULL_ADDER1' is not defined.
# ** Error: RCA.v(15): Module 'FULL_ADDER1' is not defined.
# ** Error: RCA.v(21): Module 'FULL_ADDER1' is not defined.
# ** Error: RCA.v(27): Module 'FULL_ADDER1' is not defined.
# Optimization failed
# Error loading design
# End time: 17:53:29 on Sep 04,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vlog RCA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:54:12 on Sep 04,2025
# vlog -reportprogress 300 RCA.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCA
# -- Compiling module RCA_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCA_tb
# End time: 17:54:12 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCA_tb
# vsim RCA_tb 
# Start time: 17:54:14 on Sep 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.RCA_tb(fast)
# Loading work.RCA(fast)
# Loading work.FULL_ADDER1(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$randdom' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_tb File: RCA.v Line: 50
add wave *
run -all
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 0 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=0100 b=0000 cin=1 sum=0101 carry=0 Time=                   0
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 10 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=0001 b=0000 cin=1 sum=0010 carry=0 Time=                  10
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 20 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=1001 b=0000 cin=1 sum=1010 carry=0 Time=                  20
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 30 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=0011 b=0000 cin=1 sum=0100 carry=0 Time=                  30
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 40 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=1101 b=0000 cin=1 sum=1110 carry=0 Time=                  40
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 50 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 60 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=0101 b=0000 cin=1 sum=0110 carry=0 Time=                  60
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 70 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=0010 b=0000 cin=1 sum=0011 carry=0 Time=                  70
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 80 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=0001 b=0000 cin=1 sum=0010 carry=0 Time=                  80
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randdom'
#    Time: 90 ns  Iteration: 0  Process: /RCA_tb/#INITIAL#47 File: RCA.v Line: 50
# a=1101 b=0000 cin=1 sum=1110 carry=0 Time=                  90
vlog RCA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:54:55 on Sep 04,2025
# vlog -reportprogress 300 RCA.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCA
# -- Compiling module RCA_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCA_tb
# End time: 17:54:56 on Sep 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim RCA_tb
# End time: 17:55:00 on Sep 04,2025, Elapsed time: 0:00:46
# Errors: 10, Warnings: 1
# vsim RCA_tb 
# Start time: 17:55:00 on Sep 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCA_tb(fast)
# Loading work.RCA(fast)
# Loading work.FULL_ADDER1(fast)
add wave *
run -all
# a=0100 b=0001 cin=1 sum=0110 carry=0 Time=                   0
# a=1001 b=0011 cin=1 sum=1101 carry=0 Time=                  10
# a=1101 b=1101 cin=1 sum=1011 carry=1 Time=                  20
# a=0101 b=0010 cin=1 sum=1000 carry=0 Time=                  30
# a=0001 b=1101 cin=1 sum=1111 carry=0 Time=                  40
# a=0110 b=1101 cin=1 sum=0100 carry=1 Time=                  50
# a=1101 b=1100 cin=1 sum=1010 carry=1 Time=                  60
# a=1001 b=0110 cin=1 sum=0000 carry=1 Time=                  70
# a=0101 b=1010 cin=1 sum=0000 carry=1 Time=                  80
# a=0101 b=0111 cin=1 sum=1101 carry=0 Time=                  90
quit -sim
# End time: 18:34:07 on Sep 04,2025, Elapsed time: 0:39:07
# Errors: 0, Warnings: 0
