

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov 11 20:36:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10503169|  10503169|  52.516 ms|  52.516 ms|  10503170|  10503170|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78  |dft_Pipeline_VITIS_LOOP_19_2  |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |  10503168|  10503168|     10257|          -|          -|  1024|        no|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1049|   1092|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     155|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    1204|   1230|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78  |dft_Pipeline_VITIS_LOOP_19_2  |        4|   5|  1049|  1092|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        4|   5|  1049|  1092|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_110_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln17_fu_104_p2  |      icmp|   0|  0|  12|          11|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|          22|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |imag_op_address0  |  14|          3|   10|         30|
    |imag_op_ce0       |  14|          3|    1|          3|
    |imag_op_we0       |   9|          2|    1|          2|
    |k_fu_48           |   9|          2|   11|         22|
    |real_op_address0  |  14|          3|   10|         30|
    |real_op_ce0       |  14|          3|    1|          3|
    |real_op_we0       |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 114|         24|   36|         98|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   5|   0|    5|          0|
    |bitcast_ln21_reg_175                                 |  32|   0|   32|          0|
    |bitcast_ln22_reg_180                                 |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_19_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |imag_op_load_reg_170                                 |  32|   0|   32|          0|
    |k_fu_48                                              |  11|   0|   11|          0|
    |real_op_load_reg_165                                 |  32|   0|   32|          0|
    |trunc_ln20_reg_149                                   |  10|   0|   10|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 155|   0|  155|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|   10|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d1        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|real_op_q0            |   in|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|   10|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
|imag_op_q0            |   in|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

