set_max_delay 4.0 -from clk* -fall_through pin2 -to [get_ports clk*] -ignore_clock_latency -reset_path
