

================================================================
== Vitis HLS Report for 'kernel_gramschmidt'
================================================================
* Date:           Wed Jul  9 03:51:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GRAMSCHMIDT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.473 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+------------+-----------+------------+----------+------------+---------+
    |    Latency (cycles)   |   Latency (absolute)   |        Interval       | Pipeline|
    |    min   |     max    |    min    |     max    |    min   |     max    |   Type  |
    +----------+------------+-----------+------------+----------+------------+---------+
    |  12592641|  2820938241|  0.101 sec|  22.568 sec|  12592642|  2820938242|       no|
    +----------+------------+-----------+------------+----------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+----------+------------+-----------------+-----------+-----------+---------+----------+
        |            |    Latency (cycles)   |    Iteration    |  Initiation Interval  |   Trip  |          |
        |  Loop Name |    min   |     max    |     Latency     |  achieved |   target  |  Count  | Pipelined|
        +------------+----------+------------+-----------------+-----------+-----------+---------+----------+
        |- loop1     |  12592640|  2820938240|  24595 ~ 5509645|          -|          -|      512|        no|
        | + loop2    |      5120|        5120|               10|          -|          -|      512|        no|
        | + loop3    |      8704|        8704|               17|          -|          -|      512|        no|
        | + loop4    |     10755|     5495805|            10755|          -|          -|  1 ~ 511|        no|
        |  ++ loop5  |      5120|        5120|               10|          -|          -|      512|        no|
        |  ++ loop6  |      5632|        5632|               11|          -|          -|      512|        no|
        +------------+----------+------------+-----------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     653|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|      705|     816|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     516|    -|
|Register             |        -|     -|     1082|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|     1787|    1985|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_4_full_dsp_1_U1  |dadddsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |ddiv_64ns_64ns_64_14_no_dsp_1_U3       |ddiv_64ns_64ns_64_14_no_dsp_1       |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U2       |dmul_64ns_64ns_64_4_max_dsp_1       |        0|   8|  275|  108|    0|
    |dsqrt_64ns_64ns_64_12_no_dsp_1_U4      |dsqrt_64ns_64ns_64_12_no_dsp_1      |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  11|  705|  816|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_601_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln100_fu_334_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln103_fu_473_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln104_fu_511_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln107_1_fu_535_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln107_fu_525_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln109_fu_572_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln112_1_fu_591_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln112_fu_586_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln85_fu_483_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln89_fu_380_p2      |         +|   0|  0|  38|          31|           1|
    |add_ln92_fu_394_p2      |         +|   0|  0|  25|          18|          18|
    |add_ln94_fu_352_p2      |         +|   0|  0|  25|          18|          18|
    |add_ln95_fu_427_p2      |         +|   0|  0|  26|          19|           1|
    |add_ln98_fu_441_p2      |         +|   0|  0|  25|          18|          18|
    |icmp_ln100_1_fu_464_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln100_fu_329_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln104_fu_506_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln109_fu_567_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln89_fu_375_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln95_fu_422_p2     |      icmp|   0|  0|  39|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 653|         506|         343|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |A_address0          |   31|          6|   18|        108|
    |Q_address0          |   20|          4|   18|         72|
    |R_address0          |   14|          3|   18|         54|
    |R_d0                |   14|          3|   64|        192|
    |ap_NS_fsm           |  273|         64|    1|         64|
    |empty_reg_248       |    9|          2|   64|        128|
    |grp_fu_271_opcode   |   14|          3|    2|          6|
    |grp_fu_271_p0       |   20|          4|   64|        256|
    |grp_fu_277_p0       |   20|          4|   64|        256|
    |grp_fu_277_p1       |   20|          4|   64|        256|
    |i_1_reg_204         |    9|          2|   19|         38|
    |i_2_reg_237         |    9|          2|   19|         38|
    |i_3_reg_260         |    9|          2|   19|         38|
    |i_reg_181           |    9|          2|   31|         62|
    |indvars_iv40_fu_76  |    9|          2|   32|         64|
    |j_reg_215           |    9|          2|   31|         62|
    |k_fu_80             |    9|          2|   19|         38|
    |nrm_reg_192         |    9|          2|   64|        128|
    |storemerge_reg_225  |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  516|        115|  675|       1988|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_addr_3_reg_822       |  18|   0|   18|          0|
    |R_addr_1_reg_751       |  18|   0|   18|          0|
    |R_addr_reg_674         |  18|   0|   18|          0|
    |add_ln100_reg_656      |  19|   0|   19|          0|
    |add_ln104_reg_759      |  19|   0|   19|          0|
    |add_ln109_reg_797      |  19|   0|   19|          0|
    |add_ln112_reg_802      |  18|   0|   18|          0|
    |add_ln89_reg_687       |  31|   0|   31|          0|
    |add_ln95_reg_717       |  19|   0|   19|          0|
    |ap_CS_fsm              |  63|   0|   63|          0|
    |div_reg_737            |  64|   0|   64|          0|
    |empty_reg_248          |  64|   0|   64|          0|
    |i_1_reg_204            |  19|   0|   19|          0|
    |i_2_reg_237            |  19|   0|   19|          0|
    |i_3_reg_260            |  19|   0|   19|          0|
    |i_reg_181              |  31|   0|   31|          0|
    |indvars_iv40_fu_76     |  32|   0|   32|          0|
    |j_reg_215              |  31|   0|   31|          0|
    |k_fu_80                |  19|   0|   19|          0|
    |nrm_reg_192            |  64|   0|   64|          0|
    |reg_295                |  64|   0|   64|          0|
    |reg_299                |  64|   0|   64|          0|
    |reg_304                |  64|   0|   64|          0|
    |storemerge_reg_225     |  64|   0|   64|          0|
    |sub_reg_832            |  64|   0|   64|          0|
    |tmp_1_reg_669          |   9|   0|   18|          9|
    |tmp_reg_708            |  64|   0|   64|          0|
    |trunc_ln100_1_reg_679  |  31|   0|   31|          0|
    |trunc_ln103_reg_745    |  18|   0|   18|          0|
    |trunc_ln94_reg_661     |  18|   0|   18|          0|
    |zext_ln98_reg_722      |  18|   0|   64|         46|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1082|   0| 1137|         55|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------+-----+-----+------------+--------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  kernel_gramschmidt|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  kernel_gramschmidt|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  kernel_gramschmidt|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  kernel_gramschmidt|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  kernel_gramschmidt|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  kernel_gramschmidt|  return value|
|ni          |   in|   32|     ap_none|                  ni|        scalar|
|nj          |   in|   32|     ap_none|                  nj|        scalar|
|A_address0  |  out|   18|   ap_memory|                   A|         array|
|A_ce0       |  out|    1|   ap_memory|                   A|         array|
|A_we0       |  out|    1|   ap_memory|                   A|         array|
|A_d0        |  out|   64|   ap_memory|                   A|         array|
|A_q0        |   in|   64|   ap_memory|                   A|         array|
|R_address0  |  out|   18|   ap_memory|                   R|         array|
|R_ce0       |  out|    1|   ap_memory|                   R|         array|
|R_we0       |  out|    1|   ap_memory|                   R|         array|
|R_d0        |  out|   64|   ap_memory|                   R|         array|
|Q_address0  |  out|   18|   ap_memory|                   Q|         array|
|Q_ce0       |  out|    1|   ap_memory|                   Q|         array|
|Q_we0       |  out|    1|   ap_memory|                   Q|         array|
|Q_d0        |  out|   64|   ap_memory|                   Q|         array|
|Q_q0        |   in|   64|   ap_memory|                   Q|         array|
+------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 42 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 2 
43 --> 44 53 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 43 
53 --> 54 42 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 53 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv40 = alloca i32 1"   --->   Operation 64 'alloca' 'indvars_iv40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [data/benchmarks/gramschmidt/gramschmidt.c:80]   --->   Operation 65 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gramschmidt.tcl:7]   --->   Operation 66 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%spectopmodule_ln75 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [data/benchmarks/gramschmidt/gramschmidt.c:75]   --->   Operation 67 'spectopmodule' 'spectopmodule_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %R"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Q, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %Q"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%nj_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nj" [data/benchmarks/gramschmidt/gramschmidt.c:75]   --->   Operation 78 'read' 'nj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ni" [data/benchmarks/gramschmidt/gramschmidt.c:75]   --->   Operation 79 'read' 'ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln80 = store i19 0, i19 %k" [data/benchmarks/gramschmidt/gramschmidt.c:80]   --->   Operation 80 'store' 'store_ln80' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 1, i32 %indvars_iv40"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln85 = br void %loop2" [data/benchmarks/gramschmidt/gramschmidt.c:85]   --->   Operation 82 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%k_1 = load i19 %k" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 83 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i19 %k_1" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 84 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i19 %k_1" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 85 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%icmp_ln100 = icmp_slt  i32 %zext_ln100, i32 %nj_read" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 86 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.80ns)   --->   "%add_ln100 = add i19 %k_1, i19 1" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 87 'add' 'add_ln100' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln100, void %for.end88.loopexit, void %loop2.split" [data/benchmarks/gramschmidt/gramschmidt.c:85]   --->   Operation 88 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%indvars_iv40_load = load i32 %indvars_iv40" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 89 'load' 'indvars_iv40_load' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i19 %k_1" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 90 'trunc' 'trunc_ln94' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln100, i9 0" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 91 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%add_ln94 = add i18 %tmp_1, i18 %trunc_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 92 'add' 'add_ln94' <Predicate = (icmp_ln100)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i18 %add_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 93 'zext' 'zext_ln94' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i64 %R, i64 0, i64 %zext_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 94 'getelementptr' 'R_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i32 %indvars_iv40_load" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 95 'trunc' 'trunc_ln100_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [data/benchmarks/gramschmidt/gramschmidt.c:87]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/gramschmidt/gramschmidt.c:115]   --->   Operation 97 'specloopname' 'specloopname_ln115' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln89 = br void %for.inc" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 98 'br' 'br_ln89' <Predicate = (icmp_ln100)> <Delay = 0.38>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [data/benchmarks/gramschmidt/gramschmidt.c:118]   --->   Operation 99 'ret' 'ret_ln118' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln89, void %for.inc.split, i31 0, void %loop2.split" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 100 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%nrm = phi i64 %nrm_1, void %for.inc.split, i64 0, void %loop2.split"   --->   Operation 101 'phi' 'nrm' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %i" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 102 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %i" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 103 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.88ns)   --->   "%icmp_ln89 = icmp_slt  i32 %zext_ln89, i32 %ni_read" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 104 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.87ns)   --->   "%add_ln89 = add i31 %i, i31 1" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 105 'add' 'add_ln89' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %loop3.loopexit, void %for.inc.split" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 106 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln89, i9 0" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 107 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.79ns)   --->   "%add_ln92 = add i18 %tmp_2, i18 %trunc_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 108 'add' 'add_ln92' <Predicate = (icmp_ln89)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i18 %add_ln92" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 109 'zext' 'zext_ln92' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln92" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 110 'getelementptr' 'A_addr' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (2.98ns)   --->   "%A_load = load i18 %A_addr" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 111 'load' 'A_load' <Predicate = (icmp_ln89)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_3 : Operation 112 [12/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 112 'dsqrt' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 113 [1/2] (2.98ns)   --->   "%A_load = load i18 %A_addr" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 113 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln92 = bitcast i64 %A_load" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 114 'bitcast' 'bitcast_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [4/4] (4.50ns)   --->   "%mul = dmul i64 %bitcast_ln92, i64 %bitcast_ln92" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 115 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 116 [3/4] (4.50ns)   --->   "%mul = dmul i64 %bitcast_ln92, i64 %bitcast_ln92" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 116 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 117 [2/4] (4.50ns)   --->   "%mul = dmul i64 %bitcast_ln92, i64 %bitcast_ln92" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 117 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 118 [1/4] (4.50ns)   --->   "%mul = dmul i64 %bitcast_ln92, i64 %bitcast_ln92" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 118 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 119 [4/4] (4.33ns)   --->   "%nrm_1 = dadd i64 %nrm, i64 %mul" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 119 'dadd' 'nrm_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 120 [3/4] (4.33ns)   --->   "%nrm_1 = dadd i64 %nrm, i64 %mul" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 120 'dadd' 'nrm_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 121 [2/4] (4.33ns)   --->   "%nrm_1 = dadd i64 %nrm, i64 %mul" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 121 'dadd' 'nrm_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [data/benchmarks/gramschmidt/gramschmidt.c:91]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/gramschmidt/gramschmidt.c:93]   --->   Operation 123 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/4] (4.33ns)   --->   "%nrm_1 = dadd i64 %nrm, i64 %mul" [data/benchmarks/gramschmidt/gramschmidt.c:92]   --->   Operation 124 'dadd' 'nrm_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc" [data/benchmarks/gramschmidt/gramschmidt.c:89]   --->   Operation 125 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 5.47>
ST_13 : Operation 126 [11/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 126 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 4> <Delay = 5.47>
ST_14 : Operation 127 [10/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 127 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 5> <Delay = 5.47>
ST_15 : Operation 128 [9/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 128 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 6> <Delay = 5.47>
ST_16 : Operation 129 [8/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 129 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 7> <Delay = 5.47>
ST_17 : Operation 130 [7/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 130 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 8> <Delay = 5.47>
ST_18 : Operation 131 [6/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 131 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 9> <Delay = 5.47>
ST_19 : Operation 132 [5/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 132 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 10> <Delay = 5.47>
ST_20 : Operation 133 [4/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 133 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 11> <Delay = 5.47>
ST_21 : Operation 134 [3/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 134 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.47>
ST_22 : Operation 135 [2/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 135 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 13> <Delay = 5.47>
ST_23 : Operation 136 [1/12] (5.47ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 136 'dsqrt' 'tmp' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 14> <Delay = 2.98>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln94 = bitcast i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 137 'bitcast' 'bitcast_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (2.98ns)   --->   "%store_ln94 = store i64 %bitcast_ln94, i18 %R_addr" [data/benchmarks/gramschmidt/gramschmidt.c:94]   --->   Operation 138 'store' 'store_ln94' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_24 : Operation 139 [1/1] (0.38ns)   --->   "%br_ln95 = br void %for.inc29" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 139 'br' 'br_ln95' <Predicate = true> <Delay = 0.38>

State 25 <SV = 15> <Delay = 3.77>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%i_1 = phi i19 %add_ln95, void %for.inc29.split, i19 0, void %loop3.loopexit" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 140 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i19 %i_1" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 141 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i19 %i_1" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 142 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.88ns)   --->   "%icmp_ln95 = icmp_slt  i32 %zext_ln95, i32 %ni_read" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 143 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [1/1] (0.80ns)   --->   "%add_ln95 = add i19 %i_1, i19 1" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 144 'add' 'add_ln95' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %loop5.preheader, void %for.inc29.split" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 145 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln95, i9 0" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 146 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln98 = add i18 %tmp_3, i18 %trunc_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 147 'add' 'add_ln98' <Predicate = (icmp_ln95)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i18 %add_ln98" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 148 'zext' 'zext_ln98' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln98" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 149 'getelementptr' 'A_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 150 [2/2] (2.98ns)   --->   "%A_load_1 = load i18 %A_addr_1" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 150 'load' 'A_load_1' <Predicate = (icmp_ln95)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_25 : Operation 151 [1/1] (0.38ns)   --->   "%br_ln100 = br void %loop5" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 151 'br' 'br_ln100' <Predicate = (!icmp_ln95)> <Delay = 0.38>

State 26 <SV = 16> <Delay = 2.98>
ST_26 : Operation 152 [1/2] (2.98ns)   --->   "%A_load_1 = load i18 %A_addr_1" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 152 'load' 'A_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>

State 27 <SV = 17> <Delay = 5.22>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln98 = bitcast i64 %A_load_1" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 153 'bitcast' 'bitcast_ln98' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [14/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 154 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 5.22>
ST_28 : Operation 155 [13/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 155 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 5.22>
ST_29 : Operation 156 [12/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 156 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 5.22>
ST_30 : Operation 157 [11/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 157 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 5.22>
ST_31 : Operation 158 [10/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 158 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 5.22>
ST_32 : Operation 159 [9/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 159 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 5.22>
ST_33 : Operation 160 [8/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 160 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 5.22>
ST_34 : Operation 161 [7/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 161 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 25> <Delay = 5.22>
ST_35 : Operation 162 [6/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 162 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 26> <Delay = 5.22>
ST_36 : Operation 163 [5/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 163 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 27> <Delay = 5.22>
ST_37 : Operation 164 [4/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 164 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 28> <Delay = 5.22>
ST_38 : Operation 165 [3/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 165 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 29> <Delay = 5.22>
ST_39 : Operation 166 [2/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 166 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 30> <Delay = 5.22>
ST_40 : Operation 167 [1/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln98, i64 %tmp" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 167 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 31> <Delay = 2.98>
ST_41 : Operation 168 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i64 %Q, i64 0, i64 %zext_ln98" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 168 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [data/benchmarks/gramschmidt/gramschmidt.c:97]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/gramschmidt/gramschmidt.c:99]   --->   Operation 170 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln98_1 = bitcast i64 %div" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 171 'bitcast' 'bitcast_ln98_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 172 [1/1] (2.98ns)   --->   "%store_ln98 = store i64 %bitcast_ln98_1, i18 %Q_addr" [data/benchmarks/gramschmidt/gramschmidt.c:98]   --->   Operation 172 'store' 'store_ln98' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc29" [data/benchmarks/gramschmidt/gramschmidt.c:95]   --->   Operation 173 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 42 <SV = 16> <Delay = 1.26>
ST_42 : Operation 174 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln100_1, void %for.inc83.loopexit, i31 %trunc_ln100_1, void %loop5.preheader" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 174 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i31 %j" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 175 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (0.88ns)   --->   "%icmp_ln100_1 = icmp_eq  i32 %zext_ln100_1, i32 %nj_read" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 176 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100_1, void %loop5.split, void %for.inc86.loopexit" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 177 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i31 %j" [data/benchmarks/gramschmidt/gramschmidt.c:103]   --->   Operation 178 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_42 : Operation 179 [1/1] (0.79ns)   --->   "%add_ln103 = add i18 %tmp_1, i18 %trunc_ln103" [data/benchmarks/gramschmidt/gramschmidt.c:103]   --->   Operation 179 'add' 'add_ln103' <Predicate = (!icmp_ln100_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i18 %add_ln103" [data/benchmarks/gramschmidt/gramschmidt.c:103]   --->   Operation 180 'zext' 'zext_ln103' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr i64 %R, i64 0, i64 %zext_ln103" [data/benchmarks/gramschmidt/gramschmidt.c:103]   --->   Operation 181 'getelementptr' 'R_addr_1' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_42 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 511, i64 256" [data/benchmarks/gramschmidt/gramschmidt.c:102]   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln102' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_42 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/gramschmidt/gramschmidt.c:114]   --->   Operation 183 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_42 : Operation 184 [1/1] (0.38ns)   --->   "%br_ln104 = br void %for.inc57" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 184 'br' 'br_ln104' <Predicate = (!icmp_ln100_1)> <Delay = 0.38>
ST_42 : Operation 185 [1/1] (0.00ns)   --->   "%indvars_iv40_load_1 = load i32 %indvars_iv40" [data/benchmarks/gramschmidt/gramschmidt.c:85]   --->   Operation 185 'load' 'indvars_iv40_load_1' <Predicate = (icmp_ln100_1)> <Delay = 0.00>
ST_42 : Operation 186 [1/1] (0.88ns)   --->   "%add_ln85 = add i32 %indvars_iv40_load_1, i32 1" [data/benchmarks/gramschmidt/gramschmidt.c:85]   --->   Operation 186 'add' 'add_ln85' <Predicate = (icmp_ln100_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln80 = store i19 %add_ln100, i19 %k" [data/benchmarks/gramschmidt/gramschmidt.c:80]   --->   Operation 187 'store' 'store_ln80' <Predicate = (icmp_ln100_1)> <Delay = 0.38>
ST_42 : Operation 188 [1/1] (0.38ns)   --->   "%store_ln85 = store i32 %add_ln85, i32 %indvars_iv40" [data/benchmarks/gramschmidt/gramschmidt.c:85]   --->   Operation 188 'store' 'store_ln85' <Predicate = (icmp_ln100_1)> <Delay = 0.38>
ST_42 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln85 = br void %loop2" [data/benchmarks/gramschmidt/gramschmidt.c:85]   --->   Operation 189 'br' 'br_ln85' <Predicate = (icmp_ln100_1)> <Delay = 0.00>

State 43 <SV = 17> <Delay = 3.86>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%storemerge = phi i64 0, void %loop5.split, i64 %bitcast_ln107_2, void %for.inc57.split" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 190 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 191 [1/1] (0.00ns)   --->   "%i_2 = phi i19 0, void %loop5.split, i19 %add_ln104, void %for.inc57.split" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 191 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "%empty = phi i64 0, void %loop5.split, i64 %add, void %for.inc57.split" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 192 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i19 %i_2" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 193 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i19 %i_2" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 194 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 195 [1/1] (0.88ns)   --->   "%icmp_ln104 = icmp_slt  i32 %zext_ln104, i32 %ni_read" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 195 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 196 [1/1] (0.80ns)   --->   "%add_ln104 = add i19 %i_2, i19 1" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 196 'add' 'add_ln104' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc80.preheader, void %for.inc57.split" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 197 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln104, i9 0" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 198 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_43 : Operation 199 [1/1] (0.79ns)   --->   "%add_ln107 = add i18 %tmp_4, i18 %trunc_ln103" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 199 'add' 'add_ln107' <Predicate = (icmp_ln104)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i18 %add_ln107" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 200 'zext' 'zext_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln107" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 201 'getelementptr' 'A_addr_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (0.79ns)   --->   "%add_ln107_1 = add i18 %tmp_4, i18 %trunc_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 202 'add' 'add_ln107_1' <Predicate = (icmp_ln104)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i18 %add_ln107_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 203 'zext' 'zext_ln107_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_43 : Operation 204 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i64 %Q, i64 0, i64 %zext_ln107_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 204 'getelementptr' 'Q_addr_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_43 : Operation 205 [2/2] (2.98ns)   --->   "%Q_load = load i18 %Q_addr_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 205 'load' 'Q_load' <Predicate = (icmp_ln104)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_43 : Operation 206 [2/2] (2.98ns)   --->   "%A_load_2 = load i18 %A_addr_2" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 206 'load' 'A_load_2' <Predicate = (icmp_ln104)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_43 : Operation 207 [1/1] (2.98ns)   --->   "%store_ln107 = store i64 %storemerge, i18 %R_addr_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 207 'store' 'store_ln107' <Predicate = (!icmp_ln104)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_43 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln109 = br void %for.inc80" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 208 'br' 'br_ln109' <Predicate = (!icmp_ln104)> <Delay = 0.38>

State 44 <SV = 18> <Delay = 2.98>
ST_44 : Operation 209 [1/2] (2.98ns)   --->   "%Q_load = load i18 %Q_addr_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 209 'load' 'Q_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_44 : Operation 210 [1/2] (2.98ns)   --->   "%A_load_2 = load i18 %A_addr_2" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 210 'load' 'A_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>

State 45 <SV = 19> <Delay = 4.50>
ST_45 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i64 %Q_load" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 211 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i64 %A_load_2" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 212 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 213 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %bitcast_ln107, i64 %bitcast_ln107_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 213 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 20> <Delay = 4.50>
ST_46 : Operation 214 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %bitcast_ln107, i64 %bitcast_ln107_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 214 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 21> <Delay = 4.50>
ST_47 : Operation 215 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %bitcast_ln107, i64 %bitcast_ln107_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 215 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 22> <Delay = 4.50>
ST_48 : Operation 216 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %bitcast_ln107, i64 %bitcast_ln107_1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 216 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 23> <Delay = 4.33>
ST_49 : Operation 217 [4/4] (4.33ns)   --->   "%add = dadd i64 %empty, i64 %mul1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 217 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 24> <Delay = 4.33>
ST_50 : Operation 218 [3/4] (4.33ns)   --->   "%add = dadd i64 %empty, i64 %mul1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 218 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 25> <Delay = 4.33>
ST_51 : Operation 219 [2/4] (4.33ns)   --->   "%add = dadd i64 %empty, i64 %mul1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 219 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 26> <Delay = 4.33>
ST_52 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [data/benchmarks/gramschmidt/gramschmidt.c:106]   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/gramschmidt/gramschmidt.c:108]   --->   Operation 221 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 222 [1/4] (4.33ns)   --->   "%add = dadd i64 %empty, i64 %mul1" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 222 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln107_2 = bitcast i64 %add" [data/benchmarks/gramschmidt/gramschmidt.c:107]   --->   Operation 223 'bitcast' 'bitcast_ln107_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc57" [data/benchmarks/gramschmidt/gramschmidt.c:104]   --->   Operation 224 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 53 <SV = 18> <Delay = 3.77>
ST_53 : Operation 225 [1/1] (0.00ns)   --->   "%i_3 = phi i19 %add_ln109, void %for.inc80.split, i19 0, void %for.inc80.preheader" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 225 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i19 %i_3" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 226 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i19 %i_3" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 227 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 228 [1/1] (0.88ns)   --->   "%icmp_ln109 = icmp_slt  i32 %zext_ln109, i32 %ni_read" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 228 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 229 [1/1] (0.80ns)   --->   "%add_ln109 = add i19 %i_3, i19 1" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 229 'add' 'add_ln109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc83.loopexit, void %for.inc80.split" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 230 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln109, i9 0" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 231 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_53 : Operation 232 [1/1] (0.79ns)   --->   "%add_ln112 = add i18 %tmp_5, i18 %trunc_ln103" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 232 'add' 'add_ln112' <Predicate = (icmp_ln109)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 233 [1/1] (0.79ns)   --->   "%add_ln112_1 = add i18 %tmp_5, i18 %trunc_ln94" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 233 'add' 'add_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i18 %add_ln112_1" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 234 'zext' 'zext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_53 : Operation 235 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i64 %Q, i64 0, i64 %zext_ln112_1" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 235 'getelementptr' 'Q_addr_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_53 : Operation 236 [2/2] (2.98ns)   --->   "%Q_load_1 = load i18 %Q_addr_2" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 236 'load' 'Q_load_1' <Predicate = (icmp_ln109)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_53 : Operation 237 [1/1] (0.87ns)   --->   "%add_ln100_1 = add i31 %j, i31 1" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 237 'add' 'add_ln100_1' <Predicate = (!icmp_ln109)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln100 = br void %loop5" [data/benchmarks/gramschmidt/gramschmidt.c:100]   --->   Operation 238 'br' 'br_ln100' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 54 <SV = 19> <Delay = 2.98>
ST_54 : Operation 239 [1/2] (2.98ns)   --->   "%Q_load_1 = load i18 %Q_addr_2" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 239 'load' 'Q_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>

State 55 <SV = 20> <Delay = 4.50>
ST_55 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i64 %Q_load_1" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 240 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 241 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %bitcast_ln112_1, i64 %empty" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 241 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 21> <Delay = 4.50>
ST_56 : Operation 242 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %bitcast_ln112_1, i64 %empty" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 242 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 22> <Delay = 4.50>
ST_57 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i18 %add_ln112" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 243 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 244 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln112" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 244 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 245 [2/2] (2.98ns)   --->   "%A_load_3 = load i18 %A_addr_3" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 245 'load' 'A_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_57 : Operation 246 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %bitcast_ln112_1, i64 %empty" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 246 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 23> <Delay = 4.50>
ST_58 : Operation 247 [1/2] (2.98ns)   --->   "%A_load_3 = load i18 %A_addr_3" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 247 'load' 'A_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_58 : Operation 248 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %bitcast_ln112_1, i64 %empty" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 248 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 24> <Delay = 4.33>
ST_59 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i64 %A_load_3" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 249 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 250 [4/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln112, i64 %mul2" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 250 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 25> <Delay = 4.33>
ST_60 : Operation 251 [3/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln112, i64 %mul2" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 251 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 26> <Delay = 4.33>
ST_61 : Operation 252 [2/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln112, i64 %mul2" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 252 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 27> <Delay = 4.33>
ST_62 : Operation 253 [1/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln112, i64 %mul2" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 253 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 28> <Delay = 2.98>
ST_63 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [data/benchmarks/gramschmidt/gramschmidt.c:111]   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/gramschmidt/gramschmidt.c:113]   --->   Operation 255 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln112_2 = bitcast i64 %sub" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 256 'bitcast' 'bitcast_ln112_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 257 [1/1] (2.98ns)   --->   "%store_ln112 = store i64 %bitcast_ln112_2, i18 %A_addr_3" [data/benchmarks/gramschmidt/gramschmidt.c:112]   --->   Operation 257 'store' 'store_ln112' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 262144> <RAM>
ST_63 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc80" [data/benchmarks/gramschmidt/gramschmidt.c:109]   --->   Operation 258 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ni]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv40            (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111]
k                       (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111]
specpipeline_ln7        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln75      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
nj_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
ni_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
store_ln80              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln85                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
k_1                     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln100             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln100              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln100              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln100               (add              ) [ 0001111111111111111111111111111111111111111111111111111111111111]
br_ln85                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
indvars_iv40_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln94              (trunc            ) [ 0001111111111111111111111111111111111111111111111111111111111111]
tmp_1                   (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111111111111]
add_ln94                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln94               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
R_addr                  (getelementptr    ) [ 0001111111111111111111111000000000000000000000000000000000000000]
trunc_ln100_1           (trunc            ) [ 0001111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln87  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln115      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln89                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
ret_ln118               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i                       (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000]
nrm                     (phi              ) [ 0001111111111111111111110000000000000000000000000000000000000000]
trunc_ln89              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln89               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln89               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln89                (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln89                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln92                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln92               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
A_addr                  (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000000000000000]
A_load                  (load             ) [ 0000010000000000000000000000000000000000000000000000000000000000]
bitcast_ln92            (bitcast          ) [ 0000001110000000000000000000000000000000000000000000000000000000]
mul                     (dmul             ) [ 0000000001111000000000000000000000000000000000000000000000000000]
speclooptripcount_ln91  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln93       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
nrm_1                   (dadd             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln89                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
tmp                     (dsqrt            ) [ 0000000000000000000000001111111111111111110000000000000000000000]
bitcast_ln94            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln94              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln95                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
i_1                     (phi              ) [ 0000000000000000000000000100000000000000000000000000000000000000]
trunc_ln95              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln95               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln95               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln95                (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln95                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln98                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln98               (zext             ) [ 0000000000000000000000000011111111111111110000000000000000000000]
A_addr_1                (getelementptr    ) [ 0000000000000000000000000010000000000000000000000000000000000000]
br_ln100                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
A_load_1                (load             ) [ 0000000000000000000000000001000000000000000000000000000000000000]
bitcast_ln98            (bitcast          ) [ 0000000000000000000000000000111111111111100000000000000000000000]
div                     (ddiv             ) [ 0000000000000000000000000000000000000000010000000000000000000000]
Q_addr                  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln97  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln99       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln98_1          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln98              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln95                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
j                       (phi              ) [ 0000000000000000000000000000000000000000001111111111111111111111]
zext_ln100_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln100_1            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln100                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln103             (trunc            ) [ 0000000000000000000000000000000000000000000111111111111111111111]
add_ln103               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln103              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
R_addr_1                (getelementptr    ) [ 0000000000000000000000000000000000000000000111111111100000000000]
speclooptripcount_ln102 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln114      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln104                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
indvars_iv40_load_1     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln85                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln80              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln85              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln85                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
storemerge              (phi              ) [ 0000000000000000000000000000000000000000000100000000000000000000]
i_2                     (phi              ) [ 0000000000000000000000000000000000000000000100000000000000000000]
empty                   (phi              ) [ 0000000000000000000000000000000000000000000111111111111111111111]
trunc_ln104             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln104              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln104              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln104               (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln104                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_4                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln107               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln107              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
A_addr_2                (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000000000]
add_ln107_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln107_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
Q_addr_1                (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000000000]
store_ln107             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
Q_load                  (load             ) [ 0000000000000000000000000000000000000000000001000000000000000000]
A_load_2                (load             ) [ 0000000000000000000000000000000000000000000001000000000000000000]
bitcast_ln107           (bitcast          ) [ 0000000000000000000000000000000000000000000000111000000000000000]
bitcast_ln107_1         (bitcast          ) [ 0000000000000000000000000000000000000000000000111000000000000000]
mul1                    (dmul             ) [ 0000000000000000000000000000000000000000000000000111100000000000]
speclooptripcount_ln106 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln108      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add                     (dadd             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
bitcast_ln107_2         (bitcast          ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln104                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
i_3                     (phi              ) [ 0000000000000000000000000000000000000000000000000000010000000000]
trunc_ln109             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln109              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln109              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln109               (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_5                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln112               (add              ) [ 0000000000000000000000000000000000000000000000000000001111000000]
add_ln112_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln112_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
Q_addr_2                (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000001000000000]
add_ln100_1             (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln100                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
Q_load_1                (load             ) [ 0000000000000000000000000000000000000000000000000000000100000000]
bitcast_ln112_1         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000011100000]
zext_ln112              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
A_addr_3                (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000111111]
A_load_3                (load             ) [ 0000000000000000000000000000000000000000000000000000000000010000]
mul2                    (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000011110]
bitcast_ln112           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000001110]
sub                     (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000001]
speclooptripcount_ln111 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln113      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112_2         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln112             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ni">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ni"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nj">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nj"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Q">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="indvars_iv40_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv40/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="nj_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nj_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ni_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ni_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="R_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="18" slack="0"/>
<pin id="100" dir="1" index="3" bw="18" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="18" slack="0"/>
<pin id="107" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="18" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 A_load_1/25 A_load_2/43 A_load_3/57 store_ln112/63 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="1"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/24 store_ln107/43 "/>
</bind>
</comp>

<comp id="121" class="1004" name="A_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="18" slack="0"/>
<pin id="125" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/25 "/>
</bind>
</comp>

<comp id="129" class="1004" name="Q_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="18" slack="16"/>
<pin id="133" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr/41 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln98/41 Q_load/43 Q_load_1/53 "/>
</bind>
</comp>

<comp id="142" class="1004" name="R_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="18" slack="0"/>
<pin id="146" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_addr_1/42 "/>
</bind>
</comp>

<comp id="149" class="1004" name="A_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="18" slack="0"/>
<pin id="153" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/43 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Q_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="18" slack="0"/>
<pin id="160" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_1/43 "/>
</bind>
</comp>

<comp id="165" class="1004" name="Q_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="18" slack="0"/>
<pin id="169" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_2/53 "/>
</bind>
</comp>

<comp id="173" class="1004" name="A_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="18" slack="0"/>
<pin id="177" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/57 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="1"/>
<pin id="183" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="nrm_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nrm (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="nrm_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nrm/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="19" slack="1"/>
<pin id="206" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="19" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/25 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="2"/>
<pin id="217" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="31" slack="15"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/42 "/>
</bind>
</comp>

<comp id="225" class="1005" name="storemerge_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="storemerge_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="64" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/43 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="1"/>
<pin id="239" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_2_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="19" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/43 "/>
</bind>
</comp>

<comp id="248" class="1005" name="empty_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="64" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/43 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="19" slack="1"/>
<pin id="262" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_3_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/53 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="1"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="nrm_1/9 add/49 sub/59 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/5 mul1/45 mul2/55 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="4"/>
<pin id="285" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/27 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv40_load/2 indvars_iv40_load_1/42 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_1 A_load_2 A_load_3 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul mul1 mul2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Q_load Q_load_1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln80_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="19" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="k_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="19" slack="1"/>
<pin id="320" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln100_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="19" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln100_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="19" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln100_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln100_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="19" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="19" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln94_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="19" slack="0"/>
<pin id="342" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="0" index="1" bw="9" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln94_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="18" slack="0"/>
<pin id="354" dir="0" index="1" bw="18" slack="0"/>
<pin id="355" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln94_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="18" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln100_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln89_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="0"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln89_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="31" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln89_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln89_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln92_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="1"/>
<pin id="397" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln92_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="18" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln92_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln92/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="bitcast_ln94_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln94/24 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln95_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="19" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/25 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln95_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="19" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/25 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln95_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="15"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/25 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln95_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="19" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/25 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="18" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/25 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln98_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="0"/>
<pin id="443" dir="0" index="1" bw="18" slack="14"/>
<pin id="444" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/25 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln98_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/25 "/>
</bind>
</comp>

<comp id="451" class="1004" name="bitcast_ln98_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln98/27 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln98_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln98_1/41 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln100_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/42 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln100_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="16"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_1/42 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln103_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/42 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln103_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="15"/>
<pin id="475" dir="0" index="1" bw="18" slack="0"/>
<pin id="476" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/42 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln103_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/42 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln85_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/42 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln80_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="19" slack="15"/>
<pin id="491" dir="0" index="1" bw="19" slack="16"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/42 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln85_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="16"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/42 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln104_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="19" slack="0"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/43 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln104_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/43 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln104_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="17"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/43 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln104_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="19" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/43 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="0"/>
<pin id="519" dir="0" index="1" bw="9" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/43 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln107_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="18" slack="0"/>
<pin id="527" dir="0" index="1" bw="18" slack="1"/>
<pin id="528" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/43 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln107_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="18" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/43 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln107_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="18" slack="0"/>
<pin id="537" dir="0" index="1" bw="18" slack="16"/>
<pin id="538" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/43 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln107_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="18" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/43 "/>
</bind>
</comp>

<comp id="545" class="1004" name="bitcast_ln107_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107/45 "/>
</bind>
</comp>

<comp id="550" class="1004" name="bitcast_ln107_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_1/45 "/>
</bind>
</comp>

<comp id="555" class="1004" name="bitcast_ln107_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_2/52 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln109_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="19" slack="0"/>
<pin id="561" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/53 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln109_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/53 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln109_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="18"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/53 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln109_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/53 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="18" slack="0"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/53 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln112_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="18" slack="0"/>
<pin id="588" dir="0" index="1" bw="18" slack="2"/>
<pin id="589" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/53 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln112_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="18" slack="0"/>
<pin id="593" dir="0" index="1" bw="18" slack="17"/>
<pin id="594" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/53 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln112_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="18" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/53 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln100_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="2"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/53 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bitcast_ln112_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/55 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln112_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="18" slack="4"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/57 "/>
</bind>
</comp>

<comp id="616" class="1004" name="bitcast_ln112_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/59 "/>
</bind>
</comp>

<comp id="621" class="1004" name="bitcast_ln112_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_2/63 "/>
</bind>
</comp>

<comp id="625" class="1005" name="indvars_iv40_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv40 "/>
</bind>
</comp>

<comp id="632" class="1005" name="k_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="19" slack="0"/>
<pin id="634" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="639" class="1005" name="nj_read_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nj_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="ni_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ni_read "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln100_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="19" slack="15"/>
<pin id="658" dir="1" index="1" bw="19" slack="15"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="661" class="1005" name="trunc_ln94_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="18" slack="1"/>
<pin id="663" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="18" slack="15"/>
<pin id="671" dir="1" index="1" bw="18" slack="15"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="R_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="18" slack="13"/>
<pin id="676" dir="1" index="1" bw="18" slack="13"/>
</pin_list>
<bind>
<opset="R_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="trunc_ln100_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="15"/>
<pin id="681" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln100_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="add_ln89_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="31" slack="0"/>
<pin id="689" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="692" class="1005" name="A_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="1"/>
<pin id="694" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="bitcast_ln92_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln92 "/>
</bind>
</comp>

<comp id="703" class="1005" name="nrm_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nrm_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="717" class="1005" name="add_ln95_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="19" slack="0"/>
<pin id="719" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="722" class="1005" name="zext_ln98_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="16"/>
<pin id="724" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="727" class="1005" name="A_addr_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="bitcast_ln98_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln98 "/>
</bind>
</comp>

<comp id="737" class="1005" name="div_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="1"/>
<pin id="739" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="745" class="1005" name="trunc_ln103_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="18" slack="1"/>
<pin id="747" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln103 "/>
</bind>
</comp>

<comp id="751" class="1005" name="R_addr_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="18" slack="1"/>
<pin id="753" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="R_addr_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="add_ln104_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="19" slack="0"/>
<pin id="761" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="764" class="1005" name="A_addr_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="18" slack="1"/>
<pin id="766" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="769" class="1005" name="Q_addr_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="18" slack="1"/>
<pin id="771" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="bitcast_ln107_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln107 "/>
</bind>
</comp>

<comp id="779" class="1005" name="bitcast_ln107_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="1"/>
<pin id="781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln107_1 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="789" class="1005" name="bitcast_ln107_2_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln107_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln109_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="19" slack="0"/>
<pin id="799" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln112_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="18" slack="4"/>
<pin id="804" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="807" class="1005" name="Q_addr_2_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="18" slack="1"/>
<pin id="809" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="add_ln100_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="31" slack="1"/>
<pin id="814" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="bitcast_ln112_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln112_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="A_addr_3_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="18" slack="1"/>
<pin id="824" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="827" class="1005" name="bitcast_ln112_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln112 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sub_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="164"><net_src comp="149" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="218" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="192" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="248" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="248" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="196" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="110" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="277" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="307"><net_src comp="136" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="318" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="318" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="321" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="340" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="366"><net_src comp="292" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="185" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="185" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="185" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="367" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="407"><net_src comp="295" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="417"><net_src comp="208" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="208" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="208" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="38" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="414" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="454"><net_src comp="295" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="463"><net_src comp="218" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="218" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="487"><net_src comp="292" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="10" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="497"><net_src comp="483" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="241" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="241" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="241" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="36" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="38" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="498" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="40" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="539"><net_src comp="517" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="548"><net_src comp="304" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="553"><net_src comp="295" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="558"><net_src comp="271" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="264" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="264" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="264" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="36" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="38" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="559" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="40" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="578" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="605"><net_src comp="215" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="56" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="304" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="619"><net_src comp="295" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="628"><net_src comp="76" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="635"><net_src comp="80" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="642"><net_src comp="84" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="648"><net_src comp="90" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="659"><net_src comp="334" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="664"><net_src comp="340" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="672"><net_src comp="344" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="677"><net_src comp="96" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="682"><net_src comp="363" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="690"><net_src comp="380" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="695"><net_src comp="103" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="700"><net_src comp="404" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="706"><net_src comp="271" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="711"><net_src comp="286" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="720"><net_src comp="427" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="725"><net_src comp="446" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="730"><net_src comp="121" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="735"><net_src comp="451" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="740"><net_src comp="282" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="748"><net_src comp="469" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="754"><net_src comp="142" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="762"><net_src comp="511" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="767"><net_src comp="149" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="772"><net_src comp="156" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="777"><net_src comp="545" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="782"><net_src comp="550" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="787"><net_src comp="271" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="792"><net_src comp="555" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="800"><net_src comp="572" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="805"><net_src comp="586" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="810"><net_src comp="165" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="815"><net_src comp="601" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="820"><net_src comp="607" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="825"><net_src comp="173" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="830"><net_src comp="616" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="835"><net_src comp="271" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="621" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {63 }
	Port: R | {24 43 }
	Port: Q | {41 }
 - Input state : 
	Port: kernel_gramschmidt : ni | {1 }
	Port: kernel_gramschmidt : nj | {1 }
	Port: kernel_gramschmidt : A | {3 4 25 26 43 44 57 58 }
	Port: kernel_gramschmidt : Q | {43 44 53 54 }
  - Chain level:
	State 1
		store_ln80 : 1
		store_ln0 : 1
	State 2
		trunc_ln100 : 1
		zext_ln100 : 1
		icmp_ln100 : 2
		add_ln100 : 1
		br_ln85 : 3
		trunc_ln94 : 1
		tmp_1 : 2
		add_ln94 : 3
		zext_ln94 : 4
		R_addr : 5
		trunc_ln100_1 : 1
	State 3
		trunc_ln89 : 1
		zext_ln89 : 1
		icmp_ln89 : 2
		add_ln89 : 1
		br_ln89 : 3
		tmp_2 : 2
		add_ln92 : 3
		zext_ln92 : 4
		A_addr : 5
		A_load : 6
		tmp : 1
	State 4
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln94 : 1
	State 25
		trunc_ln95 : 1
		zext_ln95 : 1
		icmp_ln95 : 2
		add_ln95 : 1
		br_ln95 : 3
		tmp_3 : 2
		add_ln98 : 3
		zext_ln98 : 4
		A_addr_1 : 5
		A_load_1 : 6
	State 26
	State 27
		div : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		store_ln98 : 1
	State 42
		zext_ln100_1 : 1
		icmp_ln100_1 : 2
		br_ln100 : 3
		trunc_ln103 : 1
		add_ln103 : 2
		zext_ln103 : 3
		R_addr_1 : 4
		add_ln85 : 1
		store_ln85 : 2
	State 43
		trunc_ln104 : 1
		zext_ln104 : 1
		icmp_ln104 : 2
		add_ln104 : 1
		br_ln104 : 3
		tmp_4 : 2
		add_ln107 : 3
		zext_ln107 : 4
		A_addr_2 : 5
		add_ln107_1 : 3
		zext_ln107_1 : 4
		Q_addr_1 : 5
		Q_load : 6
		A_load_2 : 6
		store_ln107 : 1
	State 44
	State 45
		mul1 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		bitcast_ln107_2 : 1
	State 53
		trunc_ln109 : 1
		zext_ln109 : 1
		icmp_ln109 : 2
		add_ln109 : 1
		br_ln109 : 3
		tmp_5 : 2
		add_ln112 : 3
		add_ln112_1 : 3
		zext_ln112_1 : 4
		Q_addr_2 : 5
		Q_load_1 : 6
	State 54
	State 55
		mul2 : 1
	State 56
	State 57
		A_addr_3 : 1
		A_load_3 : 2
	State 58
	State 59
		sub : 1
	State 60
	State 61
	State 62
	State 63
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_271      |    3    |   430   |   708   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln100_fu_334   |    0    |    0    |    26   |
|          |    add_ln94_fu_352   |    0    |    0    |    25   |
|          |    add_ln89_fu_380   |    0    |    0    |    38   |
|          |    add_ln92_fu_394   |    0    |    0    |    25   |
|          |    add_ln95_fu_427   |    0    |    0    |    26   |
|          |    add_ln98_fu_441   |    0    |    0    |    25   |
|          |   add_ln103_fu_473   |    0    |    0    |    25   |
|    add   |    add_ln85_fu_483   |    0    |    0    |    39   |
|          |   add_ln104_fu_511   |    0    |    0    |    26   |
|          |   add_ln107_fu_525   |    0    |    0    |    25   |
|          |  add_ln107_1_fu_535  |    0    |    0    |    25   |
|          |   add_ln109_fu_572   |    0    |    0    |    26   |
|          |   add_ln112_fu_586   |    0    |    0    |    25   |
|          |  add_ln112_1_fu_591  |    0    |    0    |    25   |
|          |  add_ln100_1_fu_601  |    0    |    0    |    38   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_277      |    8    |   275   |   108   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln100_fu_329  |    0    |    0    |    39   |
|          |   icmp_ln89_fu_375   |    0    |    0    |    39   |
|   icmp   |   icmp_ln95_fu_422   |    0    |    0    |    39   |
|          |  icmp_ln100_1_fu_464 |    0    |    0    |    39   |
|          |   icmp_ln104_fu_506  |    0    |    0    |    39   |
|          |   icmp_ln109_fu_567  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   read   |  nj_read_read_fu_84  |    0    |    0    |    0    |
|          |  ni_read_read_fu_90  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_282      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_286      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln100_fu_321  |    0    |    0    |    0    |
|          |   trunc_ln94_fu_340  |    0    |    0    |    0    |
|          | trunc_ln100_1_fu_363 |    0    |    0    |    0    |
|   trunc  |   trunc_ln89_fu_367  |    0    |    0    |    0    |
|          |   trunc_ln95_fu_414  |    0    |    0    |    0    |
|          |  trunc_ln103_fu_469  |    0    |    0    |    0    |
|          |  trunc_ln104_fu_498  |    0    |    0    |    0    |
|          |  trunc_ln109_fu_559  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln100_fu_325  |    0    |    0    |    0    |
|          |   zext_ln94_fu_358   |    0    |    0    |    0    |
|          |   zext_ln89_fu_371   |    0    |    0    |    0    |
|          |   zext_ln92_fu_399   |    0    |    0    |    0    |
|          |   zext_ln95_fu_418   |    0    |    0    |    0    |
|          |   zext_ln98_fu_446   |    0    |    0    |    0    |
|   zext   |  zext_ln100_1_fu_460 |    0    |    0    |    0    |
|          |   zext_ln103_fu_478  |    0    |    0    |    0    |
|          |   zext_ln104_fu_502  |    0    |    0    |    0    |
|          |   zext_ln107_fu_530  |    0    |    0    |    0    |
|          |  zext_ln107_1_fu_540 |    0    |    0    |    0    |
|          |   zext_ln109_fu_563  |    0    |    0    |    0    |
|          |  zext_ln112_1_fu_596 |    0    |    0    |    0    |
|          |   zext_ln112_fu_612  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_344     |    0    |    0    |    0    |
|          |     tmp_2_fu_386     |    0    |    0    |    0    |
|bitconcatenate|     tmp_3_fu_433     |    0    |    0    |    0    |
|          |     tmp_4_fu_517     |    0    |    0    |    0    |
|          |     tmp_5_fu_578     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   705   |   1469  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_727   |   18   |
|    A_addr_2_reg_764   |   18   |
|    A_addr_3_reg_822   |   18   |
|     A_addr_reg_692    |   18   |
|    Q_addr_1_reg_769   |   18   |
|    Q_addr_2_reg_807   |   18   |
|    R_addr_1_reg_751   |   18   |
|     R_addr_reg_674    |   18   |
|  add_ln100_1_reg_812  |   31   |
|   add_ln100_reg_656   |   19   |
|   add_ln104_reg_759   |   19   |
|   add_ln109_reg_797   |   19   |
|   add_ln112_reg_802   |   18   |
|    add_ln89_reg_687   |   31   |
|    add_ln95_reg_717   |   19   |
|      add_reg_784      |   64   |
|bitcast_ln107_1_reg_779|   64   |
|bitcast_ln107_2_reg_789|   64   |
| bitcast_ln107_reg_774 |   64   |
|bitcast_ln112_1_reg_817|   64   |
| bitcast_ln112_reg_827 |   64   |
|  bitcast_ln92_reg_697 |   64   |
|  bitcast_ln98_reg_732 |   64   |
|      div_reg_737      |   64   |
|     empty_reg_248     |   64   |
|      i_1_reg_204      |   19   |
|      i_2_reg_237      |   19   |
|      i_3_reg_260      |   19   |
|       i_reg_181       |   31   |
|  indvars_iv40_reg_625 |   32   |
|       j_reg_215       |   31   |
|       k_reg_632       |   19   |
|    ni_read_reg_645    |   32   |
|    nj_read_reg_639    |   32   |
|     nrm_1_reg_703     |   64   |
|      nrm_reg_192      |   64   |
|        reg_295        |   64   |
|        reg_299        |   64   |
|        reg_304        |   64   |
|   storemerge_reg_225  |   64   |
|      sub_reg_832      |   64   |
|     tmp_1_reg_669     |   18   |
|      tmp_reg_708      |   64   |
| trunc_ln100_1_reg_679 |   31   |
|  trunc_ln103_reg_745  |   18   |
|   trunc_ln94_reg_661  |   18   |
|   zext_ln98_reg_722   |   64   |
+-----------------------+--------+
|         Total         |  1835  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   8  |  18  |   144  ||    43   |
| grp_access_fu_116 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_116 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_136 |  p0  |   5  |  18  |   90   ||    26   |
|    nrm_reg_192    |  p0  |   2  |  64  |   128  ||    9    |
|   empty_reg_248   |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_271    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_277    |  p0  |   6  |  64  |   384  ||    31   |
|     grp_fu_277    |  p1  |   5  |  64  |   320  ||    26   |
|     grp_fu_282    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1742  || 4.46143 ||   191   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |  1469  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   191  |
|  Register |    -   |    -   |  1835  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    4   |  2540  |  1660  |
+-----------+--------+--------+--------+--------+
