//
// Verilog Module mopshub_lib.bit_counter
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 12:02:28 07/21/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module bit_counter #(
   // synopsys template
   parameter bit_size = 5
)
( 
   // Port Declarations
   input   wire                    ext_rst, 
   input   wire                    rst, 
   output  wire    [bit_size-1:0]  data_out, 
   input   wire                    clk, 
   input   wire                    cnt_enable
);

// Internal Declarations
  reg [bit_size-1:0] data_out_reg;
  assign data_out = data_out_reg ;
  //-------------Code Starts Here-------
  always @(posedge clk)
    if (!rst | ext_rst) 
      begin
        data_out_reg <= 5'b00000 ; //Default number is 0 
      end 
    else if (cnt_enable) 
      begin
        data_out_reg <= data_out_reg + 1;
      end
endmodule 
