--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml xillyctr.twx xillyctr.ncd -o xillyctr.twr xillyctr.pcf
-ucf top.ucf

Design file:              xillyctr.ncd
Physical constraint file: xillyctr.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (SLICE_X58Y94.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.158 - 0.177)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.DQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X56Y82.A2      net (fanout=2)        0.790   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X58Y94.CE      net (fanout=2)        0.905   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X58Y94.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (0.961ns logic, 2.928ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.158 - 0.179)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    SLICE_X56Y82.A3      net (fanout=2)        0.616   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<2>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X58Y94.CE      net (fanout=2)        0.905   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X58Y94.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.961ns logic, 2.754ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.158 - 0.177)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X56Y82.A5      net (fanout=2)        0.406   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X58Y94.CE      net (fanout=2)        0.905   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X58Y94.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (0.961ns logic, 2.544ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X56Y81.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.448 - 0.511)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.DQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X56Y82.A2      net (fanout=2)        0.790   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.BMUX    Tilo                  0.247   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X56Y81.CE      net (fanout=2)        0.474   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X56Y81.CLK     Tceck                 0.226   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.111ns logic, 2.497ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.448 - 0.513)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    SLICE_X56Y82.A3      net (fanout=2)        0.616   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<2>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.BMUX    Tilo                  0.247   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X56Y81.CE      net (fanout=2)        0.474   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X56Y81.CLK     Tceck                 0.226   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.111ns logic, 2.323ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.448 - 0.511)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X56Y82.A5      net (fanout=2)        0.406   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.BMUX    Tilo                  0.247   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X56Y81.CE      net (fanout=2)        0.474   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X56Y81.CLK     Tceck                 0.226   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.111ns logic, 2.113ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (SLICE_X56Y81.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.448 - 0.511)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.DQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X56Y82.A2      net (fanout=2)        0.790   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.BMUX    Tilo                  0.247   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X56Y81.CE      net (fanout=2)        0.474   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X56Y81.CLK     Tceck                 0.226   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.111ns logic, 2.497ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.448 - 0.513)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    SLICE_X56Y82.A3      net (fanout=2)        0.616   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<2>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.BMUX    Tilo                  0.247   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X56Y81.CE      net (fanout=2)        0.474   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X56Y81.CLK     Tceck                 0.226   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.111ns logic, 2.323ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.448 - 0.511)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X56Y82.A5      net (fanout=2)        0.406   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X56Y82.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X59Y81.A1      net (fanout=1)        0.852   N8
    SLICE_X59Y81.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.B5      net (fanout=2)        0.381   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X59Y81.BMUX    Tilo                  0.247   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X56Y81.CE      net (fanout=2)        0.474   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X56Y81.CLK     Tceck                 0.226   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.111ns logic, 2.113ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X56Y81.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.433   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    SLICE_X56Y81.A4      net (fanout=2)        0.354   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>
    SLICE_X56Y81.CLK     Tah         (-Th)     0.097   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>_rt
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_xor<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.336ns logic, 0.354ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (SLICE_X56Y80.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.433   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    SLICE_X56Y80.A4      net (fanout=2)        0.355   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<0>
    SLICE_X56Y80.CLK     Tah         (-Th)     0.097   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_lut<0>_INV_0
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_cy<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.336ns logic, 0.355ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (SLICE_X58Y81.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.AQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    SLICE_X58Y81.A4      net (fanout=2)        0.349   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<0>
    SLICE_X58Y81.CLK     Tah         (-Th)     0.071   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_lut<0>_INV_0
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_cy<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.343ns logic, 0.349ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  divided by 2.50 to 4 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1355 paths analyzed, 798 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAMB36_X3Y12.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA42 Tpcicko_RXRAM         0.757   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIL5    net (fanout=1)        2.586   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_rx_bwdata<42>
    RAMB36_X3Y12.CLKARDCLKL Trdck_DIA             0.342   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.685ns (1.099ns logic, 2.586ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MIMTXBRDATA34), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL1    Trcko_DOB             0.818   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA34 net (fanout=1)        3.064   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_tx_brdata<34>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.062   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.944ns (0.880ns logic, 3.064ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAMB36_X3Y12.ADDRAU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1   Tpcicko_RXRAM         0.747   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.ADDRAU6    net (fanout=4)        2.577   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X3Y12.CLKARDCLKU Trcck_ADDRA           0.347   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.671ns (1.094ns logic, 2.577ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA05), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (1.603 - 1.355)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5 to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X107Y68.BQ         Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<7>
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5
    GTP_DUAL_X0Y2.TXDATA05   net (fanout=1)        1.885   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<5>
    GTP_DUAL_X0Y2.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.372ns (-1.513ns logic, 1.885ns route)
                                                           (-406.7% logic, 506.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXCHARDISPMODE00), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_compliance (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (1.603 - 1.391)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_compliance to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X106Y66.DQ               Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_compliance_reg<0>
                                                                 XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_compliance
    GTP_DUAL_X0Y2.TXCHARDISPMODE00 net (fanout=1)        1.903   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_compliance_reg<0>
    GTP_DUAL_X0Y2.TXUSRCLK20       Tgtpckc_CHARDISPM(-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                                 XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------------  ---------------------------
    Total                                                0.390ns (-1.513ns logic, 1.903ns route)
                                                                 (-387.9% logic, 487.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA06), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (1.603 - 1.355)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data6 to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X107Y68.CQ         Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<7>
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data6
    GTP_DUAL_X0Y2.TXDATA06   net (fanout=1)        2.030   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<6>
    GTP_DUAL_X0Y2.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.517ns (-1.513ns logic, 2.030ns route)
                                                           (-292.6% logic, 392.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  multiplied by 1.60 to 16 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 151161 paths analyzed, 24650 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.404ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (SLICE_X102Y68.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (3.479 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR2 Tpcicko_CFG           1.628   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X102Y68.C6            net (fanout=2)        1.041   XLXI_37/pcie/pcie_ep0/fe_l0_dll_error_vector<2>
    SLICE_X102Y68.CLK           Tas                   0.029   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_37/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    --------------------------------------------------------  ---------------------------
    Total                                             2.698ns (1.657ns logic, 1.041ns route)
                                                              (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (SLICE_X102Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (3.479 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X102Y68.A6            net (fanout=2)        0.886   XLXI_37/pcie/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X102Y68.CLK           Tas                   0.026   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_37/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             2.675ns (1.789ns logic, 0.886ns route)
                                                              (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/mgt_reset_n_flt_reg (SLICE_X104Y69.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_2d (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/mgt_reset_n_flt_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (3.452 - 3.626)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_2d to XLXI_37/pcie/pcie_ep0/mgt_reset_n_flt_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y77.AQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_2d
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_2d
    SLICE_X104Y69.A3     net (fanout=5)        2.475   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_2d
    SLICE_X104Y69.CLK    Tas                   0.007   XLXI_37/pcie/pcie_ep0/mgt_reset_n_flt_reg
                                                       XLXI_37/pcie/pcie_ep0/mgt_reset_n1
                                                       XLXI_37/pcie/pcie_ep0/mgt_reset_n_flt_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.457ns logic, 2.475ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTWDATA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_17 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (1.657 - 1.390)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_17 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y74.AQ     Tcko                  0.414   XLXI_37/pcie/pcie_ep0/mgmt_wdata<17>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_17
    PCIE_X0Y0.MGMTWDATA17net (fanout=1)        1.846   XLXI_37/pcie/pcie_ep0/mgmt_wdata<17>
    PCIE_X0Y0.CRMUSERCLK Tpcickd_MGMT(-Th)     1.950   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (-1.536ns logic, 1.846ns route)
                                                       (-495.5% logic, 595.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.LLKTXDATA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_3 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (1.657 - 1.367)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_3 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y62.DQ     Tcko                  0.433   XLXI_37/pcie/pcie_ep0/llk_tx_data<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_3
    PCIE_X0Y0.LLKTXDATA3 net (fanout=1)        1.864   XLXI_37/pcie/pcie_ep0/llk_tx_data<3>
    PCIE_X0Y0.CRMUSERCLK Tpcickd_LLK (-Th)     1.963   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (-1.530ns logic, 1.864ns route)
                                                       (-458.1% logic, 558.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.LLKTXDATA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_17 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.252ns (1.657 - 1.405)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_17 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y60.BQ     Tcko                  0.414   XLXI_37/pcie/pcie_ep0/llk_tx_data<19>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_17
    PCIE_X0Y0.LLKTXDATA17net (fanout=1)        1.860   XLXI_37/pcie/pcie_ep0/llk_tx_data<17>
    PCIE_X0Y0.CRMUSERCLK Tpcickd_LLK (-Th)     1.966   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (-1.552ns logic, 1.860ns route)
                                                       (-503.9% logic, 603.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_392fde13 = PERIOD TIMEGRP "clk_392fde13" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_392fde13 = PERIOD TIMEGRP "clk_392fde13" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = 
PERIOD TIMEGRP         "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" 
TS_MGTCLK * 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP
        "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = 
PERIOD TIMEGRP         "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" 
TS_MGTCLK * 0.625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP
        "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 0.625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.163ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.919ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.645ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.163ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.918ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.644ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.165ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.888ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.616ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pcie_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pcie_ref_clk                   |     10.000ns|      4.000ns|     10.000ns|            0|            0|          298|       152516|
| XLXI_37/pcie/pcie_ep0/pcie_blk|      4.000ns|      4.000ns|          N/A|            0|            0|         1355|            0|
| /clocking_i/clkout0           |             |             |             |             |             |             |             |
| XLXI_37/pcie/pcie_ep0/pcie_blk|     16.000ns|     13.404ns|          N/A|            0|            0|       151161|            0|
| /clocking_i/clkout1           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|            0|            0|
| TS_XLXI_37_pcie_pcie_ep0_pcie_|      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| blk_clocking_i_clkout0        |             |             |             |             |             |             |             |
| TS_XLXI_37_pcie_pcie_ep0_pcie_|     16.000ns|      8.000ns|          N/A|            0|            0|            0|            0|
| blk_clocking_i_clkout1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PCIE_REFCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   12.545|         |    2.708|    2.250|
PCIE_REFCLK_P  |   12.545|         |    2.708|    2.250|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCIE_REFCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   12.545|         |    2.708|    2.250|
PCIE_REFCLK_P  |   12.545|         |    2.708|    2.250|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 152814 paths, 0 nets, and 28619 connections

Design statistics:
   Minimum period:  13.404ns{1}   (Maximum frequency:  74.605MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 29 19:34:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 555 MB



