{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584022928536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584022928538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 08:22:08 2020 " "Processing started: Thu Mar 12 08:22:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584022928538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022928538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022928538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584022928913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584022928913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad05/ALU.v " "Can't analyze file -- file ../actividad05/ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584022942195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_tb " "Found entity 1: memoria_tb" {  } { { "memoria_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad06.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad06.v" { { "Info" "ISGN_ENTITY_NAME" "1 actividad06 " "Found entity 1: actividad06" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad06_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad06_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 actividad06_tb " "Found entity 1: actividad06_tb" {  } { { "actividad06_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "actividad06 " "Elaborating entity \"actividad06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584022942295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1584022942308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "actividad06.v" "alu" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584022942309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem\"" {  } { { "actividad06.v" "mem" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584022942311 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoria.v(11) " "Verilog HDL Always Construct warning at memoria.v(11): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584022942312 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoria.v(17) " "Inferred latch for \"dataOut\[0\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942312 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoria.v(17) " "Inferred latch for \"dataOut\[1\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942312 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoria.v(17) " "Inferred latch for \"dataOut\[2\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942312 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoria.v(17) " "Inferred latch for \"dataOut\[3\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942313 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoria.v(17) " "Inferred latch for \"dataOut\[4\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942313 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoria.v(17) " "Inferred latch for \"dataOut\[5\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942313 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoria.v(17) " "Inferred latch for \"dataOut\[6\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942313 "|actividad06|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoria.v(17) " "Inferred latch for \"dataOut\[7\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942313 "|actividad06|memoria:mem"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022942602 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022942602 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1584022942602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584022942727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942728 ""}  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584022942728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lls " "Found entity 1: mult_lls" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022942843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022942843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584022942943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584022942943 ""}  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584022942943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tfe " "Found entity 1: alt_u_div_tfe" {  } { { "db/alt_u_div_tfe.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/alt_u_div_tfe.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_n4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o4c " "Found entity 1: add_sub_o4c" {  } { { "db/add_sub_o4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_o4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p4c " "Found entity 1: add_sub_p4c" {  } { { "db/add_sub_p4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/add_sub_p4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584022943703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022943703 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943801 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1584022943801 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1584022943801 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad07/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022943804 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1584022943804 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1584022943804 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "54 " "Ignored 54 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "54 " "Ignored 54 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1584022944136 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1584022944136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~304 " "Latch memoria:mem\|data~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944158 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~296 " "Latch memoria:mem\|data~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944159 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~288 " "Latch memoria:mem\|data~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944159 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~312 " "Latch memoria:mem\|data~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944159 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~328 " "Latch memoria:mem\|data~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944159 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~336 " "Latch memoria:mem\|data~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944160 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~320 " "Latch memoria:mem\|data~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944160 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~344 " "Latch memoria:mem\|data~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944160 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~264 " "Latch memoria:mem\|data~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944160 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~272 " "Latch memoria:mem\|data~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~256 " "Latch memoria:mem\|data~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~280 " "Latch memoria:mem\|data~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~368 " "Latch memoria:mem\|data~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~360 " "Latch memoria:mem\|data~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~352 " "Latch memoria:mem\|data~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~376 " "Latch memoria:mem\|data~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944161 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~176 " "Latch memoria:mem\|data~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944162 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~208 " "Latch memoria:mem\|data~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944162 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~144 " "Latch memoria:mem\|data~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944162 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~240 " "Latch memoria:mem\|data~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944162 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~200 " "Latch memoria:mem\|data~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944162 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~168 " "Latch memoria:mem\|data~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944163 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~136 " "Latch memoria:mem\|data~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944163 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~232 " "Latch memoria:mem\|data~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944163 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~160 " "Latch memoria:mem\|data~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944163 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~192 " "Latch memoria:mem\|data~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944163 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~128 " "Latch memoria:mem\|data~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944163 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~224 " "Latch memoria:mem\|data~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944164 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~216 " "Latch memoria:mem\|data~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944164 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~184 " "Latch memoria:mem\|data~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944164 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~152 " "Latch memoria:mem\|data~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944164 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~248 " "Latch memoria:mem\|data~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944164 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~80 " "Latch memoria:mem\|data~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944164 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~72 " "Latch memoria:mem\|data~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944165 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~64 " "Latch memoria:mem\|data~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944165 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~88 " "Latch memoria:mem\|data~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944165 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~40 " "Latch memoria:mem\|data~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944165 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~48 " "Latch memoria:mem\|data~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944165 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~32 " "Latch memoria:mem\|data~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944165 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~56 " "Latch memoria:mem\|data~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944166 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~16 " "Latch memoria:mem\|data~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944166 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~8 " "Latch memoria:mem\|data~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944166 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~0 " "Latch memoria:mem\|data~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944166 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~24 " "Latch memoria:mem\|data~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944166 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~104 " "Latch memoria:mem\|data~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944166 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~112 " "Latch memoria:mem\|data~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944167 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~96 " "Latch memoria:mem\|data~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944167 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~120 " "Latch memoria:mem\|data~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944167 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~424 " "Latch memoria:mem\|data~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944167 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~456 " "Latch memoria:mem\|data~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944167 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~392 " "Latch memoria:mem\|data~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944168 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~488 " "Latch memoria:mem\|data~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944168 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~464 " "Latch memoria:mem\|data~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944168 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~432 " "Latch memoria:mem\|data~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944168 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~400 " "Latch memoria:mem\|data~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944169 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~496 " "Latch memoria:mem\|data~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944169 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~448 " "Latch memoria:mem\|data~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944169 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~416 " "Latch memoria:mem\|data~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944170 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~384 " "Latch memoria:mem\|data~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944170 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~480 " "Latch memoria:mem\|data~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944170 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~440 " "Latch memoria:mem\|data~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~472 " "Latch memoria:mem\|data~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~408 " "Latch memoria:mem\|data~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~504 " "Latch memoria:mem\|data~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~688 " "Latch memoria:mem\|data~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~720 " "Latch memoria:mem\|data~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~656 " "Latch memoria:mem\|data~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944171 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~752 " "Latch memoria:mem\|data~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944172 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~712 " "Latch memoria:mem\|data~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944172 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~680 " "Latch memoria:mem\|data~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944172 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~648 " "Latch memoria:mem\|data~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944172 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~744 " "Latch memoria:mem\|data~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944172 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~672 " "Latch memoria:mem\|data~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944173 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~704 " "Latch memoria:mem\|data~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944173 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~640 " "Latch memoria:mem\|data~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944173 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~736 " "Latch memoria:mem\|data~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944173 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~728 " "Latch memoria:mem\|data~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944174 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~696 " "Latch memoria:mem\|data~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944174 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~664 " "Latch memoria:mem\|data~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944175 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~760 " "Latch memoria:mem\|data~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944175 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~816 " "Latch memoria:mem\|data~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944176 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~808 " "Latch memoria:mem\|data~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944176 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~800 " "Latch memoria:mem\|data~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944176 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~824 " "Latch memoria:mem\|data~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944177 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~840 " "Latch memoria:mem\|data~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944177 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~848 " "Latch memoria:mem\|data~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944177 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~832 " "Latch memoria:mem\|data~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944177 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~856 " "Latch memoria:mem\|data~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944178 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~776 " "Latch memoria:mem\|data~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944178 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~784 " "Latch memoria:mem\|data~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944178 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~768 " "Latch memoria:mem\|data~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944178 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~792 " "Latch memoria:mem\|data~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944179 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~880 " "Latch memoria:mem\|data~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944179 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~872 " "Latch memoria:mem\|data~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944179 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~864 " "Latch memoria:mem\|data~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944179 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~888 " "Latch memoria:mem\|data~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944179 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~592 " "Latch memoria:mem\|data~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944179 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~584 " "Latch memoria:mem\|data~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944180 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~576 " "Latch memoria:mem\|data~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944180 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~600 " "Latch memoria:mem\|data~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944180 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~552 " "Latch memoria:mem\|data~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944180 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~560 " "Latch memoria:mem\|data~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944180 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~544 " "Latch memoria:mem\|data~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944180 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~568 " "Latch memoria:mem\|data~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944181 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~528 " "Latch memoria:mem\|data~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944181 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~520 " "Latch memoria:mem\|data~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944181 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~512 " "Latch memoria:mem\|data~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944181 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~536 " "Latch memoria:mem\|data~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944181 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~616 " "Latch memoria:mem\|data~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944181 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~624 " "Latch memoria:mem\|data~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944182 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~608 " "Latch memoria:mem\|data~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944182 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~632 " "Latch memoria:mem\|data~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944182 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~936 " "Latch memoria:mem\|data~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944182 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~968 " "Latch memoria:mem\|data~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944182 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~904 " "Latch memoria:mem\|data~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944183 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1000 " "Latch memoria:mem\|data~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944183 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~976 " "Latch memoria:mem\|data~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944183 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~944 " "Latch memoria:mem\|data~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944183 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~912 " "Latch memoria:mem\|data~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944183 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1008 " "Latch memoria:mem\|data~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944183 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~960 " "Latch memoria:mem\|data~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944184 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~928 " "Latch memoria:mem\|data~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944184 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~896 " "Latch memoria:mem\|data~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944184 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~992 " "Latch memoria:mem\|data~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944184 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~952 " "Latch memoria:mem\|data~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944184 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~984 " "Latch memoria:mem\|data~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944185 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~920 " "Latch memoria:mem\|data~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944185 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1016 " "Latch memoria:mem\|data~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944185 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~305 " "Latch memoria:mem\|data~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944185 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~297 " "Latch memoria:mem\|data~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944185 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~289 " "Latch memoria:mem\|data~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944186 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~313 " "Latch memoria:mem\|data~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944186 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~329 " "Latch memoria:mem\|data~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944186 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~337 " "Latch memoria:mem\|data~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944187 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~321 " "Latch memoria:mem\|data~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944187 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~345 " "Latch memoria:mem\|data~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944188 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~265 " "Latch memoria:mem\|data~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944188 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~273 " "Latch memoria:mem\|data~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944188 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~257 " "Latch memoria:mem\|data~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944189 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~281 " "Latch memoria:mem\|data~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944189 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~369 " "Latch memoria:mem\|data~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944189 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~361 " "Latch memoria:mem\|data~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944189 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~353 " "Latch memoria:mem\|data~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944190 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~377 " "Latch memoria:mem\|data~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944190 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~177 " "Latch memoria:mem\|data~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944191 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~209 " "Latch memoria:mem\|data~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944191 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~145 " "Latch memoria:mem\|data~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944191 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~241 " "Latch memoria:mem\|data~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~201 " "Latch memoria:mem\|data~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~169 " "Latch memoria:mem\|data~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~137 " "Latch memoria:mem\|data~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~233 " "Latch memoria:mem\|data~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~161 " "Latch memoria:mem\|data~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~193 " "Latch memoria:mem\|data~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944192 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~129 " "Latch memoria:mem\|data~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944193 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~225 " "Latch memoria:mem\|data~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944193 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~217 " "Latch memoria:mem\|data~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944193 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~185 " "Latch memoria:mem\|data~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944193 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~153 " "Latch memoria:mem\|data~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944193 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~249 " "Latch memoria:mem\|data~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~81 " "Latch memoria:mem\|data~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~73 " "Latch memoria:mem\|data~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~65 " "Latch memoria:mem\|data~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~89 " "Latch memoria:mem\|data~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~41 " "Latch memoria:mem\|data~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~49 " "Latch memoria:mem\|data~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944194 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~33 " "Latch memoria:mem\|data~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944195 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~57 " "Latch memoria:mem\|data~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944195 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~17 " "Latch memoria:mem\|data~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944195 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~9 " "Latch memoria:mem\|data~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944195 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1 " "Latch memoria:mem\|data~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944195 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~25 " "Latch memoria:mem\|data~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944195 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~105 " "Latch memoria:mem\|data~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944196 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~113 " "Latch memoria:mem\|data~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944196 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~97 " "Latch memoria:mem\|data~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944196 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~121 " "Latch memoria:mem\|data~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944196 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~425 " "Latch memoria:mem\|data~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944196 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~457 " "Latch memoria:mem\|data~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~393 " "Latch memoria:mem\|data~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~489 " "Latch memoria:mem\|data~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~465 " "Latch memoria:mem\|data~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~433 " "Latch memoria:mem\|data~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~401 " "Latch memoria:mem\|data~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~497 " "Latch memoria:mem\|data~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~449 " "Latch memoria:mem\|data~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944197 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~417 " "Latch memoria:mem\|data~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~385 " "Latch memoria:mem\|data~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~481 " "Latch memoria:mem\|data~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~441 " "Latch memoria:mem\|data~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~473 " "Latch memoria:mem\|data~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~409 " "Latch memoria:mem\|data~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~505 " "Latch memoria:mem\|data~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~689 " "Latch memoria:mem\|data~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~721 " "Latch memoria:mem\|data~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~657 " "Latch memoria:mem\|data~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944198 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~753 " "Latch memoria:mem\|data~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~713 " "Latch memoria:mem\|data~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~681 " "Latch memoria:mem\|data~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~649 " "Latch memoria:mem\|data~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~745 " "Latch memoria:mem\|data~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~673 " "Latch memoria:mem\|data~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~705 " "Latch memoria:mem\|data~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~641 " "Latch memoria:mem\|data~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~737 " "Latch memoria:mem\|data~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944199 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~729 " "Latch memoria:mem\|data~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~697 " "Latch memoria:mem\|data~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~665 " "Latch memoria:mem\|data~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~761 " "Latch memoria:mem\|data~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~817 " "Latch memoria:mem\|data~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~809 " "Latch memoria:mem\|data~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~801 " "Latch memoria:mem\|data~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944200 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~825 " "Latch memoria:mem\|data~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~841 " "Latch memoria:mem\|data~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~849 " "Latch memoria:mem\|data~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~833 " "Latch memoria:mem\|data~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~857 " "Latch memoria:mem\|data~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~777 " "Latch memoria:mem\|data~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~785 " "Latch memoria:mem\|data~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~769 " "Latch memoria:mem\|data~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~793 " "Latch memoria:mem\|data~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~881 " "Latch memoria:mem\|data~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944201 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~873 " "Latch memoria:mem\|data~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944202 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~865 " "Latch memoria:mem\|data~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944202 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~889 " "Latch memoria:mem\|data~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944202 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~593 " "Latch memoria:mem\|data~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944202 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~585 " "Latch memoria:mem\|data~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944202 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~577 " "Latch memoria:mem\|data~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944202 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~601 " "Latch memoria:mem\|data~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944203 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~553 " "Latch memoria:mem\|data~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944203 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~561 " "Latch memoria:mem\|data~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944203 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~545 " "Latch memoria:mem\|data~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944203 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~569 " "Latch memoria:mem\|data~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944204 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~529 " "Latch memoria:mem\|data~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944204 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~521 " "Latch memoria:mem\|data~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944204 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~513 " "Latch memoria:mem\|data~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944204 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~537 " "Latch memoria:mem\|data~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944205 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~617 " "Latch memoria:mem\|data~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944205 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~625 " "Latch memoria:mem\|data~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944205 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~609 " "Latch memoria:mem\|data~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944205 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~633 " "Latch memoria:mem\|data~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944205 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~937 " "Latch memoria:mem\|data~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944205 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~969 " "Latch memoria:mem\|data~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944206 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~905 " "Latch memoria:mem\|data~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944206 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1001 " "Latch memoria:mem\|data~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944206 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~977 " "Latch memoria:mem\|data~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944206 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~945 " "Latch memoria:mem\|data~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944206 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~913 " "Latch memoria:mem\|data~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944206 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1009 " "Latch memoria:mem\|data~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944207 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~961 " "Latch memoria:mem\|data~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944207 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~929 " "Latch memoria:mem\|data~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944207 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~897 " "Latch memoria:mem\|data~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944208 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~993 " "Latch memoria:mem\|data~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944208 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~953 " "Latch memoria:mem\|data~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944208 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~985 " "Latch memoria:mem\|data~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~921 " "Latch memoria:mem\|data~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1017 " "Latch memoria:mem\|data~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~306 " "Latch memoria:mem\|data~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~298 " "Latch memoria:mem\|data~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~290 " "Latch memoria:mem\|data~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~314 " "Latch memoria:mem\|data~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944209 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~330 " "Latch memoria:mem\|data~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944210 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~338 " "Latch memoria:mem\|data~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944210 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~322 " "Latch memoria:mem\|data~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944210 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~346 " "Latch memoria:mem\|data~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944210 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~266 " "Latch memoria:mem\|data~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944210 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~274 " "Latch memoria:mem\|data~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944210 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~258 " "Latch memoria:mem\|data~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~282 " "Latch memoria:mem\|data~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~370 " "Latch memoria:mem\|data~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~362 " "Latch memoria:mem\|data~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~354 " "Latch memoria:mem\|data~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~378 " "Latch memoria:mem\|data~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~178 " "Latch memoria:mem\|data~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~210 " "Latch memoria:mem\|data~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~146 " "Latch memoria:mem\|data~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~242 " "Latch memoria:mem\|data~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944211 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~202 " "Latch memoria:mem\|data~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~170 " "Latch memoria:mem\|data~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~138 " "Latch memoria:mem\|data~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~234 " "Latch memoria:mem\|data~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~162 " "Latch memoria:mem\|data~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~194 " "Latch memoria:mem\|data~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~130 " "Latch memoria:mem\|data~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~226 " "Latch memoria:mem\|data~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~218 " "Latch memoria:mem\|data~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944212 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~186 " "Latch memoria:mem\|data~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~154 " "Latch memoria:mem\|data~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~250 " "Latch memoria:mem\|data~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~82 " "Latch memoria:mem\|data~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~74 " "Latch memoria:mem\|data~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~66 " "Latch memoria:mem\|data~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~90 " "Latch memoria:mem\|data~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~42 " "Latch memoria:mem\|data~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~50 " "Latch memoria:mem\|data~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~34 " "Latch memoria:mem\|data~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944213 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~58 " "Latch memoria:mem\|data~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~18 " "Latch memoria:mem\|data~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~10 " "Latch memoria:mem\|data~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~2 " "Latch memoria:mem\|data~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~26 " "Latch memoria:mem\|data~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~106 " "Latch memoria:mem\|data~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~114 " "Latch memoria:mem\|data~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~98 " "Latch memoria:mem\|data~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~122 " "Latch memoria:mem\|data~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944214 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~426 " "Latch memoria:mem\|data~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~458 " "Latch memoria:mem\|data~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~394 " "Latch memoria:mem\|data~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~490 " "Latch memoria:mem\|data~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~466 " "Latch memoria:mem\|data~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~434 " "Latch memoria:mem\|data~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~402 " "Latch memoria:mem\|data~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~498 " "Latch memoria:mem\|data~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~450 " "Latch memoria:mem\|data~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944215 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~418 " "Latch memoria:mem\|data~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~386 " "Latch memoria:mem\|data~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~482 " "Latch memoria:mem\|data~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~442 " "Latch memoria:mem\|data~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~474 " "Latch memoria:mem\|data~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~410 " "Latch memoria:mem\|data~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~506 " "Latch memoria:mem\|data~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~690 " "Latch memoria:mem\|data~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944216 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~722 " "Latch memoria:mem\|data~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~658 " "Latch memoria:mem\|data~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~754 " "Latch memoria:mem\|data~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~714 " "Latch memoria:mem\|data~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~682 " "Latch memoria:mem\|data~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~650 " "Latch memoria:mem\|data~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~746 " "Latch memoria:mem\|data~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~674 " "Latch memoria:mem\|data~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~706 " "Latch memoria:mem\|data~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~642 " "Latch memoria:mem\|data~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944217 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~738 " "Latch memoria:mem\|data~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944218 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~730 " "Latch memoria:mem\|data~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944218 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~698 " "Latch memoria:mem\|data~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944218 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~666 " "Latch memoria:mem\|data~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944218 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~762 " "Latch memoria:mem\|data~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944218 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~818 " "Latch memoria:mem\|data~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944218 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~810 " "Latch memoria:mem\|data~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944219 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~802 " "Latch memoria:mem\|data~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944219 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~826 " "Latch memoria:mem\|data~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944219 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~842 " "Latch memoria:mem\|data~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944219 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~850 " "Latch memoria:mem\|data~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944220 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~834 " "Latch memoria:mem\|data~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944220 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~858 " "Latch memoria:mem\|data~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944220 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~778 " "Latch memoria:mem\|data~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944221 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~786 " "Latch memoria:mem\|data~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944221 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~770 " "Latch memoria:mem\|data~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944221 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~794 " "Latch memoria:mem\|data~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944222 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~882 " "Latch memoria:mem\|data~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944222 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~874 " "Latch memoria:mem\|data~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944222 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~866 " "Latch memoria:mem\|data~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944222 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~890 " "Latch memoria:mem\|data~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944222 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~594 " "Latch memoria:mem\|data~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944222 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~586 " "Latch memoria:mem\|data~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944223 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~578 " "Latch memoria:mem\|data~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944223 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~602 " "Latch memoria:mem\|data~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944223 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~554 " "Latch memoria:mem\|data~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944223 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~562 " "Latch memoria:mem\|data~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944223 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~546 " "Latch memoria:mem\|data~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944224 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~570 " "Latch memoria:mem\|data~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944224 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~530 " "Latch memoria:mem\|data~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944225 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~522 " "Latch memoria:mem\|data~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944225 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~514 " "Latch memoria:mem\|data~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944225 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~538 " "Latch memoria:mem\|data~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944225 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~618 " "Latch memoria:mem\|data~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944225 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~626 " "Latch memoria:mem\|data~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~610 " "Latch memoria:mem\|data~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~634 " "Latch memoria:mem\|data~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~938 " "Latch memoria:mem\|data~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~970 " "Latch memoria:mem\|data~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~906 " "Latch memoria:mem\|data~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1002 " "Latch memoria:mem\|data~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~978 " "Latch memoria:mem\|data~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944226 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~946 " "Latch memoria:mem\|data~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944227 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~914 " "Latch memoria:mem\|data~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944227 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1010 " "Latch memoria:mem\|data~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944227 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~962 " "Latch memoria:mem\|data~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944227 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~930 " "Latch memoria:mem\|data~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944227 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~898 " "Latch memoria:mem\|data~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~994 " "Latch memoria:mem\|data~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~954 " "Latch memoria:mem\|data~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~986 " "Latch memoria:mem\|data~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~922 " "Latch memoria:mem\|data~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1018 " "Latch memoria:mem\|data~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~307 " "Latch memoria:mem\|data~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~299 " "Latch memoria:mem\|data~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944228 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~291 " "Latch memoria:mem\|data~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~315 " "Latch memoria:mem\|data~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~331 " "Latch memoria:mem\|data~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~339 " "Latch memoria:mem\|data~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~323 " "Latch memoria:mem\|data~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~347 " "Latch memoria:mem\|data~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~267 " "Latch memoria:mem\|data~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~275 " "Latch memoria:mem\|data~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~259 " "Latch memoria:mem\|data~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944229 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~283 " "Latch memoria:mem\|data~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944230 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~371 " "Latch memoria:mem\|data~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944230 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~363 " "Latch memoria:mem\|data~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944230 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~355 " "Latch memoria:mem\|data~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944230 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~379 " "Latch memoria:mem\|data~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944230 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~179 " "Latch memoria:mem\|data~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944230 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~211 " "Latch memoria:mem\|data~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~147 " "Latch memoria:mem\|data~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~243 " "Latch memoria:mem\|data~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~203 " "Latch memoria:mem\|data~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~171 " "Latch memoria:mem\|data~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~139 " "Latch memoria:mem\|data~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~235 " "Latch memoria:mem\|data~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~163 " "Latch memoria:mem\|data~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944231 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~195 " "Latch memoria:mem\|data~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~131 " "Latch memoria:mem\|data~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~227 " "Latch memoria:mem\|data~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~219 " "Latch memoria:mem\|data~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~187 " "Latch memoria:mem\|data~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~155 " "Latch memoria:mem\|data~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~251 " "Latch memoria:mem\|data~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~83 " "Latch memoria:mem\|data~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~75 " "Latch memoria:mem\|data~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944232 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~67 " "Latch memoria:mem\|data~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~91 " "Latch memoria:mem\|data~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~43 " "Latch memoria:mem\|data~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~51 " "Latch memoria:mem\|data~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~35 " "Latch memoria:mem\|data~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~59 " "Latch memoria:mem\|data~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~19 " "Latch memoria:mem\|data~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~11 " "Latch memoria:mem\|data~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~3 " "Latch memoria:mem\|data~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~27 " "Latch memoria:mem\|data~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944233 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~107 " "Latch memoria:mem\|data~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~115 " "Latch memoria:mem\|data~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~99 " "Latch memoria:mem\|data~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~123 " "Latch memoria:mem\|data~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~427 " "Latch memoria:mem\|data~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~459 " "Latch memoria:mem\|data~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~395 " "Latch memoria:mem\|data~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~491 " "Latch memoria:mem\|data~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~467 " "Latch memoria:mem\|data~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944234 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~435 " "Latch memoria:mem\|data~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944235 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~403 " "Latch memoria:mem\|data~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944235 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~499 " "Latch memoria:mem\|data~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944235 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~451 " "Latch memoria:mem\|data~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944235 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~419 " "Latch memoria:mem\|data~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944235 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~387 " "Latch memoria:mem\|data~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944236 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~483 " "Latch memoria:mem\|data~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944236 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~443 " "Latch memoria:mem\|data~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944236 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~475 " "Latch memoria:mem\|data~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944236 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~411 " "Latch memoria:mem\|data~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944237 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~507 " "Latch memoria:mem\|data~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944237 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~691 " "Latch memoria:mem\|data~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944238 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~723 " "Latch memoria:mem\|data~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944238 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~659 " "Latch memoria:mem\|data~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~755 " "Latch memoria:mem\|data~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~715 " "Latch memoria:mem\|data~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~683 " "Latch memoria:mem\|data~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~651 " "Latch memoria:mem\|data~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~747 " "Latch memoria:mem\|data~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~675 " "Latch memoria:mem\|data~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944239 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~707 " "Latch memoria:mem\|data~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944240 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~643 " "Latch memoria:mem\|data~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944240 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~739 " "Latch memoria:mem\|data~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944240 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~731 " "Latch memoria:mem\|data~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944240 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~699 " "Latch memoria:mem\|data~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944240 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~667 " "Latch memoria:mem\|data~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944241 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~763 " "Latch memoria:mem\|data~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944241 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~819 " "Latch memoria:mem\|data~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944241 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~811 " "Latch memoria:mem\|data~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944242 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~803 " "Latch memoria:mem\|data~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944242 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~827 " "Latch memoria:mem\|data~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944242 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~843 " "Latch memoria:mem\|data~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944242 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~851 " "Latch memoria:mem\|data~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944242 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~835 " "Latch memoria:mem\|data~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944243 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~859 " "Latch memoria:mem\|data~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944243 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~779 " "Latch memoria:mem\|data~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944243 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~787 " "Latch memoria:mem\|data~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944243 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~771 " "Latch memoria:mem\|data~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944243 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~795 " "Latch memoria:mem\|data~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944243 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~883 " "Latch memoria:mem\|data~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944244 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~875 " "Latch memoria:mem\|data~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944244 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~867 " "Latch memoria:mem\|data~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944244 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~891 " "Latch memoria:mem\|data~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944244 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~595 " "Latch memoria:mem\|data~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944244 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~587 " "Latch memoria:mem\|data~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944244 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~579 " "Latch memoria:mem\|data~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~603 " "Latch memoria:mem\|data~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~555 " "Latch memoria:mem\|data~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~563 " "Latch memoria:mem\|data~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~547 " "Latch memoria:mem\|data~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~571 " "Latch memoria:mem\|data~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~531 " "Latch memoria:mem\|data~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~523 " "Latch memoria:mem\|data~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~515 " "Latch memoria:mem\|data~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944245 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~539 " "Latch memoria:mem\|data~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~619 " "Latch memoria:mem\|data~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~627 " "Latch memoria:mem\|data~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~611 " "Latch memoria:mem\|data~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~635 " "Latch memoria:mem\|data~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~939 " "Latch memoria:mem\|data~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~971 " "Latch memoria:mem\|data~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~907 " "Latch memoria:mem\|data~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1003 " "Latch memoria:mem\|data~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944246 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~979 " "Latch memoria:mem\|data~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~947 " "Latch memoria:mem\|data~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~915 " "Latch memoria:mem\|data~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1011 " "Latch memoria:mem\|data~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~963 " "Latch memoria:mem\|data~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~931 " "Latch memoria:mem\|data~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~899 " "Latch memoria:mem\|data~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~995 " "Latch memoria:mem\|data~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~955 " "Latch memoria:mem\|data~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~987 " "Latch memoria:mem\|data~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944247 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~923 " "Latch memoria:mem\|data~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1019 " "Latch memoria:mem\|data~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~308 " "Latch memoria:mem\|data~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~300 " "Latch memoria:mem\|data~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~292 " "Latch memoria:mem\|data~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~316 " "Latch memoria:mem\|data~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~332 " "Latch memoria:mem\|data~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~340 " "Latch memoria:mem\|data~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~324 " "Latch memoria:mem\|data~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944248 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~348 " "Latch memoria:mem\|data~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~268 " "Latch memoria:mem\|data~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~276 " "Latch memoria:mem\|data~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~260 " "Latch memoria:mem\|data~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~284 " "Latch memoria:mem\|data~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~372 " "Latch memoria:mem\|data~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~364 " "Latch memoria:mem\|data~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~356 " "Latch memoria:mem\|data~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~380 " "Latch memoria:mem\|data~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~180 " "Latch memoria:mem\|data~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~212 " "Latch memoria:mem\|data~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944249 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~148 " "Latch memoria:mem\|data~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~244 " "Latch memoria:mem\|data~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~204 " "Latch memoria:mem\|data~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~172 " "Latch memoria:mem\|data~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~140 " "Latch memoria:mem\|data~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~236 " "Latch memoria:mem\|data~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~164 " "Latch memoria:mem\|data~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~196 " "Latch memoria:mem\|data~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~132 " "Latch memoria:mem\|data~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~228 " "Latch memoria:mem\|data~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944250 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~220 " "Latch memoria:mem\|data~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~188 " "Latch memoria:mem\|data~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~156 " "Latch memoria:mem\|data~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~252 " "Latch memoria:mem\|data~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~84 " "Latch memoria:mem\|data~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~76 " "Latch memoria:mem\|data~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~68 " "Latch memoria:mem\|data~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944251 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~92 " "Latch memoria:mem\|data~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944252 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~44 " "Latch memoria:mem\|data~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944252 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~52 " "Latch memoria:mem\|data~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944252 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~36 " "Latch memoria:mem\|data~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944252 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~60 " "Latch memoria:mem\|data~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944252 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~20 " "Latch memoria:mem\|data~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944253 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~12 " "Latch memoria:mem\|data~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944253 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~4 " "Latch memoria:mem\|data~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944253 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~28 " "Latch memoria:mem\|data~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944253 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~108 " "Latch memoria:mem\|data~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944254 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~116 " "Latch memoria:mem\|data~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944254 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~100 " "Latch memoria:mem\|data~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944254 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~124 " "Latch memoria:mem\|data~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944254 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~428 " "Latch memoria:mem\|data~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944254 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~460 " "Latch memoria:mem\|data~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944255 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~396 " "Latch memoria:mem\|data~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944255 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~492 " "Latch memoria:mem\|data~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944255 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~468 " "Latch memoria:mem\|data~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944255 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~436 " "Latch memoria:mem\|data~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944255 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~404 " "Latch memoria:mem\|data~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944256 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~500 " "Latch memoria:mem\|data~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944256 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~452 " "Latch memoria:mem\|data~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944256 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~420 " "Latch memoria:mem\|data~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944257 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~388 " "Latch memoria:mem\|data~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944257 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~484 " "Latch memoria:mem\|data~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944257 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~444 " "Latch memoria:mem\|data~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944257 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~476 " "Latch memoria:mem\|data~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944258 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~412 " "Latch memoria:mem\|data~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944258 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~508 " "Latch memoria:mem\|data~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944258 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~692 " "Latch memoria:mem\|data~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944258 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~724 " "Latch memoria:mem\|data~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~660 " "Latch memoria:mem\|data~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~756 " "Latch memoria:mem\|data~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~716 " "Latch memoria:mem\|data~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~684 " "Latch memoria:mem\|data~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~652 " "Latch memoria:mem\|data~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~748 " "Latch memoria:mem\|data~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944259 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~676 " "Latch memoria:mem\|data~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944260 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~708 " "Latch memoria:mem\|data~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944260 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~644 " "Latch memoria:mem\|data~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944260 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~740 " "Latch memoria:mem\|data~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944260 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~732 " "Latch memoria:mem\|data~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~700 " "Latch memoria:mem\|data~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~668 " "Latch memoria:mem\|data~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~764 " "Latch memoria:mem\|data~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~820 " "Latch memoria:mem\|data~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~812 " "Latch memoria:mem\|data~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~804 " "Latch memoria:mem\|data~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~828 " "Latch memoria:mem\|data~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944261 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~844 " "Latch memoria:mem\|data~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~852 " "Latch memoria:mem\|data~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~836 " "Latch memoria:mem\|data~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~860 " "Latch memoria:mem\|data~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~780 " "Latch memoria:mem\|data~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~788 " "Latch memoria:mem\|data~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~772 " "Latch memoria:mem\|data~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~796 " "Latch memoria:mem\|data~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~884 " "Latch memoria:mem\|data~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~876 " "Latch memoria:mem\|data~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944262 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~868 " "Latch memoria:mem\|data~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~892 " "Latch memoria:mem\|data~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~596 " "Latch memoria:mem\|data~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~588 " "Latch memoria:mem\|data~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~580 " "Latch memoria:mem\|data~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~604 " "Latch memoria:mem\|data~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~556 " "Latch memoria:mem\|data~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~564 " "Latch memoria:mem\|data~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~548 " "Latch memoria:mem\|data~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~572 " "Latch memoria:mem\|data~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944263 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~532 " "Latch memoria:mem\|data~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~524 " "Latch memoria:mem\|data~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~516 " "Latch memoria:mem\|data~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~540 " "Latch memoria:mem\|data~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~620 " "Latch memoria:mem\|data~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~628 " "Latch memoria:mem\|data~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~612 " "Latch memoria:mem\|data~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~636 " "Latch memoria:mem\|data~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944264 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~940 " "Latch memoria:mem\|data~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~972 " "Latch memoria:mem\|data~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~908 " "Latch memoria:mem\|data~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1004 " "Latch memoria:mem\|data~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~980 " "Latch memoria:mem\|data~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~948 " "Latch memoria:mem\|data~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~916 " "Latch memoria:mem\|data~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1012 " "Latch memoria:mem\|data~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~964 " "Latch memoria:mem\|data~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~932 " "Latch memoria:mem\|data~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944265 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~900 " "Latch memoria:mem\|data~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~996 " "Latch memoria:mem\|data~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~956 " "Latch memoria:mem\|data~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~988 " "Latch memoria:mem\|data~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~924 " "Latch memoria:mem\|data~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1020 " "Latch memoria:mem\|data~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~309 " "Latch memoria:mem\|data~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~301 " "Latch memoria:mem\|data~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~293 " "Latch memoria:mem\|data~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944266 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~317 " "Latch memoria:mem\|data~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944267 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~333 " "Latch memoria:mem\|data~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944267 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~341 " "Latch memoria:mem\|data~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944267 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~325 " "Latch memoria:mem\|data~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944267 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~349 " "Latch memoria:mem\|data~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944267 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~269 " "Latch memoria:mem\|data~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944267 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~277 " "Latch memoria:mem\|data~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944268 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~261 " "Latch memoria:mem\|data~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944268 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~285 " "Latch memoria:mem\|data~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944268 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~373 " "Latch memoria:mem\|data~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944268 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~365 " "Latch memoria:mem\|data~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944268 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~357 " "Latch memoria:mem\|data~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944268 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~381 " "Latch memoria:mem\|data~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944269 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~181 " "Latch memoria:mem\|data~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944269 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~213 " "Latch memoria:mem\|data~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944269 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~149 " "Latch memoria:mem\|data~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944269 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~245 " "Latch memoria:mem\|data~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944269 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~205 " "Latch memoria:mem\|data~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944269 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~173 " "Latch memoria:mem\|data~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~141 " "Latch memoria:mem\|data~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~237 " "Latch memoria:mem\|data~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~165 " "Latch memoria:mem\|data~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~197 " "Latch memoria:mem\|data~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~133 " "Latch memoria:mem\|data~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~229 " "Latch memoria:mem\|data~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944270 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~221 " "Latch memoria:mem\|data~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944271 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~189 " "Latch memoria:mem\|data~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944271 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~157 " "Latch memoria:mem\|data~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944271 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~253 " "Latch memoria:mem\|data~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944271 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~85 " "Latch memoria:mem\|data~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944271 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~77 " "Latch memoria:mem\|data~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944272 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~69 " "Latch memoria:mem\|data~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944272 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~93 " "Latch memoria:mem\|data~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944272 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~45 " "Latch memoria:mem\|data~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944273 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~53 " "Latch memoria:mem\|data~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944273 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~37 " "Latch memoria:mem\|data~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944273 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~61 " "Latch memoria:mem\|data~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944273 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~21 " "Latch memoria:mem\|data~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944273 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~13 " "Latch memoria:mem\|data~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944274 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~5 " "Latch memoria:mem\|data~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944274 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~29 " "Latch memoria:mem\|data~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944274 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~109 " "Latch memoria:mem\|data~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944274 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~117 " "Latch memoria:mem\|data~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944274 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~101 " "Latch memoria:mem\|data~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944275 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~125 " "Latch memoria:mem\|data~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944275 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~429 " "Latch memoria:mem\|data~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944275 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~461 " "Latch memoria:mem\|data~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944275 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~397 " "Latch memoria:mem\|data~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944276 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~493 " "Latch memoria:mem\|data~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944276 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~469 " "Latch memoria:mem\|data~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944276 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~437 " "Latch memoria:mem\|data~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944277 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~405 " "Latch memoria:mem\|data~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944277 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~501 " "Latch memoria:mem\|data~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944277 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~453 " "Latch memoria:mem\|data~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944277 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~421 " "Latch memoria:mem\|data~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944278 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~389 " "Latch memoria:mem\|data~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944278 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~485 " "Latch memoria:mem\|data~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944278 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~445 " "Latch memoria:mem\|data~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944278 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~477 " "Latch memoria:mem\|data~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~413 " "Latch memoria:mem\|data~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~509 " "Latch memoria:mem\|data~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~693 " "Latch memoria:mem\|data~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~725 " "Latch memoria:mem\|data~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~661 " "Latch memoria:mem\|data~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~757 " "Latch memoria:mem\|data~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~717 " "Latch memoria:mem\|data~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~685 " "Latch memoria:mem\|data~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~653 " "Latch memoria:mem\|data~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~749 " "Latch memoria:mem\|data~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944279 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~677 " "Latch memoria:mem\|data~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~709 " "Latch memoria:mem\|data~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~645 " "Latch memoria:mem\|data~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~741 " "Latch memoria:mem\|data~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~733 " "Latch memoria:mem\|data~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~701 " "Latch memoria:mem\|data~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~669 " "Latch memoria:mem\|data~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~765 " "Latch memoria:mem\|data~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~821 " "Latch memoria:mem\|data~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~813 " "Latch memoria:mem\|data~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944280 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~805 " "Latch memoria:mem\|data~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~829 " "Latch memoria:mem\|data~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~845 " "Latch memoria:mem\|data~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~853 " "Latch memoria:mem\|data~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~837 " "Latch memoria:mem\|data~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~861 " "Latch memoria:mem\|data~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~781 " "Latch memoria:mem\|data~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~789 " "Latch memoria:mem\|data~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~773 " "Latch memoria:mem\|data~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~797 " "Latch memoria:mem\|data~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944281 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~885 " "Latch memoria:mem\|data~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~877 " "Latch memoria:mem\|data~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~869 " "Latch memoria:mem\|data~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~893 " "Latch memoria:mem\|data~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~597 " "Latch memoria:mem\|data~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~589 " "Latch memoria:mem\|data~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~581 " "Latch memoria:mem\|data~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~605 " "Latch memoria:mem\|data~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~557 " "Latch memoria:mem\|data~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~565 " "Latch memoria:mem\|data~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944282 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~549 " "Latch memoria:mem\|data~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~573 " "Latch memoria:mem\|data~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~533 " "Latch memoria:mem\|data~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~525 " "Latch memoria:mem\|data~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~517 " "Latch memoria:mem\|data~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~541 " "Latch memoria:mem\|data~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~621 " "Latch memoria:mem\|data~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~629 " "Latch memoria:mem\|data~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~613 " "Latch memoria:mem\|data~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~637 " "Latch memoria:mem\|data~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944283 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~941 " "Latch memoria:mem\|data~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~973 " "Latch memoria:mem\|data~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~909 " "Latch memoria:mem\|data~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1005 " "Latch memoria:mem\|data~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~981 " "Latch memoria:mem\|data~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~949 " "Latch memoria:mem\|data~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~917 " "Latch memoria:mem\|data~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1013 " "Latch memoria:mem\|data~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~965 " "Latch memoria:mem\|data~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944284 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~933 " "Latch memoria:mem\|data~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~901 " "Latch memoria:mem\|data~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~997 " "Latch memoria:mem\|data~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~957 " "Latch memoria:mem\|data~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~989 " "Latch memoria:mem\|data~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~925 " "Latch memoria:mem\|data~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1021 " "Latch memoria:mem\|data~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~310 " "Latch memoria:mem\|data~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~302 " "Latch memoria:mem\|data~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~294 " "Latch memoria:mem\|data~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944285 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~318 " "Latch memoria:mem\|data~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~334 " "Latch memoria:mem\|data~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~342 " "Latch memoria:mem\|data~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~326 " "Latch memoria:mem\|data~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~350 " "Latch memoria:mem\|data~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~270 " "Latch memoria:mem\|data~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~278 " "Latch memoria:mem\|data~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~262 " "Latch memoria:mem\|data~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~286 " "Latch memoria:mem\|data~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~374 " "Latch memoria:mem\|data~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944286 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~366 " "Latch memoria:mem\|data~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~358 " "Latch memoria:mem\|data~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~382 " "Latch memoria:mem\|data~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~182 " "Latch memoria:mem\|data~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~214 " "Latch memoria:mem\|data~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~150 " "Latch memoria:mem\|data~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~246 " "Latch memoria:mem\|data~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~206 " "Latch memoria:mem\|data~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~174 " "Latch memoria:mem\|data~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944287 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~142 " "Latch memoria:mem\|data~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~238 " "Latch memoria:mem\|data~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~166 " "Latch memoria:mem\|data~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~198 " "Latch memoria:mem\|data~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~134 " "Latch memoria:mem\|data~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~230 " "Latch memoria:mem\|data~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~222 " "Latch memoria:mem\|data~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944288 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~190 " "Latch memoria:mem\|data~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944289 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~158 " "Latch memoria:mem\|data~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944289 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~254 " "Latch memoria:mem\|data~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944289 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~86 " "Latch memoria:mem\|data~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944289 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~78 " "Latch memoria:mem\|data~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~70 " "Latch memoria:mem\|data~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~94 " "Latch memoria:mem\|data~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~46 " "Latch memoria:mem\|data~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~54 " "Latch memoria:mem\|data~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~38 " "Latch memoria:mem\|data~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~62 " "Latch memoria:mem\|data~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~22 " "Latch memoria:mem\|data~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944290 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~14 " "Latch memoria:mem\|data~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944291 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~6 " "Latch memoria:mem\|data~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944291 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~30 " "Latch memoria:mem\|data~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944291 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~110 " "Latch memoria:mem\|data~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944291 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~118 " "Latch memoria:mem\|data~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944291 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~102 " "Latch memoria:mem\|data~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944292 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~126 " "Latch memoria:mem\|data~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944292 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~430 " "Latch memoria:mem\|data~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944292 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~462 " "Latch memoria:mem\|data~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944292 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~398 " "Latch memoria:mem\|data~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944293 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~494 " "Latch memoria:mem\|data~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944293 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~470 " "Latch memoria:mem\|data~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944293 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~438 " "Latch memoria:mem\|data~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944293 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~406 " "Latch memoria:mem\|data~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944293 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~502 " "Latch memoria:mem\|data~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944293 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~454 " "Latch memoria:mem\|data~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944294 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~422 " "Latch memoria:mem\|data~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944294 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~390 " "Latch memoria:mem\|data~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944294 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~486 " "Latch memoria:mem\|data~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944294 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~446 " "Latch memoria:mem\|data~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944294 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~478 " "Latch memoria:mem\|data~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944295 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~414 " "Latch memoria:mem\|data~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944295 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~510 " "Latch memoria:mem\|data~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944295 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~694 " "Latch memoria:mem\|data~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944295 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~726 " "Latch memoria:mem\|data~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944295 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~662 " "Latch memoria:mem\|data~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944295 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~758 " "Latch memoria:mem\|data~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944296 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~718 " "Latch memoria:mem\|data~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944296 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~686 " "Latch memoria:mem\|data~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944296 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~654 " "Latch memoria:mem\|data~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944296 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~750 " "Latch memoria:mem\|data~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944296 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~678 " "Latch memoria:mem\|data~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944296 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~710 " "Latch memoria:mem\|data~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944297 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~646 " "Latch memoria:mem\|data~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944297 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~742 " "Latch memoria:mem\|data~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944297 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~734 " "Latch memoria:mem\|data~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944297 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~702 " "Latch memoria:mem\|data~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944297 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~670 " "Latch memoria:mem\|data~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944297 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~766 " "Latch memoria:mem\|data~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944298 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~822 " "Latch memoria:mem\|data~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944298 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~814 " "Latch memoria:mem\|data~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944298 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~806 " "Latch memoria:mem\|data~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944298 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~830 " "Latch memoria:mem\|data~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944298 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~846 " "Latch memoria:mem\|data~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944298 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~854 " "Latch memoria:mem\|data~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944299 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~838 " "Latch memoria:mem\|data~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944299 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~862 " "Latch memoria:mem\|data~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944299 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~782 " "Latch memoria:mem\|data~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944299 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~790 " "Latch memoria:mem\|data~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944299 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~774 " "Latch memoria:mem\|data~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944299 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~798 " "Latch memoria:mem\|data~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944300 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~886 " "Latch memoria:mem\|data~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944300 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~878 " "Latch memoria:mem\|data~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944300 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~870 " "Latch memoria:mem\|data~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944300 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~894 " "Latch memoria:mem\|data~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944300 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~598 " "Latch memoria:mem\|data~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944300 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~590 " "Latch memoria:mem\|data~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944301 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~582 " "Latch memoria:mem\|data~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944301 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~606 " "Latch memoria:mem\|data~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944301 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~558 " "Latch memoria:mem\|data~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944301 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~566 " "Latch memoria:mem\|data~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944301 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~550 " "Latch memoria:mem\|data~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944301 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~574 " "Latch memoria:mem\|data~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944302 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~534 " "Latch memoria:mem\|data~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944302 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~526 " "Latch memoria:mem\|data~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944302 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~518 " "Latch memoria:mem\|data~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944302 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~542 " "Latch memoria:mem\|data~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944302 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~622 " "Latch memoria:mem\|data~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944302 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~630 " "Latch memoria:mem\|data~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944303 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~614 " "Latch memoria:mem\|data~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944303 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~638 " "Latch memoria:mem\|data~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944303 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~942 " "Latch memoria:mem\|data~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944303 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~974 " "Latch memoria:mem\|data~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944303 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~910 " "Latch memoria:mem\|data~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944303 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1006 " "Latch memoria:mem\|data~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944304 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~982 " "Latch memoria:mem\|data~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944304 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~950 " "Latch memoria:mem\|data~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944304 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~918 " "Latch memoria:mem\|data~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944304 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1014 " "Latch memoria:mem\|data~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944304 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~966 " "Latch memoria:mem\|data~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944304 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~934 " "Latch memoria:mem\|data~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944305 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~902 " "Latch memoria:mem\|data~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944305 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~998 " "Latch memoria:mem\|data~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944305 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~958 " "Latch memoria:mem\|data~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944305 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~990 " "Latch memoria:mem\|data~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944306 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~926 " "Latch memoria:mem\|data~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944306 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1022 " "Latch memoria:mem\|data~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944306 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~311 " "Latch memoria:mem\|data~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944306 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~303 " "Latch memoria:mem\|data~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944307 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~295 " "Latch memoria:mem\|data~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944307 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~319 " "Latch memoria:mem\|data~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944307 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~335 " "Latch memoria:mem\|data~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944307 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~343 " "Latch memoria:mem\|data~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944308 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~327 " "Latch memoria:mem\|data~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944308 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~351 " "Latch memoria:mem\|data~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944308 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~271 " "Latch memoria:mem\|data~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944308 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~279 " "Latch memoria:mem\|data~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944309 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~263 " "Latch memoria:mem\|data~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944309 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~287 " "Latch memoria:mem\|data~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944309 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~375 " "Latch memoria:mem\|data~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944309 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~367 " "Latch memoria:mem\|data~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944310 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~359 " "Latch memoria:mem\|data~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944310 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~383 " "Latch memoria:mem\|data~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944310 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~183 " "Latch memoria:mem\|data~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944311 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~215 " "Latch memoria:mem\|data~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944311 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~151 " "Latch memoria:mem\|data~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944311 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~247 " "Latch memoria:mem\|data~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944311 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~207 " "Latch memoria:mem\|data~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944311 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~175 " "Latch memoria:mem\|data~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944312 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~143 " "Latch memoria:mem\|data~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944312 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~239 " "Latch memoria:mem\|data~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944312 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~167 " "Latch memoria:mem\|data~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944312 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~199 " "Latch memoria:mem\|data~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944312 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~135 " "Latch memoria:mem\|data~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944312 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~231 " "Latch memoria:mem\|data~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~223 " "Latch memoria:mem\|data~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~191 " "Latch memoria:mem\|data~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~159 " "Latch memoria:mem\|data~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~255 " "Latch memoria:mem\|data~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~87 " "Latch memoria:mem\|data~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~79 " "Latch memoria:mem\|data~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944313 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~71 " "Latch memoria:mem\|data~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944314 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~95 " "Latch memoria:mem\|data~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944314 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~47 " "Latch memoria:mem\|data~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944314 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~55 " "Latch memoria:mem\|data~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944314 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~39 " "Latch memoria:mem\|data~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944314 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~63 " "Latch memoria:mem\|data~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944314 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~23 " "Latch memoria:mem\|data~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~15 " "Latch memoria:mem\|data~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~7 " "Latch memoria:mem\|data~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~31 " "Latch memoria:mem\|data~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~111 " "Latch memoria:mem\|data~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~119 " "Latch memoria:mem\|data~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~103 " "Latch memoria:mem\|data~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944315 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~127 " "Latch memoria:mem\|data~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~431 " "Latch memoria:mem\|data~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~463 " "Latch memoria:mem\|data~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~399 " "Latch memoria:mem\|data~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~495 " "Latch memoria:mem\|data~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~471 " "Latch memoria:mem\|data~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~439 " "Latch memoria:mem\|data~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~407 " "Latch memoria:mem\|data~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944316 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~503 " "Latch memoria:mem\|data~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~455 " "Latch memoria:mem\|data~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~423 " "Latch memoria:mem\|data~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~391 " "Latch memoria:mem\|data~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~487 " "Latch memoria:mem\|data~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~447 " "Latch memoria:mem\|data~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~479 " "Latch memoria:mem\|data~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~415 " "Latch memoria:mem\|data~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~511 " "Latch memoria:mem\|data~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~695 " "Latch memoria:mem\|data~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~727 " "Latch memoria:mem\|data~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~663 " "Latch memoria:mem\|data~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944317 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~759 " "Latch memoria:mem\|data~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~719 " "Latch memoria:mem\|data~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~687 " "Latch memoria:mem\|data~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~655 " "Latch memoria:mem\|data~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~751 " "Latch memoria:mem\|data~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~679 " "Latch memoria:mem\|data~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~711 " "Latch memoria:mem\|data~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~647 " "Latch memoria:mem\|data~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~743 " "Latch memoria:mem\|data~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~735 " "Latch memoria:mem\|data~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~703 " "Latch memoria:mem\|data~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~671 " "Latch memoria:mem\|data~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944318 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~767 " "Latch memoria:mem\|data~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~823 " "Latch memoria:mem\|data~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~815 " "Latch memoria:mem\|data~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~807 " "Latch memoria:mem\|data~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~831 " "Latch memoria:mem\|data~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~847 " "Latch memoria:mem\|data~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~855 " "Latch memoria:mem\|data~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~839 " "Latch memoria:mem\|data~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~863 " "Latch memoria:mem\|data~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~783 " "Latch memoria:mem\|data~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~791 " "Latch memoria:mem\|data~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~775 " "Latch memoria:mem\|data~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944319 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~799 " "Latch memoria:mem\|data~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~887 " "Latch memoria:mem\|data~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~879 " "Latch memoria:mem\|data~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~871 " "Latch memoria:mem\|data~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~895 " "Latch memoria:mem\|data~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~599 " "Latch memoria:mem\|data~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~591 " "Latch memoria:mem\|data~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~583 " "Latch memoria:mem\|data~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~607 " "Latch memoria:mem\|data~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~559 " "Latch memoria:mem\|data~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~567 " "Latch memoria:mem\|data~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944320 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~551 " "Latch memoria:mem\|data~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~575 " "Latch memoria:mem\|data~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~535 " "Latch memoria:mem\|data~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~527 " "Latch memoria:mem\|data~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~519 " "Latch memoria:mem\|data~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~543 " "Latch memoria:mem\|data~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~623 " "Latch memoria:mem\|data~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~631 " "Latch memoria:mem\|data~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~615 " "Latch memoria:mem\|data~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944321 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~639 " "Latch memoria:mem\|data~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944322 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~943 " "Latch memoria:mem\|data~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944322 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~975 " "Latch memoria:mem\|data~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944322 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~911 " "Latch memoria:mem\|data~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944322 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1007 " "Latch memoria:mem\|data~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944322 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~983 " "Latch memoria:mem\|data~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~951 " "Latch memoria:mem\|data~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~919 " "Latch memoria:mem\|data~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1015 " "Latch memoria:mem\|data~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~967 " "Latch memoria:mem\|data~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~935 " "Latch memoria:mem\|data~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~903 " "Latch memoria:mem\|data~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~999 " "Latch memoria:mem\|data~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944323 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~959 " "Latch memoria:mem\|data~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944324 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~991 " "Latch memoria:mem\|data~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944324 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~927 " "Latch memoria:mem\|data~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944324 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|data~1023 " "Latch memoria:mem\|data~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584022944324 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584022944324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/actividad06.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584022945666 "|actividad06|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1584022945666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2086 " "Implemented 2086 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584022945667 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584022945667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2056 " "Implemented 2056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584022945667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584022945667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2086 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2086 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584022946001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 08:22:25 2020 " "Processing ended: Thu Mar 12 08:22:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584022946001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584022946001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584022946001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584022946001 ""}
