Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 31 23:11:47 2024
| Host         : DESKTOP-KVLS732 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 9
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-2 | Warning  | Input pipelining | 9          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U10/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U10/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U11/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U11/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U12/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U12/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U13/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U13/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U14/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U14/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U15/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U15/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U16/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U16/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U17/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U17/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U9/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg input design_1_i/conv_ref_0/inst/grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65/mac_muladd_8s_8s_16ns_16_4_1_U9/conv_ref_mac_muladd_8s_8s_16ns_16_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


