Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec  1 12:05:19 2022
| Host         : DESKTOP-15C77GH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_mips_timing_summary_routed.rpt -pb top_mips_timing_summary_routed.pb -rpx top_mips_timing_summary_routed.rpx -warn_on_violation
| Design       : top_mips
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  319         
TIMING-20  Warning           Non-clocked latch            7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (354)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (817)
5. checking no_input_delay (1)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (354)
--------------------------
 There are 319 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: d1/pipe1/PCF_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: d1/pipe1/PCF_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: d1/pipe1/PCF_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: d1/pipe1/PCF_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: d1/pipe1/PCF_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (817)
--------------------------------------------------
 There are 817 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  976          inf        0.000                      0                  976           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           976 Endpoints
Min Delay           976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/pipefd/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.812ns  (logic 3.880ns (30.283%)  route 8.932ns (69.717%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  d1/pipefd/instrD_reg[16]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  d1/pipefd/instrD_reg[16]/Q
                         net (fo=36, routed)          2.003     2.396    d1/pipeem/Q[0]
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.097     2.493 r  d1/pipeem/ForwardBD_OBUF_inst_i_1/O
                         net (fo=33, routed)          2.279     4.772    d1/pipeem/instrD_reg[19]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.097     4.869 r  d1/pipeem/EqualD_carry_i_12/O
                         net (fo=1, routed)           0.776     5.645    d1/pipeem/EqualD_carry_i_12_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.097     5.742 r  d1/pipeem/EqualD_carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    d1/pipeem_n_39
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.154 r  d1/EqualD_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    d1/EqualD_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.243 r  d1/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    d1/EqualD_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.416 r  d1/EqualD_carry__1/CO[2]
                         net (fo=103, routed)         2.355     8.771    d1/pipefd/CO[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.237     9.008 r  d1/pipefd/PC_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.519    10.527    PC_OBUF[29]
    A18                  OBUF (Prop_obuf_I_O)         2.285    12.812 r  PC_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.812    PC[29]
    A18                                                               r  PC[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/WriteRegW_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUOutE[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.753ns  (logic 4.465ns (35.014%)  route 8.288ns (64.986%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT4=3 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  d1/pipemw/WriteRegW_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  d1/pipemw/WriteRegW_reg[0]/Q
                         net (fo=103, routed)         2.470     2.811    d1/pipemw/WriteRegW[0]
    SLICE_X3Y59          LUT4 (Prop_lut4_I2_O)        0.107     2.918 r  d1/pipemw/result0_carry_i_9/O
                         net (fo=32, routed)          1.755     4.673    d1/pipeem/ForwardAE0__1
    SLICE_X1Y52          LUT5 (Prop_lut5_I3_O)        0.240     4.913 r  d1/pipeem/result0_carry_i_4/O
                         net (fo=7, routed)           0.827     5.740    d1/pipede/SrcAE[0]
    SLICE_X5Y53          LUT4 (Prop_lut4_I3_O)        0.097     5.837 r  d1/pipede/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.837    d1/alu1/ALUOutE_OBUF[0]_inst_i_3[0]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.232 r  d1/alu1/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.232    d1/alu1/result0_inferred__0/i__carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.321 r  d1/alu1/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.321    d1/alu1/result0_inferred__0/i__carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.410 r  d1/alu1/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.410    d1/alu1/result0_inferred__0/i__carry__1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.499 r  d1/alu1/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.499    d1/alu1/result0_inferred__0/i__carry__2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.588 r  d1/alu1/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.588    d1/alu1/result0_inferred__0/i__carry__3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.747 r  d1/alu1/result0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.937     7.684    d1/pipede/data1[20]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.224     7.908 r  d1/pipede/ALUOutE_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.908    d1/pipede/ALUOutE_OBUF[20]_inst_i_3_n_0
    SLICE_X1Y58          MUXF7 (Prop_muxf7_I1_O)      0.167     8.075 r  d1/pipede/ALUOutE_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           2.299    10.374    ALUOutE_OBUF[20]
    R16                  OBUF (Prop_obuf_I_O)         2.379    12.753 r  ALUOutE_OBUF[20]_inst/O
                         net (fo=0)                   0.000    12.753    ALUOutE[20]
    R16                                                               r  ALUOutE[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipefd/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.665ns  (logic 3.876ns (30.604%)  route 8.789ns (69.396%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  d1/pipefd/instrD_reg[16]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  d1/pipefd/instrD_reg[16]/Q
                         net (fo=36, routed)          2.003     2.396    d1/pipeem/Q[0]
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.097     2.493 r  d1/pipeem/ForwardBD_OBUF_inst_i_1/O
                         net (fo=33, routed)          2.279     4.772    d1/pipeem/instrD_reg[19]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.097     4.869 r  d1/pipeem/EqualD_carry_i_12/O
                         net (fo=1, routed)           0.776     5.645    d1/pipeem/EqualD_carry_i_12_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.097     5.742 r  d1/pipeem/EqualD_carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    d1/pipeem_n_39
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.154 r  d1/EqualD_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    d1/EqualD_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.243 r  d1/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    d1/EqualD_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.416 r  d1/EqualD_carry__1/CO[2]
                         net (fo=103, routed)         2.355     8.771    d1/pipefd/CO[0]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.237     9.008 r  d1/pipefd/PC_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.376    10.384    PC_OBUF[27]
    E16                  OBUF (Prop_obuf_I_O)         2.281    12.665 r  PC_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.665    PC[27]
    E16                                                               r  PC[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/WriteRegW_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUOutE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.639ns  (logic 4.092ns (32.375%)  route 8.547ns (67.625%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  d1/pipemw/WriteRegW_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  d1/pipemw/WriteRegW_reg[0]/Q
                         net (fo=103, routed)         2.470     2.811    d1/pipemw/WriteRegW[0]
    SLICE_X3Y59          LUT4 (Prop_lut4_I2_O)        0.107     2.918 r  d1/pipemw/result0_carry_i_9/O
                         net (fo=32, routed)          1.569     4.488    d1/pipeem/ForwardAE0__1
    SLICE_X0Y52          LUT5 (Prop_lut5_I3_O)        0.240     4.728 f  d1/pipeem/result0_carry_i_3/O
                         net (fo=7, routed)           0.774     5.502    d1/pipede/SrcAE[1]
    SLICE_X2Y53          LUT6 (Prop_lut6_I3_O)        0.097     5.599 r  d1/pipede/result2_carry_i_4/O
                         net (fo=1, routed)           0.360     5.958    d1/alu1/DI[0]
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     6.350 r  d1/alu1/result2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    d1/alu1/result2_carry_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.439 r  d1/alu1/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    d1/alu1/result2_carry__0_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.528 r  d1/alu1/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.528    d1/alu1/result2_carry__1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.617 r  d1/alu1/result2_carry__2/CO[3]
                         net (fo=1, routed)           0.927     7.544    d1/pipede/CO[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.097     7.641 r  d1/pipede/ALUOutE_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.641    d1/pipede/ALUOutE_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.167     7.808 r  d1/pipede/ALUOutE_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.447    10.255    ALUOutE_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.384    12.639 r  ALUOutE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.639    ALUOutE[0]
    R10                                                               r  ALUOutE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/WriteRegW_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUOutE[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 4.624ns (36.622%)  route 8.003ns (63.378%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT4=3 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  d1/pipemw/WriteRegW_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  d1/pipemw/WriteRegW_reg[0]/Q
                         net (fo=103, routed)         2.470     2.811    d1/pipemw/WriteRegW[0]
    SLICE_X3Y59          LUT4 (Prop_lut4_I2_O)        0.107     2.918 r  d1/pipemw/result0_carry_i_9/O
                         net (fo=32, routed)          1.755     4.673    d1/pipeem/ForwardAE0__1
    SLICE_X1Y52          LUT5 (Prop_lut5_I3_O)        0.240     4.913 r  d1/pipeem/result0_carry_i_4/O
                         net (fo=7, routed)           0.827     5.740    d1/pipede/SrcAE[0]
    SLICE_X5Y53          LUT4 (Prop_lut4_I3_O)        0.097     5.837 r  d1/pipede/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.837    d1/alu1/ALUOutE_OBUF[0]_inst_i_3[0]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.232 r  d1/alu1/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.232    d1/alu1/result0_inferred__0/i__carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.321 r  d1/alu1/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.321    d1/alu1/result0_inferred__0/i__carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.410 r  d1/alu1/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.410    d1/alu1/result0_inferred__0/i__carry__1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.499 r  d1/alu1/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.499    d1/alu1/result0_inferred__0/i__carry__2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.588 r  d1/alu1/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.588    d1/alu1/result0_inferred__0/i__carry__3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.677 r  d1/alu1/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    d1/alu1/result0_inferred__0/i__carry__4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.907 r  d1/alu1/result0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.693     7.600    d1/pipede/data1[25]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.225     7.825 r  d1/pipede/ALUOutE_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.825    d1/pipede/ALUOutE_OBUF[25]_inst_i_3_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.167     7.992 r  d1/pipede/ALUOutE_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           2.258    10.250    ALUOutE_OBUF[25]
    R17                  OBUF (Prop_obuf_I_O)         2.377    12.627 r  ALUOutE_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.627    ALUOutE[25]
    R17                                                               r  ALUOutE[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipefd/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.621ns  (logic 3.874ns (30.696%)  route 8.747ns (69.304%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  d1/pipefd/instrD_reg[16]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  d1/pipefd/instrD_reg[16]/Q
                         net (fo=36, routed)          2.003     2.396    d1/pipeem/Q[0]
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.097     2.493 r  d1/pipeem/ForwardBD_OBUF_inst_i_1/O
                         net (fo=33, routed)          2.279     4.772    d1/pipeem/instrD_reg[19]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.097     4.869 r  d1/pipeem/EqualD_carry_i_12/O
                         net (fo=1, routed)           0.776     5.645    d1/pipeem/EqualD_carry_i_12_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.097     5.742 r  d1/pipeem/EqualD_carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    d1/pipeem_n_39
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.154 r  d1/EqualD_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    d1/EqualD_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.243 r  d1/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    d1/EqualD_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.416 r  d1/EqualD_carry__1/CO[2]
                         net (fo=103, routed)         2.217     8.634    d1/pipefd/CO[0]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.237     8.871 r  d1/pipefd/PC_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.471    10.342    PC_OBUF[28]
    E15                  OBUF (Prop_obuf_I_O)         2.279    12.621 r  PC_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.621    PC[28]
    E15                                                               r  PC[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipefd/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.559ns  (logic 3.876ns (30.862%)  route 8.683ns (69.138%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  d1/pipefd/instrD_reg[16]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  d1/pipefd/instrD_reg[16]/Q
                         net (fo=36, routed)          2.003     2.396    d1/pipeem/Q[0]
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.097     2.493 r  d1/pipeem/ForwardBD_OBUF_inst_i_1/O
                         net (fo=33, routed)          2.279     4.772    d1/pipeem/instrD_reg[19]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.097     4.869 r  d1/pipeem/EqualD_carry_i_12/O
                         net (fo=1, routed)           0.776     5.645    d1/pipeem/EqualD_carry_i_12_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.097     5.742 r  d1/pipeem/EqualD_carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    d1/pipeem_n_39
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.154 r  d1/EqualD_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    d1/EqualD_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.243 r  d1/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    d1/EqualD_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.416 r  d1/EqualD_carry__1/CO[2]
                         net (fo=103, routed)         2.216     8.632    d1/pipefd/CO[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.237     8.869 r  d1/pipefd/PC_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.409    10.278    PC_OBUF[30]
    B18                  OBUF (Prop_obuf_I_O)         2.281    12.559 r  PC_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.559    PC[30]
    B18                                                               r  PC[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/WriteRegW_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUOutE[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 4.619ns (36.784%)  route 7.938ns (63.216%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  d1/pipemw/WriteRegW_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  d1/pipemw/WriteRegW_reg[0]/Q
                         net (fo=103, routed)         2.470     2.811    d1/pipemw/WriteRegW[0]
    SLICE_X3Y59          LUT4 (Prop_lut4_I2_O)        0.107     2.918 r  d1/pipemw/result0_carry_i_9/O
                         net (fo=32, routed)          1.755     4.673    d1/pipeem/ForwardAE0__1
    SLICE_X1Y52          LUT5 (Prop_lut5_I3_O)        0.240     4.913 r  d1/pipeem/result0_carry_i_4/O
                         net (fo=7, routed)           0.827     5.740    d1/pipeem/SrcAE[0]
    SLICE_X4Y53          LUT4 (Prop_lut4_I0_O)        0.097     5.837 r  d1/pipeem/result0_carry_i_8/O
                         net (fo=1, routed)           0.000     5.837    d1/alu1/S[0]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.232 r  d1/alu1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.232    d1/alu1/result0_carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.321 r  d1/alu1/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.321    d1/alu1/result0_carry__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.410 r  d1/alu1/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.410    d1/alu1/result0_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.499 r  d1/alu1/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.499    d1/alu1/result0_carry__2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.588 r  d1/alu1/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.588    d1/alu1/result0_carry__3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.677 r  d1/alu1/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    d1/alu1/result0_carry__4_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.766 r  d1/alu1/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.766    d1/alu1/result0_carry__5_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.925 r  d1/alu1/result0_carry__6/O[0]
                         net (fo=1, routed)           0.855     7.780    d1/pipede/data0[28]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.224     8.004 r  d1/pipede/ALUOutE_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.004    d1/pipede/ALUOutE_OBUF[28]_inst_i_2_n_0
    SLICE_X6Y60          MUXF7 (Prop_muxf7_I0_O)      0.156     8.160 r  d1/pipede/ALUOutE_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           2.031    10.191    ALUOutE_OBUF[28]
    N15                  OBUF (Prop_obuf_I_O)         2.366    12.557 r  ALUOutE_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.557    ALUOutE[28]
    N15                                                               r  ALUOutE[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/WriteRegW_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUOutE[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 4.704ns (37.458%)  route 7.853ns (62.542%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT4=3 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  d1/pipemw/WriteRegW_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  d1/pipemw/WriteRegW_reg[0]/Q
                         net (fo=103, routed)         2.470     2.811    d1/pipemw/WriteRegW[0]
    SLICE_X3Y59          LUT4 (Prop_lut4_I2_O)        0.107     2.918 r  d1/pipemw/result0_carry_i_9/O
                         net (fo=32, routed)          1.755     4.673    d1/pipeem/ForwardAE0__1
    SLICE_X1Y52          LUT5 (Prop_lut5_I3_O)        0.240     4.913 r  d1/pipeem/result0_carry_i_4/O
                         net (fo=7, routed)           0.827     5.740    d1/pipede/SrcAE[0]
    SLICE_X5Y53          LUT4 (Prop_lut4_I3_O)        0.097     5.837 r  d1/pipede/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.837    d1/alu1/ALUOutE_OBUF[0]_inst_i_3[0]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.232 r  d1/alu1/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.232    d1/alu1/result0_inferred__0/i__carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.321 r  d1/alu1/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.321    d1/alu1/result0_inferred__0/i__carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.410 r  d1/alu1/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.410    d1/alu1/result0_inferred__0/i__carry__1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.499 r  d1/alu1/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.499    d1/alu1/result0_inferred__0/i__carry__2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.588 r  d1/alu1/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.588    d1/alu1/result0_inferred__0/i__carry__3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.677 r  d1/alu1/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    d1/alu1/result0_inferred__0/i__carry__4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.766 r  d1/alu1/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.766    d1/alu1/result0_inferred__0/i__carry__5_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.996 r  d1/alu1/result0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.603     7.599    d1/pipede/data1[29]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.225     7.824 r  d1/pipede/ALUOutE_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.824    d1/pipede/ALUOutE_OBUF[29]_inst_i_3_n_0
    SLICE_X3Y60          MUXF7 (Prop_muxf7_I1_O)      0.167     7.991 r  d1/pipede/ALUOutE_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           2.199    10.189    ALUOutE_OBUF[29]
    M17                  OBUF (Prop_obuf_I_O)         2.368    12.557 r  ALUOutE_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.557    ALUOutE[29]
    M17                                                               r  ALUOutE[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipefd/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.550ns  (logic 3.889ns (30.986%)  route 8.661ns (69.014%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  d1/pipefd/instrD_reg[16]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  d1/pipefd/instrD_reg[16]/Q
                         net (fo=36, routed)          2.003     2.396    d1/pipeem/Q[0]
    SLICE_X4Y62          LUT5 (Prop_lut5_I2_O)        0.097     2.493 r  d1/pipeem/ForwardBD_OBUF_inst_i_1/O
                         net (fo=33, routed)          2.279     4.772    d1/pipeem/instrD_reg[19]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.097     4.869 r  d1/pipeem/EqualD_carry_i_12/O
                         net (fo=1, routed)           0.776     5.645    d1/pipeem/EqualD_carry_i_12_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.097     5.742 r  d1/pipeem/EqualD_carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    d1/pipeem_n_39
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.154 r  d1/EqualD_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    d1/EqualD_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.243 r  d1/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    d1/EqualD_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.416 r  d1/EqualD_carry__1/CO[2]
                         net (fo=103, routed)         2.079     8.496    d1/pipefd/CO[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.237     8.733 r  d1/pipefd/PC_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.524    10.256    PC_OBUF[31]
    A14                  OBUF (Prop_obuf_I_O)         2.294    12.550 r  PC_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.550    PC[31]
    A14                                                               r  PC[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/pipeem/ALUOutM_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/pipemw/ALUOutW_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.207%)  route 0.124ns (46.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  d1/pipeem/ALUOutM_reg[25]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/pipeem/ALUOutM_reg[25]/Q
                         net (fo=7, routed)           0.124     0.265    d1/pipemw/D[25]
    SLICE_X5Y61          FDRE                                         r  d1/pipemw/ALUOutW_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipeem/ALUOutM_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/pipemw/ALUOutW_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.482%)  route 0.137ns (45.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE                         0.000     0.000 r  d1/pipeem/ALUOutM_reg[16]/C
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/pipeem/ALUOutM_reg[16]/Q
                         net (fo=7, routed)           0.137     0.301    d1/pipemw/D[16]
    SLICE_X6Y57          FDRE                                         r  d1/pipemw/ALUOutW_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipefd/PcPlus4D_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d1/pipe1/PCF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.252ns (79.243%)  route 0.066ns (20.757%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE                         0.000     0.000 r  d1/pipefd/PcPlus4D_reg[3]/C
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d1/pipefd/PcPlus4D_reg[3]/Q
                         net (fo=2, routed)           0.066     0.207    d1/pipefd/PcPlus4D[3]
    SLICE_X0Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.252 r  d1/pipefd/PCF[1]_i_4/O
                         net (fo=1, routed)           0.000     0.252    d1/pipefd/PCF[1]_i_4_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.318 r  d1/pipefd/PCF_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.318    d1/pipe1/O[2]
    SLICE_X0Y60          FDCE                                         r  d1/pipe1/PCF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/ALUOutW_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/rf/rf_reg[1][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.209ns (64.820%)  route 0.113ns (35.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE                         0.000     0.000 r  d1/pipemw/ALUOutW_reg[24]/C
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/pipemw/ALUOutW_reg[24]/Q
                         net (fo=8, routed)           0.113     0.277    d1/pipemw/Q[24]
    SLICE_X11Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.322 r  d1/pipemw/rf[1][24]_i_1/O
                         net (fo=1, routed)           0.000     0.322    d1/rf/rf_reg[1][24]_0
    SLICE_X11Y61         FDRE                                         r  d1/rf/rf_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/ALUOutW_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/rf/rf_reg[1][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.594%)  route 0.155ns (45.406%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  d1/pipemw/ALUOutW_reg[30]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/pipemw/ALUOutW_reg[30]/Q
                         net (fo=8, routed)           0.155     0.296    d1/pipemw/Q[30]
    SLICE_X6Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.341 r  d1/pipemw/rf[1][30]_i_1/O
                         net (fo=1, routed)           0.000     0.341    d1/rf/rf_reg[1][30]_0
    SLICE_X6Y61          FDRE                                         r  d1/rf/rf_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/rf/rf_reg[9][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/pipede/RsData_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.212ns (61.154%)  route 0.135ns (38.846%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE                         0.000     0.000 r  d1/rf/rf_reg[9][10]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  d1/rf/rf_reg[9][10]/Q
                         net (fo=3, routed)           0.135     0.302    d1/rf/rf_reg[9]_0[10]
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.045     0.347 r  d1/rf/RsData[10]_i_1/O
                         net (fo=1, routed)           0.000     0.347    d1/pipede/RsData_reg[31]_2[10]
    SLICE_X5Y52          FDCE                                         r  d1/pipede/RsData_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipemw/ALUOutW_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/rf/rf_reg[8][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.636%)  route 0.161ns (46.364%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE                         0.000     0.000 r  d1/pipemw/ALUOutW_reg[1]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/pipemw/ALUOutW_reg[1]/Q
                         net (fo=6, routed)           0.161     0.302    d1/pipemw/Q[1]
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.347 r  d1/pipemw/rf[8][1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    d1/rf/rf_reg[8][1]_0
    SLICE_X2Y53          FDRE                                         r  d1/rf/rf_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipeem/ALUOutM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/pipemw/ALUOutW_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.398%)  route 0.208ns (59.602%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE                         0.000     0.000 r  d1/pipeem/ALUOutM_reg[3]/C
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/pipeem/ALUOutM_reg[3]/Q
                         net (fo=6, routed)           0.208     0.349    d1/pipemw/D[3]
    SLICE_X3Y52          FDRE                                         r  d1/pipemw/ALUOutW_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipeem/ALUOutM_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/pipemw/ALUOutW_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.341%)  route 0.209ns (59.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  d1/pipeem/ALUOutM_reg[30]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/pipeem/ALUOutM_reg[30]/Q
                         net (fo=7, routed)           0.209     0.350    d1/pipemw/D[30]
    SLICE_X5Y61          FDRE                                         r  d1/pipemw/ALUOutW_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/pipefd/PcPlus4D_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d1/pipe1/PCF_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.285ns (81.195%)  route 0.066ns (18.805%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE                         0.000     0.000 r  d1/pipefd/PcPlus4D_reg[3]/C
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d1/pipefd/PcPlus4D_reg[3]/Q
                         net (fo=2, routed)           0.066     0.207    d1/pipefd/PcPlus4D[3]
    SLICE_X0Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.252 r  d1/pipefd/PCF[1]_i_4/O
                         net (fo=1, routed)           0.000     0.252    d1/pipefd/PCF[1]_i_4_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.351 r  d1/pipefd/PCF_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.351    d1/pipe1/O[3]
    SLICE_X0Y60          FDCE                                         r  d1/pipe1/PCF_reg[4]/D
  -------------------------------------------------------------------    -------------------





