Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Mar 18 16:05:31 2018
| Host         : dell-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file kc705_control_sets_placed.rpt
| Design       : kc705
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   514 |
| Unused register locations in slices containing registers |  1806 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4702 |         1394 |
| No           | No                    | Yes                    |             288 |          100 |
| No           | Yes                   | No                     |            4844 |         1556 |
| Yes          | No                    | No                     |            2732 |          845 |
| Yes          | No                    | Yes                    |             684 |          185 |
| Yes          | Yes                   | No                     |            1536 |          491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                    |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0378_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0835_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0788_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0399_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/misc_ins/n0021                                                                                                                                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/quiesce_unitw_5_eof_ack_OR_333_o                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_rden_inv                                                                                                                                                                             |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1314_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0303_inv_0                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1102_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rcv_data_wren_cmpl                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Reset_OR_DriverANDClockEnable                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/fetch_pre                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/fetch_pre                                                                                                                                                              | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/_n0059                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0734_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/_n0073_inv                                                                                                                                                             | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/Reset_OR_DriverANDClockEnable                                                                                                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_10_o                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1278_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_41_o_inv1_0                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0684_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0189                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0588                                                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0613_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_2_ins/recvbuf_accepted_0                                                                                                                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_20_o_AND_227_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_0                                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_0                                                                                                                                                                      |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_0                                                                                                                                                                        |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0422_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_24_o_AND_383_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/GND_16_o_rd_avail_header_credits[7]_0                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0369_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0408_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0399_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03581                                                                                                                                                                                      |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/quiesce_unitw_1_eof_ack_OR_291_o                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_rden_inv                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0669_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0577                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0576                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0575                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0574                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_accepted_mmx_out                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n0990                                                                                                                                                                                 |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581                                                                                                                                                                                      |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/quiesce_unitw_3_eof_ack_OR_313_o                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/GND_13_o_wr_DWs_sent_to_fifo[15]_0                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_rden_inv                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_slave_ins/endian_reg_strobe_endian_reg[31]                                                                                                                                                      | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rd_valid_0                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                                                                       |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0284                                                                                                                                                                   |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n03112                                                                                                                                                                                      |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/misc_ins/n0025                                                                                                                                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_22_o_AND_318_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0422_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0408_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/misc_ins/n0023                                                                                                                                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0333_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0413_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0361_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0341_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/trn32_rsrc_rdy_n_trn32_rdst_rdy_n_AND_24_o                                                                                                                             | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/Reset_OR_DriverANDClockEnable2                                                                                                                                             |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0267                                                                                                                                                                   |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/mux1011202                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_9_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0666_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0641_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1726_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1711_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1573_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0341_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                         |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_46_o_inv1_0                                                                                                                                                         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0768_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/messages_ins/quiesce                                                                                                                                                                                     |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_44_o_inv1_0                                                                                                                                                         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0                                                                                                                                                                       |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | state_control_ins/RST_SIG                                                                                                                                                                                                               |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                    |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1597_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0188_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0628_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0714_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0668_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0626_inv                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_24_o_AND_383_o                                                                                                                                                       |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/tetris                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_24_o_AND_389_o                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                              |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_22_o_AND_324_o                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                              |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_23_o_AND_344_o                                                                                                                                                       |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                              |                1 |              2 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_25_o_AND_409_o                                                                                                                                                       |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_22_o_AND_310_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/req_valid_rd_ready_AND_150_o                                                                                                                                                       | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0196_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              3 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0588                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0776_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_22_o_AND_318_o                                                                                                                                                       |                3 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/messages_ins/_n0564                                                                                                                                                                                      |                2 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/wakeup_count[2]_reduce_and_12_o_inv                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/m_axis_rx_tvalid_m_axis_rx_tready_AND_28_o                                                                                                                             | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                    |                3 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0613_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                                                                        | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_2                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                         |                2 |              4 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | gen_user_command_ins/gen_init_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/col_end_reg                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/col_start_reg                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/srst                                                                                                                                                                                                                       |                4 |              4 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | gen_user_command_ins/mem_address_rden[2]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_6                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_5                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_4                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_3                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_1                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_0                                                                                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0625_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        | rec_adc_packet_ins/set_data_inst0/nevt                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0610_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              4 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        | rec_adc_packet_ins/set_data_inst17/nevt                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                                                             |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0605_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0591_inv                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                3 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                3 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                2 |              5 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | gen_user_command_ins/mem8_out_reg[0]_i_1_n_0                                                                                                                                                                                            |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                3 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_20_o_AND_219_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0620_inv                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/GND_21_o_this_segment[1]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0337_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0685_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                                                                                                                                       |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                                                                                              |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                                                                                              |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_20_o_AND_233_o                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                              |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_341_o                                                                                                                                                     |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_send_done_AND_256_o                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst13/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                              | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst14/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst14/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | rec_adc_packet_ins/data_selector_inst/ch_cnt[5]_i_1_n_0                                                                                                                                                                                 |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst08/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/row_end_reg                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              6 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/row_start_reg                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst10/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst08/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst11/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/switch                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  sysclk_ins_test/inst/clk_out1                                                      | rec_adc_packet_ins/regen_ctrl_sig/cnt                                                                                                                                                                                               | state_control_ins/RST_SIG                                                                                                                                                                                                               |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst10/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst0/cnt[5]_i_1_n_0                                                                                                                                                                                        |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst07/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst06/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst06/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst02/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst16/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst13/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst12/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst12/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst03/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst17/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst16/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst01/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst01/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst02/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst05/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst15/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst07/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst11/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst05/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst04/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst04/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  sysclk_ins_test/inst/clk_out1                                                      | rec_adc_packet_ins/data_selector_inst/ad_cnt[5]_i_1_n_0                                                                                                                                                                             | rec_adc_packet_ins/data_selector_inst/ch_cnt[5]_i_1_n_0                                                                                                                                                                                 |                1 |              6 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst09/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst03/cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst15/footer[9]                                                                                                                                                                                            |                1 |              6 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                   |                1 |              7 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_19_o_wen_d_AND_188_o1                                                                                                                                                          | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                1 |              7 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pl_ltssm_state_q[5]_i_1_n_0                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_7_o                                                                                                                                                                         |                3 |              7 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0341_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                3 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/cmos_addr_reg                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/start_reg_reg_n_0                                                                                                                                                                                              | gen_user_command_ins/START_PULSE                                                                                                                                                                                                        |                2 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/stop_reg_reg_n_0                                                                                                                                                                                               | gen_user_command_ins/STOP_PULSE                                                                                                                                                                                                         |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0347_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | rec_adc_packet_ins/regen_ctrl_sig/rst_int_cnt                                                                                                                                                                                       | state_control_ins/RST_SIG                                                                                                                                                                                                               |                2 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/rst_reg_reg__0_n_0                                                                                                                                                                                             | gen_user_command_ins/RST_PULSE                                                                                                                                                                                                          |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0350_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | rec_adc_packet_ins/regen_ctrl_sig/sel                                                                                                                                                                                               | rec_adc_packet_ins/regen_ctrl_sig/cnt_cnv0                                                                                                                                                                                              |                3 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1209_inv1                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              8 |
|  sysclk_ins_test/inst/clk_out1                                                      | gen_user_command_ins/init_reg_reg_n_0                                                                                                                                                                                               | gen_user_command_ins/INIT_PULSE                                                                                                                                                                                                         |                2 |              8 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                     |                2 |              8 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0797_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                              |                6 |              9 |
|  gen_user_clock_ins/CLK_2M_OUT                                                      |                                                                                                                                                                                                                                     | gen_user_clock_ins/RST_2M_OUT                                                                                                                                                                                                           |                5 |              9 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_20_o_AND_227_o                                                                                                                                                       |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  sysclk_ins_test/inst/clk_out1                                                      | rec_adc_packet_ins/regen_ctrl_sig/rst_cnt                                                                                                                                                                                           | state_control_ins/RST_SIG                                                                                                                                                                                                               |                3 |             10 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                5 |             10 |
|  sysclk_ins_test/inst/clk_out3                                                      | gen_user_clock_ins/sel                                                                                                                                                                                                              | state_control_ins/RST_SIG                                                                                                                                                                                                               |                3 |             10 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                              |                6 |             10 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                              |                6 |             10 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | state_control_ins/RST_SIG                                                                                                                                                                                                               |                3 |             10 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             11 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0364_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                3 |             11 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0284_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/Reset_OR_DriverANDClockEnable10                                                                                                                                          |                3 |             11 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0345_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                3 |             11 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst17/footer[9]                                                                                                                                                                                            |                2 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_318_o_inv                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_23_o_AND_344_o                                                                                                                                                       |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_338_o_inv                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_25_o_AND_409_o                                                                                                                                                       |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/messages_ins/_n0565                                                                                                                                                                                      |                6 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                               |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                               |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl1                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl2                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl3                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl4                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl5                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl6                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/write_ctrl7                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  sysclk_ins_test/inst/clk_out1                                                      | state_control_ins/veto_cnt[0]_i_1_n_0                                                                                                                                                                                               | gen_user_command_ins/START                                                                                                                                                                                                              |                3 |             12 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/set_data_inst0/footer[9]                                                                                                                                                                                             |                2 |             12 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             14 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_100                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_75                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_45                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0428_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340                                                                                                                                                                                       |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1074_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0625_inv                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1538_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                                                               | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                               |                4 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_105                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1046_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0633_inv                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_60                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_30                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_15                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1039_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                                         |                3 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  tlu_handshake_inst/TRIGGER_CNT_VALID                                               |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  sysclk_ins_test/inst/clk_out1                                                      | rec_adc_packet_ins/data_selector_inst/sr_out_rst                                                                                                                                                                                    | state_control_ins/RST_SIG                                                                                                                                                                                                               |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1060_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
| ~gen_user_clock_ins/CLK_2M_OUT                                                      | tlu_handshake_inst/trigger_cnt_tmp[0]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1672_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1020_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/state_FSM_FFd3-In1                                                                                                                                                   | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                5 |             17 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/recvbuf_accepted_0                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                                                                                                                                       |                7 |             17 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                5 |             17 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[16]                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                       |                5 |             17 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             17 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/Mmux_req_state[2]_GND_21_o_wide_mux_79_OUT31                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_23_o_AND_350_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_25_o_AND_415_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                                                                                              |               10 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                9 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                9 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                7 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |               10 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |               10 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |               10 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                8 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |                9 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/misc_ins/n0021_inv                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                                                                                                                                           |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/misc_ins/n0023_inv                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req                                                                                                                                                                               |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/misc_ins/n0025_inv                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/do_packet                                                                                                                                                                              |                5 |             20 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | state_control_ins/RST_SIG                                                                                                                                                                                                               |               10 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/_n0104_inv                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1116_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             21 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                                 |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                 | xillybus_ins/srst                                                                                                                                                                                                                       |                5 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | xillybus_ins/srst                                                                                                                                                                                                                       |                4 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                  |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                  |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                                  |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                                 |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0769_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                                  |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                                 |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                                  |                6 |             22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                                                                                                                                       |                7 |             26 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0781_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             26 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0168_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                9 |             26 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n06102                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             27 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  sysclk_ins_test/inst/clk_out3                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                7 |             30 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1624_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             30 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/recvbuf_accepted_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             30 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0794_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer7/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                4 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                8 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer15/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0192_inv                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |                5 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/_n0073_inv2                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer14/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1_n_0                                                                                                                                                                  |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0605_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer13/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/_n0594_inv                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               11 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer12/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer6/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer5/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | rec_adc_packet_ins/data_selector_inst/data32_pre[31]_i_1_n_0                                                                                                                                                                            |               18 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer4/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer3/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer2/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer16/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1209_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer1/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer11/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer10/p_0_in__0                                                                                                                                                                                                | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0333_inv                                                                                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |               17 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0277_inv                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer9/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  | CPS_ReadOut/deserializer8/p_0_in__0                                                                                                                                                                                                 | CPS_ReadOut/CNV                                                                                                                                                                                                                         |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n01891                                                                                                                                                           |                                                                                                                                                                                                                                         |               18 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             32 |
|  CPS_ReadOut/clk                                                                    |                                                                                                                                                                                                                                     | CPS_ReadOut/counter_ss[31]_i_1_n_0                                                                                                                                                                                                      |               16 |             33 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             33 |
|  CPS_ReadOut/clk                                                                    |                                                                                                                                                                                                                                     | CPS_ReadOut/clear                                                                                                                                                                                                                       |                9 |             33 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1085_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             37 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_slave_ins/_n0070_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             38 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             40 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0254_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             41 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             44 |
|  CPS_ReadOut/clk                                                                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             46 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0348_inv                                                                                                                                                                            |                                                                                                                                                                                                                                         |               17 |             47 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               19 |             56 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                       |               16 |             60 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                       |               15 |             60 |
|  sysclk_ins_test/inst/clk_out1                                                      | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                       |               17 |             60 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/fetch_pre                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             64 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/m_axis_rx_tvalid_m_axis_rx_tready_AND_28_o                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             64 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/tetris                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             64 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |             65 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               28 |             65 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             65 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[63]_i_1_n_0                                                                                                            | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                                                                                                                                               |               12 |             67 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                                                                                   | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                                                                                                                                               |               13 |             68 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               32 |             72 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1542_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             74 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/BUS_0001                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             86 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/BUS_0002                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             86 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1341_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               34 |            100 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1159_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               37 |            104 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/GND_12_o_GND_12_o_equal_25_o                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            109 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                                                                                                                                               |               33 |            114 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1234_inv                                                                                                                                                                         |                                                                                                                                                                                                                                         |               40 |            126 |
|  sysclk_ins_test/inst/clk_out3                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               39 |            131 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                            |               38 |            144 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/req_valid_rd_ready_AND_150_o_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               33 |            146 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                                                                                                                                          |               80 |            160 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                                        |               43 |            165 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               71 |            180 |
|  CPS_ReadOut/CNV                                                                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              103 |            256 |
|  CPS_ReadOut/deserializer1_i_1_n_0                                                  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              104 |            256 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                                                                                        |                                                                                                                                                                                                                                         |               82 |            265 |
| ~rec_adc_packet_ins/regen_ctrl_sig/CNVCLK_OUT                                       |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              134 |            544 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                       |              160 |            590 |
|  sysclk_ins_test/inst/clk_out3                                                      |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              203 |            673 |
|  xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                |              227 |            692 |
|  sysclk_ins_test/inst/clk_out1                                                      |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              151 |            696 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     | rec_adc_packet_ins/regen_ctrl_sig/RST2M_OUT                                                                                                                                                                                             |              262 |           1022 |
|  xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                                                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                    |              416 |           1137 |
|  rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT                                        |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              709 |           2643 |
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    85 |
| 2      |                    38 |
| 3      |                    21 |
| 4      |                    40 |
| 5      |                    28 |
| 6      |                    44 |
| 7      |                     9 |
| 8      |                    19 |
| 9      |                     3 |
| 10     |                     9 |
| 11     |                     4 |
| 12     |                    23 |
| 13     |                     1 |
| 14     |                     1 |
| 15     |                    16 |
| 16+    |                   173 |
+--------+-----------------------+


