Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jun 21 21:05:54 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                Logical Path                                                                | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.042      | 2.672(30%)  | 6.370(70%) | -0.035     | 0.820 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][10]/D |
| Path #2   | 10.000      | 9.145      | 2.711(30%)  | 6.434(70%) | -0.027     | 0.825 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT5-(1)-LUT6-(1)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_zero_flag_reg/D        |
| Path #3   | 10.000      | 9.014      | 2.940(33%)  | 6.074(67%) | -0.039     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][27]/D  |
| Path #4   | 10.000      | 9.006      | 2.940(33%)  | 6.066(67%) | -0.039     | 0.875 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][27]/D  |
| Path #5   | 10.000      | 8.961      | 2.940(33%)  | 6.021(67%) | -0.039     | 0.884 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][27]/D |
| Path #6   | 10.000      | 8.972      | 2.940(33%)  | 6.032(67%) | -0.038     | 0.888 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][27]/D  |
| Path #7   | 10.000      | 8.972      | 2.940(33%)  | 6.032(67%) | -0.039     | 0.896 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][27]/D  |
| Path #8   | 10.000      | 8.992      | 2.940(33%)  | 6.052(67%) | -0.043     | 0.898 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][27]/D  |
| Path #9   | 10.000      | 8.946      | 2.729(31%)  | 6.217(69%) | -0.048     | 0.904 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][26]/D |
| Path #10  | 10.000      | 8.921      | 2.790(32%)  | 6.131(68%) | -0.041     | 0.921 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][27]/D  |
| Path #11  | 10.000      | 8.926      | 3.354(38%)  | 5.572(62%) | -0.053     | 0.925 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[2][31]/D  |
| Path #12  | 10.000      | 8.925      | 2.468(28%)  | 6.457(72%) | -0.032     | 0.940 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][5]/D   |
| Path #13  | 10.000      | 8.916      | 2.790(32%)  | 6.126(68%) | -0.041     | 0.941 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][27]/D |
| Path #14  | 10.000      | 8.894      | 2.806(32%)  | 6.088(68%) | -0.048     | 0.942 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][28]/D  |
| Path #15  | 10.000      | 8.956      | 2.672(30%)  | 6.284(70%) | -0.036     | 0.942 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][10]/D  |
| Path #16  | 10.000      | 8.901      | 3.354(38%)  | 5.547(62%) | -0.052     | 0.944 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[10][31]/D |
| Path #17  | 10.000      | 8.911      | 2.672(30%)  | 6.239(70%) | -0.020     | 0.966 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][10]/D  |
| Path #18  | 10.000      | 8.904      | 2.672(31%)  | 6.232(69%) | -0.036     | 0.967 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][10]/D  |
| Path #19  | 10.000      | 8.925      | 2.468(28%)  | 6.457(72%) | -0.032     | 0.976 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][5]/D   |
| Path #20  | 10.000      | 8.875      | 2.922(33%)  | 5.953(67%) | -0.045     | 0.978 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][29]/D  |
| Path #21  | 10.000      | 8.911      | 2.672(30%)  | 6.239(70%) | -0.020     | 1.002 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][10]/D  |
| Path #22  | 10.000      | 8.853      | 2.554(29%)  | 6.299(71%) | -0.040     | 1.005 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][11]/D  |
| Path #23  | 10.000      | 8.851      | 2.672(31%)  | 6.179(69%) | -0.038     | 1.008 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][10]/D  |
| Path #24  | 10.000      | 8.867      | 2.940(34%)  | 5.927(66%) | -0.040     | 1.013 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][27]/D  |
| Path #25  | 10.000      | 8.820      | 2.672(31%)  | 6.148(69%) | -0.036     | 1.013 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][10]/D  |
| Path #26  | 10.000      | 8.838      | 2.940(34%)  | 5.898(66%) | -0.039     | 1.021 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][27]/D  |
| Path #27  | 10.000      | 8.817      | 2.940(34%)  | 5.877(66%) | -0.040     | 1.027 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][27]/D  |
| Path #28  | 10.000      | 8.827      | 2.581(30%)  | 6.246(70%) | -0.043     | 1.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][13]/D |
| Path #29  | 10.000      | 8.826      | 2.940(34%)  | 5.886(66%) | -0.041     | 1.031 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][27]/D |
| Path #30  | 10.000      | 8.817      | 2.838(33%)  | 5.979(67%) | -0.048     | 1.033 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][18]/D  |
| Path #31  | 10.000      | 8.827      | 2.940(34%)  | 5.887(66%) | -0.038     | 1.033 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][27]/D  |
| Path #32  | 10.000      | 8.820      | 2.940(34%)  | 5.880(66%) | -0.040     | 1.038 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][27]/D |
| Path #33  | 10.000      | 8.810      | 2.940(34%)  | 5.870(66%) | -0.040     | 1.048 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][27]/D |
| Path #34  | 10.000      | 8.771      | 2.583(30%)  | 6.188(70%) | -0.038     | 1.053 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT5-(14)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][14]/D  |
| Path #35  | 10.000      | 8.802      | 2.554(30%)  | 6.248(70%) | -0.042     | 1.053 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][11]/D  |
| Path #36  | 10.000      | 8.806      | 2.849(33%)  | 5.957(67%) | -0.047     | 1.054 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][21]/D |
| Path #37  | 10.000      | 8.794      | 3.354(39%)  | 5.440(61%) | -0.049     | 1.055 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[1][31]/D  |
| Path #38  | 10.000      | 8.797      | 2.554(30%)  | 6.243(70%) | -0.043     | 1.057 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][11]/D  |
| Path #39  | 10.000      | 8.798      | 2.729(32%)  | 6.069(68%) | -0.041     | 1.059 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][26]/D  |
| Path #40  | 10.000      | 8.815      | 2.672(31%)  | 6.143(69%) | -0.021     | 1.061 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][10]/D |
| Path #41  | 10.000      | 8.775      | 2.849(33%)  | 5.926(67%) | -0.044     | 1.065 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][21]/D  |
| Path #42  | 10.000      | 8.772      | 2.849(33%)  | 5.923(67%) | -0.046     | 1.066 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][21]/D |
| Path #43  | 10.000      | 8.824      | 2.468(28%)  | 6.356(72%) | -0.016     | 1.066 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][5]/D  |
| Path #44  | 10.000      | 8.784      | 2.468(29%)  | 6.316(71%) | -0.032     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][5]/D  |
| Path #45  | 10.000      | 8.777      | 2.987(35%)  | 5.790(65%) | -0.039     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][30]/D  |
| Path #46  | 10.000      | 8.811      | 2.806(32%)  | 6.005(68%) | -0.048     | 1.078 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][28]/D |
| Path #47  | 10.000      | 8.765      | 2.798(32%)  | 5.967(68%) | -0.041     | 1.078 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][29]/D  |
| Path #48  | 10.000      | 8.758      | 2.798(32%)  | 5.960(68%) | -0.041     | 1.084 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][29]/D  |
| Path #49  | 10.000      | 8.763      | 3.354(39%)  | 5.409(61%) | -0.049     | 1.085 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[6][31]/D  |
| Path #50  | 10.000      | 8.768      | 2.798(32%)  | 5.970(68%) | -0.040     | 1.090 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][29]/D  |
| Path #51  | 10.000      | 8.782      | 2.468(29%)  | 6.314(71%) | -0.032     | 1.093 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][5]/D   |
| Path #52  | 10.000      | 8.766      | 2.672(31%)  | 6.094(69%) | -0.036     | 1.095 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][10]/D  |
| Path #53  | 10.000      | 8.734      | 3.354(39%)  | 5.380(61%) | -0.054     | 1.095 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[8][31]/D  |
| Path #54  | 10.000      | 8.791      | 2.940(34%)  | 5.851(66%) | -0.040     | 1.103 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][27]/D |
| Path #55  | 10.000      | 8.763      | 3.354(39%)  | 5.409(61%) | -0.054     | 1.103 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[4][31]/D  |
| Path #56  | 10.000      | 8.753      | 2.433(28%)  | 6.320(72%) | -0.036     | 1.105 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT5-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][12]/D  |
| Path #57  | 10.000      | 8.750      | 2.849(33%)  | 5.901(67%) | -0.046     | 1.108 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][21]/D  |
| Path #58  | 10.000      | 8.773      | 3.354(39%)  | 5.419(61%) | -0.052     | 1.108 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[3][31]/D  |
| Path #59  | 10.000      | 8.751      | 2.554(30%)  | 6.197(70%) | -0.038     | 1.109 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][11]/D |
| Path #60  | 10.000      | 8.745      | 3.354(39%)  | 5.391(61%) | -0.051     | 1.111 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[9][31]/D  |
| Path #61  | 10.000      | 8.760      | 3.354(39%)  | 5.406(61%) | -0.051     | 1.111 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(13)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 13          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[13][31]/D |
| Path #62  | 10.000      | 8.759      | 2.808(33%)  | 5.951(67%) | -0.048     | 1.112 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][25]/D |
| Path #63  | 10.000      | 8.734      | 2.922(34%)  | 5.812(66%) | -0.047     | 1.117 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][29]/D |
| Path #64  | 10.000      | 8.747      | 2.798(32%)  | 5.949(68%) | -0.040     | 1.117 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][29]/D  |
| Path #65  | 10.000      | 6.012      | 0.952(16%)  | 5.060(84%) | -2.455     | 1.117 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(33)-LUT2-(34)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                  | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 34          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[2][4]/CE  |
| Path #66  | 10.000      | 8.769      | 2.468(29%)  | 6.301(71%) | -0.016     | 1.122 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][5]/D   |
| Path #67  | 10.000      | 8.769      | 2.468(29%)  | 6.301(71%) | -0.016     | 1.122 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][5]/D   |
| Path #68  | 10.000      | 8.767      | 2.798(32%)  | 5.969(68%) | -0.044     | 1.123 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[15][29]/D |
| Path #69  | 10.000      | 8.737      | 2.961(34%)  | 5.776(66%) | -0.045     | 1.125 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][28]/D  |
| Path #70  | 10.000      | 8.730      | 2.581(30%)  | 6.149(70%) | -0.041     | 1.127 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][13]/D |
| Path #71  | 10.000      | 8.723      | 2.969(35%)  | 5.754(65%) | -0.044     | 1.130 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][25]/D |
| Path #72  | 10.000      | 8.709      | 2.838(33%)  | 5.871(67%) | -0.049     | 1.139 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][18]/D |
| Path #73  | 10.000      | 8.727      | 2.987(35%)  | 5.740(65%) | -0.040     | 1.140 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][30]/D  |
| Path #74  | 10.000      | 8.737      | 2.798(33%)  | 5.939(67%) | -0.041     | 1.141 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][29]/D  |
| Path #75  | 10.000      | 8.693      | 2.838(33%)  | 5.855(67%) | -0.048     | 1.143 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][18]/D |
| Path #76  | 10.000      | 8.769      | 2.253(26%)  | 6.516(74%) | -0.018     | 1.146 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][8]/D  |
| Path #77  | 10.000      | 8.702      | 2.433(28%)  | 6.269(72%) | -0.035     | 1.147 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT5-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][12]/D |
| Path #78  | 10.000      | 8.712      | 2.672(31%)  | 6.040(69%) | -0.037     | 1.149 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT4-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][10]/D |
| Path #79  | 10.000      | 8.697      | 2.711(32%)  | 5.986(68%) | -0.048     | 1.153 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][21]/D  |
| Path #80  | 10.000      | 8.686      | 2.969(35%)  | 5.717(65%) | -0.042     | 1.155 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][25]/D  |
| Path #81  | 10.000      | 8.701      | 2.798(33%)  | 5.903(67%) | -0.044     | 1.162 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT5-(14)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][29]/D  |
| Path #82  | 10.000      | 8.672      | 2.881(34%)  | 5.791(66%) | -0.048     | 1.163 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(162)-LUT6-(1)-LUT6-(40)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][31]/D |
| Path #83  | 10.000      | 8.696      | 2.961(35%)  | 5.735(65%) | -0.045     | 1.165 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][28]/D |
| Path #84  | 10.000      | 8.672      | 2.987(35%)  | 5.685(65%) | -0.040     | 1.172 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][30]/D |
| Path #85  | 10.000      | 8.721      | 2.583(30%)  | 6.138(70%) | -0.040     | 1.172 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT5-(14)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][14]/D  |
| Path #86  | 10.000      | 8.666      | 2.969(35%)  | 5.697(65%) | -0.043     | 1.174 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][25]/D  |
| Path #87  | 10.000      | 8.693      | 2.554(30%)  | 6.139(70%) | -0.039     | 1.175 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][11]/D  |
| Path #88  | 10.000      | 8.669      | 2.987(35%)  | 5.682(65%) | -0.039     | 1.176 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][30]/D  |
| Path #89  | 10.000      | 8.668      | 2.838(33%)  | 5.830(67%) | -0.048     | 1.182 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][18]/D |
| Path #90  | 10.000      | 8.688      | 2.838(33%)  | 5.850(67%) | -0.049     | 1.182 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][18]/D |
| Path #91  | 10.000      | 8.672      | 2.581(30%)  | 6.091(70%) | -0.042     | 1.183 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][13]/D  |
| Path #92  | 10.000      | 8.659      | 2.583(30%)  | 6.076(70%) | -0.041     | 1.184 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT5-(14)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][14]/D |
| Path #93  | 10.000      | 8.683      | 2.468(29%)  | 6.215(71%) | -0.016     | 1.184 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(171)-LUT6-(1)-LUT6-(9)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(13)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 171         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][5]/D   |
| Path #94  | 10.000      | 8.664      | 2.849(33%)  | 5.815(67%) | -0.048     | 1.186 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][21]/D  |
| Path #95  | 10.000      | 8.667      | 2.581(30%)  | 6.086(70%) | -0.043     | 1.187 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][13]/D  |
| Path #96  | 10.000      | 8.705      | 2.581(30%)  | 6.124(70%) | -0.043     | 1.189 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][13]/D  |
| Path #97  | 10.000      | 8.666      | 2.581(30%)  | 6.085(70%) | -0.042     | 1.189 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][13]/D |
| Path #98  | 10.000      | 8.661      | 2.838(33%)  | 5.823(67%) | -0.047     | 1.190 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(14)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][18]/D  |
| Path #99  | 10.000      | 8.675      | 2.987(35%)  | 5.688(65%) | -0.039     | 1.190 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][30]/D |
| Path #100 | 10.000      | 8.670      | 2.433(29%)  | 6.237(71%) | -0.037     | 1.191 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(162)-LUT6-(2)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT5-(14)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][12]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+-----+-----+----+----+----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement | 0 |  3 |  4  |  5  |  6 |  7 |  8 |  9  | 10 | 11 | 12 | 13 | 14 | 15 |
+-----------------+-------------+---+----+-----+-----+----+----+----+-----+----+----+----+----+----+----+
| (none)          | 5.000ns     | 1 |  0 |   0 |   0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |
| mem_refclk      | 2.812ns     | 1 |  0 |   0 |   0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin     | 10.000ns    | 0 | 46 | 197 | 248 | 22 | 19 | 59 | 146 | 58 | 32 | 79 | 51 | 36 |  5 |
+-----------------+-------------+---+----+-----+-----+----+----+----+-----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


