

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Mon May  5 03:29:55 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    83081|  2838601|  0.415 ms|  14.193 ms|  83082|  2838602|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_27_5   |    35040|  2790560|  438 ~ 34882|          -|          -|      80|        no|
        | + VITIS_LOOP_29_6  |      436|    34880|          436|          -|          -|  1 ~ 80|        no|
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 33 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%float_n_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %float_n"   --->   Operation 34 'read' 'float_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 35 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2, i64 %data, i64 %float_n_read, i64 %mean"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [5/5] (2.89ns)   --->   "%sub1 = dadd i64 %float_n_read, i64 -1"   --->   Operation 37 'dadd' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 0, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 38 'store' 'store_ln27' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2, i64 %data, i64 %float_n_read, i64 %mean"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [4/5] (2.89ns)   --->   "%sub1 = dadd i64 %float_n_read, i64 -1"   --->   Operation 40 'dadd' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4, i64 %data, i64 %mean"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [3/5] (2.89ns)   --->   "%sub1 = dadd i64 %float_n_read, i64 -1"   --->   Operation 42 'dadd' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4, i64 %data, i64 %mean"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [2/5] (2.89ns)   --->   "%sub1 = dadd i64 %float_n_read, i64 -1"   --->   Operation 44 'dadd' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:2]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %float_n"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %float_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cov, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %cov"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mean"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/5] (2.89ns)   --->   "%sub1 = dadd i64 %float_n_read, i64 -1"   --->   Operation 58 'dadd' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body38.lr.ph" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 59 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.75>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%i = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 60 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.59ns)   --->   "%icmp_ln27 = icmp_eq  i7 %i, i7 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 61 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln27 = add i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 63 'add' 'add_ln27' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.body38.lr.ph.split, void %for.end81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 64 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 65 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 67 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i11 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 68 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.75ns)   --->   "%add_ln30 = add i13 %tmp_4, i13 %zext_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 69 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:4]   --->   Operation 70 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln29 = br void %VITIS_LOOP_32_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29]   --->   Operation 71 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:40]   --->   Operation 72 'ret' 'ret_ln40' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.39>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%j_2 = phi i13 %add_ln29, void %VITIS_LOOP_32_7.split, i13 %zext_ln30, void %for.body38.lr.ph.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29]   --->   Operation 73 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.64ns)   --->   "%icmp_ln29 = icmp_eq  i13 %j_2, i13 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29]   --->   Operation 74 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 80, i64 0"   --->   Operation 75 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_32_7.split, void %for.inc79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29]   --->   Operation 76 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.75ns)   --->   "%add_ln30_1 = add i13 %add_ln30, i13 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 77 'add' 'add_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln36 = shl i13 %j_2, i13 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 78 'shl' 'shl_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln36_1 = shl i13 %j_2, i13 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 79 'shl' 'shl_ln36_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36 = add i13 %shl_ln36, i13 %shl_ln36_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 80 'add' 'add_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i13 %add_ln36, i13 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 81 'add' 'add_ln36_1' <Predicate = (!icmp_ln29)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [2/2] (0.75ns)   --->   "%call_ln27 = call void @covariance_Pipeline_VITIS_LOOP_32_7, i7 %i, i64 %data, i13 %j_2, i64 %p_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 82 'call' 'call_ln27' <Predicate = (!icmp_ln29)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 83 [1/1] (0.75ns)   --->   "%add_ln29 = add i13 %j_2, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29]   --->   Operation 83 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 84 'store' 'store_ln27' <Predicate = (icmp_ln29)> <Delay = 0.38>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body38.lr.ph" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 85 'br' 'br_ln27' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln27 = call void @covariance_Pipeline_VITIS_LOOP_32_7, i7 %i, i64 %data, i13 %j_2, i64 %p_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27]   --->   Operation 86 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 87 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [22/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 88 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 89 [21/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 89 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 90 [20/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 90 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 91 [19/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 91 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 92 [18/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 92 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 93 [17/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 93 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 94 [16/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 94 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 95 [15/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 95 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 96 [14/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 96 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.31>
ST_18 : Operation 97 [13/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 97 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 98 [12/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 98 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 99 [11/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 99 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 100 [10/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 100 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 101 [9/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 101 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 102 [8/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 102 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 103 [7/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 103 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 104 [6/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 104 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 105 [5/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 105 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 106 [4/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 106 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.31>
ST_28 : Operation 107 [3/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 107 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.31>
ST_29 : Operation 108 [2/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 108 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.31>
ST_30 : Operation 109 [1/22] (3.31ns)   --->   "%div1 = ddiv i64 %p_loc_load, i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 109 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.98>
ST_31 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i13 %add_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 110 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 111 [1/1] (0.00ns)   --->   "%cov_addr = getelementptr i64 %cov, i64 0, i64 %zext_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30]   --->   Operation 111 'getelementptr' 'cov_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 112 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (2.98ns)   --->   "%store_ln35 = store i64 %bitcast_ln35, i13 %cov_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35]   --->   Operation 113 'store' 'store_ln35' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6400> <RAM>

State 32 <SV = 31> <Delay = 2.98>
ST_32 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i13 %add_ln36_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 114 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 115 [1/1] (0.00ns)   --->   "%cov_addr_1 = getelementptr i64 %cov, i64 0, i64 %zext_ln36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 115 'getelementptr' 'cov_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:5]   --->   Operation 116 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 117 [1/1] (2.98ns)   --->   "%store_ln36 = store i64 %bitcast_ln35, i13 %cov_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36]   --->   Operation 117 'store' 'store_ln36' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6400> <RAM>
ST_32 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_32_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29]   --->   Operation 118 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.9ns
The critical path consists of the following:
	wire read operation ('float_n') on port 'float_n' [8]  (0 ns)
	'dadd' operation ('sub1') [25]  (2.9 ns)

 <State 2>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub1') [25]  (2.9 ns)

 <State 3>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub1') [25]  (2.9 ns)

 <State 4>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub1') [25]  (2.9 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub1') [25]  (2.9 ns)

 <State 6>: 0.755ns
The critical path consists of the following:
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27) on local variable 'j' [29]  (0 ns)
	'add' operation ('add_ln30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30) [39]  (0.755 ns)

 <State 7>: 1.4ns
The critical path consists of the following:
	'phi' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29) with incoming values : ('zext_ln30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30) ('add_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29) [43]  (0 ns)
	'add' operation ('add_ln30_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30) [48]  (0.755 ns)
	blocking operation 0.64 ns on control path)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.32ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [59]  (0 ns)
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 11>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 12>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 14>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 15>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 17>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 28>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 29>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 30>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) [60]  (3.32 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('cov_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30) [50]  (0 ns)
	'store' operation ('store_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35) of variable 'bitcast_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35 on array 'cov' [62]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('cov_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36) [56]  (0 ns)
	'store' operation ('store_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:36) of variable 'bitcast_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35 on array 'cov' [63]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
