INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/new/uart_rx_o.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_o
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudgen_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudgen_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
