#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  1 13:45:41 2023
# Process ID: 17128
# Current directory: C:/Users/marco/Desktop/Progetti_Vivado/FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19708 C:\Users\marco\Desktop\Progetti_Vivado\FIFO\FIFO.xpr
# Log file: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/vivado.log
# Journal file: C:/Users/marco/Desktop/Progetti_Vivado/FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 652.367 ; gain = 46.477
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/marco/Desktop/VHDL_-_FIFO/FIFO_sim.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sim_1/imports/VHDL_-_FIFO/FIFO_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6403d62e4bfb4bc48fd13fa1e10c71e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_sim_behav xil_defaultlib.FIFO_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(fifo_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_sim
Built simulation snapshot FIFO_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim/xsim.dir/FIFO_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 13:48:01 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 742.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_sim_behav -key {Behavioral:sim_1:Functional:FIFO_sim} -tclbatch {FIFO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 749.695 ; gain = 7.562
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec  1 13:55:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6403d62e4bfb4bc48fd13fa1e10c71e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_sim_behav xil_defaultlib.FIFO_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(fifo_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_sim
Built simulation snapshot FIFO_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_sim_behav -key {Behavioral:sim_1:Functional:FIFO_sim} -tclbatch {FIFO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 770.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6403d62e4bfb4bc48fd13fa1e10c71e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_sim_behav xil_defaultlib.FIFO_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(fifo_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_sim
Built simulation snapshot FIFO_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_sim_behav -key {Behavioral:sim_1:Functional:FIFO_sim} -tclbatch {FIFO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 773.969 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec  1 14:24:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6403d62e4bfb4bc48fd13fa1e10c71e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_sim_behav xil_defaultlib.FIFO_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(fifo_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_sim
Built simulation snapshot FIFO_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_sim_behav -key {Behavioral:sim_1:Functional:FIFO_sim} -tclbatch {FIFO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 4 out of bound 3 downto 0
Time: 130 ns  Iteration: 0  Process: /FIFO_sim/FIFO_inst/line__31
  File: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd

HDL Line: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd:45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6403d62e4bfb4bc48fd13fa1e10c71e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_sim_behav xil_defaultlib.FIFO_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_sim_behav -key {Behavioral:sim_1:Functional:FIFO_sim} -tclbatch {FIFO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 4 out of bound 3 downto 0
Time: 130 ns  Iteration: 0  Process: /FIFO_sim/FIFO_inst/line__31
  File: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd

HDL Line: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd:45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.855 ; gain = 0.000
add_bp {C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd} 45
remove_bps -file {C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd} -line 45
add_bp {C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd} 45
remove_bps -file {C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd} -line 45
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec  1 14:29:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6403d62e4bfb4bc48fd13fa1e10c71e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_sim_behav xil_defaultlib.FIFO_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(fifo_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_sim
Built simulation snapshot FIFO_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_sim_behav -key {Behavioral:sim_1:Functional:FIFO_sim} -tclbatch {FIFO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 14:48:20 2023...
