module (
    input D,
    input clk,
    output reg Q
);

    always@(D,clk)begin
        if(clk)
        Q <= D;
    end

endmodule
