INFO-FLOW: Workspace C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1 opened at Fri Mar 18 02:33:45 -0300 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a12ti-csg325-1L 
Execute       create_platform xc7a12ti-csg325-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
Command       create_platform done; 0.466 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.635 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip
Execute     config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.673 sec.
Execute   set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
Execute     create_platform xc7a12ti-csg325-1L -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.171 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl verilog 
Execute   source ./EucHLS/solution1/directives.tcl 
Execute     set_directive_top -name eucHW eucHW 
INFO: [HLS 200-1510] Running: set_directive_top -name eucHW eucHW 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1007.084 MB.
INFO: [HLS 200-10] Analyzing design file 'src/EucHW_RC.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/EucHW_RC.cpp as C++
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang src/EucHW_RC.cpp -foptimization-record-file=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.EucHW_RC.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.EucHW_RC.cpp.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.EucHW_RC.cpp.err.log 
Command       ap_eval done; 1.1 sec.
WARNING: [HLS 207-949] non-portable path to file '"EucHW.h"'; specified path differs in case from file name on disk: src/EucHW_RC.cpp:1:10
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
Execute       set_directive_top eucHW -name=eucHW 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 4.436 sec.
Execute       clang_tidy xilinx-systemc-detector C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.308 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.637 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang-tidy.EucHW_RC.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang-tidy.EucHW_RC.pp.0.cpp.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang-tidy.EucHW_RC.pp.0.cpp.err.log 
Command         ap_eval done; 5.707 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 6.167 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.EucHW_RC.pp.0.cpp.diag.yml C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.EucHW_RC.pp.0.cpp.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.EucHW_RC.pp.0.cpp.err.log 
Command       ap_eval done; 2.986 sec.
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.EucHW_RC.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.EucHW_RC.pp.0.cpp.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.EucHW_RC.pp.0.cpp.err.log 
Command       ap_eval done; 3.709 sec.
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 29.723 seconds; current allocated memory: 118.851 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/EucHW_RC.g.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsmc++_39.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.696 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.699 sec.
Execute       run_link_or_opt -opt -out C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=eucHW -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=eucHW -reflow-float-conversion -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.39 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.392 sec.
Execute       run_link_or_opt -out C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.1/win64/lib/libfloatconversion_39.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.292 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.295 sec.
Execute       run_link_or_opt -opt -out C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=eucHW 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.231 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.233 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=eucHW -mllvm -hls-db-dir -mllvm C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 140.927 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, true>(ap_int_base<32, true> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:410:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, true>(ap_int_base<32, true> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, true>(ap_int_base<32, true> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:67:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<31, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<31, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<31, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<31, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<31, 31, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:137:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<35, 35, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<1, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<18, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:396:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, false>(ap_int_base<16, false> const&)' into 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<35, false>::ap_int_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:396:20)
INFO: [HLS 214-131] Inlining function 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<33, false>::ap_int_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:396:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, false>::ap_int_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:418:31)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<35, false>::operator<<33, false>(ap_int_base<33, false> const&) const' into 'bool af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:420:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:419:32)
INFO: [HLS 214-131] Inlining function 'bool af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:443:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, false>::to_uint64() const' into 'af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:521:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::to_uint64() const' into 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:521:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, false>::ap_int_base(unsigned long long)' into 'af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:277:113)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<35, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, false>(ap_int_base<16, false> const&)' into 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<1, false>::ap_int_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:396:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, false>(ap_int_base<1, false> const&)' into 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, false>::ap_int_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, false>(ap_int_base<35, false> const&)' into 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, false>(ap_int_base<1, false> const&)' into 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<1, false>::ap_int_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:396:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, false>(ap_int_base<1, false> const&)' into 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -1, false>::minus ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -1, false>::minus ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -1, false>::minus ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -1, false>::minus ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::minus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<3, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::minus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::minus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::minus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 36, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--()' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1236:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--()' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1236:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--()' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1250:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 33, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 36, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 33, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 33, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1200:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 33, false>::minus ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1220:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1376:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1378:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::plus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::plus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::plus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 0, false>::plus ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1219:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1219:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<17, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1219:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1219:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++()' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1230:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++()' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1230:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++()' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1243:5)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, false>(ap_int_base<16, false> const&)' into 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, false>(ap_int_base<1, false> const&)' into 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<31, 31, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:53:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:371:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:368:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:366:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:366:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:365:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:365:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:365:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:363:31)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:363:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:363:13)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:362:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:361:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(int) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:361:55)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:360:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:360:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:360:47)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:358:46)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:352:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:352:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:348:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:348:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:348:43)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:347:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:347:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:347:46)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:346:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:346:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:346:49)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:343:87)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:342:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:340:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:339:77)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:339:65)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:339:47)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:339:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:335:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:334:87)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:333:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:333:40)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:333:29)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:332:52)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:331:94)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:331:77)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:331:65)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:331:47)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:331:29)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:330:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:325:60)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:324:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:324:40)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:324:29)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:323:62)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:318:114)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:318:96)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:318:79)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:318:59)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:318:42)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:318:24)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:314:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:314:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:314:39)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:313:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:313:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:313:42)
INFO: [HLS 214-131] Inlining function 'af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:312:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:312:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:312:45)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:309:50)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:308:44)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:307:44)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:306:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:306:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:302:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:302:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:302:51)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:301:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:301:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:301:55)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<35, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:296:38)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:291:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:291:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:286:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:286:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:286:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:286:79)
INFO: [HLS 214-131] Inlining function 'af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:286:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:286:48)
INFO: [HLS 214-131] Inlining function 'bool af_range_ref<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:281:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:281:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:281:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:276:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:276:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:272:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:272:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:272:44)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:268:33)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:240:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:239:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<18, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:238:45)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:237:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:236:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<35, 35, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:235:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:223:29)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:223:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 32>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:223:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_int_base<32, true>::ap_int_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:346:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_int<32>::ap_int<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int.h:68:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, true>(ap_int_base<32, true> const&)' into 'ap_int<32> sqrt_fixed<32>(ap_int<32>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:380:26)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_int<32> sqrt_fixed<32>(ap_int<32>)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381:12)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'hls::sqrt(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtint32.cpp:8:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hls::sqrt(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtint32.cpp:9:12)
INFO: [HLS 214-188] Unrolling loop 'sumLoop' (src/EucHW_RC.cpp:9:10) in function 'eucHW' partially with a factor of 512 (src/EucHW_RC.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:294:9) in function 'sqrt_fixed<32, 32>' completely with a factor of 1 (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:266:9) in function 'sqrt_fixed<32, 32>' completely with a factor of 16 (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-178] Inlining function 'ap_int<32> sqrt_fixed<32>(ap_int<32>)' into 'hls::sqrt(int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtint32.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(int)' into 'eucHW(unsigned char*, unsigned char*, int*)' (src/EucHW_RC.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'A': Cyclic reshaping with factor 512 on dimension 1. (src/EucHW_RC.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'B': Cyclic reshaping with factor 512 on dimension 1. (src/EucHW_RC.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 165.151 seconds; current allocated memory: 146.644 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 146.645 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top eucHW -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.594 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 200.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.669 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 263.558 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'sumLoop' (src/EucHW_RC.cpp:8) in function 'eucHW' automatically.
Command         transform done; 2.911 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:42:44) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 32>'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'eucHW' (src/EucHW_RC.cpp:8:2)...512 expression(s) balanced.
Command         transform done; 1.115 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.112 seconds; current allocated memory: 428.884 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.248 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 488.817 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.179 sec.
Command     elaborate done; 203.158 sec.
Execute     ap_eval exec zip -j C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.139 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'eucHW' ...
Execute       ap_set_top_model eucHW 
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 32>' to 'sqrt_fixed_32_32_s'.
Execute       get_model_list eucHW -filter all-wo-channel -topdown 
Execute       preproc_iomode -model eucHW 
Execute       preproc_iomode -model sqrt_fixed<32, 32> 
Execute       get_model_list eucHW -filter all-wo-channel 
INFO-FLOW: Model list for configure: {sqrt_fixed<32, 32>} eucHW
INFO-FLOW: Configuring Module : sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       apply_spec_resource_limit sqrt_fixed<32, 32> 
INFO-FLOW: Configuring Module : eucHW ...
Execute       set_default_model eucHW 
Execute       apply_spec_resource_limit eucHW 
INFO-FLOW: Model list for preprocess: {sqrt_fixed<32, 32>} eucHW
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       cdfg_preprocess -model sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
INFO-FLOW: Preprocessing Module: eucHW ...
Execute       set_default_model eucHW 
Execute       cdfg_preprocess -model eucHW 
Execute       rtl_gen_preprocess eucHW 
INFO-FLOW: Model list for synthesis: {sqrt_fixed<32, 32>} eucHW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       schedule -model sqrt_fixed<32, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'sqrt_fixed<32, 32>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.145 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 490.908 MB.
Execute       syn_report -verbosereport -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_fixed<32, 32>.
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       bind -model sqrt_fixed<32, 32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 491.669 MB.
Execute       syn_report -verbosereport -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.196 sec.
Execute       db_write -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.bind.adb -f 
INFO-FLOW: Finish binding sqrt_fixed<32, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eucHW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model eucHW 
Execute       schedule -model eucHW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'sumLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'sumLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.691 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 8.06 seconds; current allocated memory: 503.402 MB.
Execute       syn_report -verbosereport -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.439 sec.
Execute       db_write -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.sched.adb -f 
Command       db_write done; 0.591 sec.
INFO-FLOW: Finish scheduling eucHW.
Execute       set_default_model eucHW 
Execute       bind -model eucHW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.496 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.635 seconds; current allocated memory: 517.561 MB.
Execute       syn_report -verbosereport -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.743 sec.
Execute       db_write -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.bind.adb -f 
Command       db_write done; 0.73 sec.
INFO-FLOW: Finish binding eucHW.
Execute       get_model_list eucHW -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess eucHW 
INFO-FLOW: Model list for RTL generation: {sqrt_fixed<32, 32>} eucHW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_fixed<32, 32> -top_prefix eucHW_ -sub_prefix eucHW_ -mg_file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.686 seconds; current allocated memory: 518.932 MB.
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vhdl -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/vhdl/eucHW_sqrt_fixed_32_32_s 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vlog -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/verilog/eucHW_sqrt_fixed_32_32_s 
Execute       syn_report -csynth -model sqrt_fixed<32, 32> -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/report/sqrt_fixed_32_32_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.112 sec.
Execute       syn_report -rtlxml -model sqrt_fixed<32, 32> -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/report/sqrt_fixed_32_32_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt_fixed<32, 32> -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.246 sec.
Execute       db_write -model sqrt_fixed<32, 32> -f -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.adb 
Execute       db_write -model sqrt_fixed<32, 32> -bindview -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_fixed<32, 32> -p C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eucHW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model eucHW -top_prefix  -sub_prefix eucHW_ -mg_file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'eucHW/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eucHW/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eucHW/C' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eucHW' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_18s_18_4_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eucHW'.
Command       create_rtl_model done; 2.837 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.57 seconds; current allocated memory: 555.342 MB.
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute       gen_rtl eucHW -istop -style xilinx -f -lang vhdl -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/vhdl/eucHW 
Command       gen_rtl done; 1.712 sec.
Execute       gen_rtl eucHW -istop -style xilinx -f -lang vlog -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/verilog/eucHW 
Command       gen_rtl done; 0.878 sec.
Execute       syn_report -csynth -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/report/eucHW_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.882 sec.
Execute       syn_report -rtlxml -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/report/eucHW_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.85 sec.
Execute       syn_report -verbosereport -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.072 sec.
Execute       db_write -model eucHW -f -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.adb 
Command       db_write done; 1.651 sec.
Execute       db_write -model eucHW -bindview -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.23 sec.
Execute       gen_tb_info eucHW -p C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW 
Execute       export_constraint_db -f -tool general -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.constraint.tcl 
Execute       syn_report -designview -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.design.xml 
Command       syn_report done; 2 sec.
Execute       syn_report -csynthDesign -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model eucHW -o C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks eucHW 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain eucHW 
INFO-FLOW: Model list for RTL component generation: {sqrt_fixed<32, 32>} eucHW
INFO-FLOW: Handling components in module [sqrt_fixed_32_32_s] ... 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [eucHW] ... 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.compgen.tcl 
INFO-FLOW: Found component eucHW_mul_9s_9s_18_1_1.
INFO-FLOW: Append model eucHW_mul_9s_9s_18_1_1
INFO-FLOW: Found component eucHW_mac_muladd_9s_9s_18s_18_4_1.
INFO-FLOW: Append model eucHW_mac_muladd_9s_9s_18s_18_4_1
INFO-FLOW: Append model sqrt_fixed_32_32_s
INFO-FLOW: Append model eucHW
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: eucHW_mul_9s_9s_18_1_1 eucHW_mac_muladd_9s_9s_18s_18_4_1 sqrt_fixed_32_32_s eucHW
INFO-FLOW: Generating C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model eucHW_mul_9s_9s_18_1_1
INFO-FLOW: To file: write model eucHW_mac_muladd_9s_9s_18s_18_4_1
INFO-FLOW: To file: write model sqrt_fixed_32_32_s
INFO-FLOW: To file: write model eucHW
INFO-FLOW: Generating C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/vlog' tclDir='C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db' modelList='eucHW_mul_9s_9s_18_1_1
eucHW_mac_muladd_9s_9s_18s_18_4_1
sqrt_fixed_32_32_s
eucHW
' expOnly='0'
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.compgen.tcl 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 15 seconds. CPU system time: 4 seconds. Elapsed time: 19.85 seconds; current allocated memory: 609.849 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name sqrt_fixed_32_32_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='eucHW_mul_9s_9s_18_1_1
eucHW_mac_muladd_9s_9s_18s_18_4_1
sqrt_fixed_32_32_s
eucHW
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.tbgen.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.constraint.tcl 
Execute       sc_get_clocks eucHW 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_RC_sitofp_32s_32_6_no_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_sitodp_32ns_64_6_no_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_sitodp_32s_64_6_no_dsp_1_ip.tcl 
Execute       source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_sitofp_32s_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.238 seconds; current allocated memory: 622.636 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for eucHW.
INFO: [VLOG 209-307] Generating Verilog RTL for eucHW.
Execute       syn_report -model eucHW -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.51 MHz
Command     autosyn done; 43.815 sec.
Command   csynth_design done; 247.141 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64 seconds. CPU system time: 6 seconds. Elapsed time: 247.311 seconds; current allocated memory: 622.622 MB.
Command ap_source done; 248.221 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1 opened at Fri Mar 18 02:38:26 -0300 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a12ti-csg325-1L 
Execute       create_platform xc7a12ti-csg325-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
Command       create_platform done; 0.514 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.136 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.185 sec.
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.716 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip
Execute     config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.753 sec.
Execute   set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
Execute     create_platform xc7a12ti-csg325-1L -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl verilog 
Execute   source ./EucHLS/solution1/directives.tcl 
Execute     set_directive_top -name eucHW eucHW 
INFO: [HLS 200-1510] Running: set_directive_top -name eucHW eucHW 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: TB processing: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/src/EucTB.cpp C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucTB.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucTB.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucTB.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.506 sec.
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: TB processing: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/src/EucSW.cpp C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucSW.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucSW.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucSW.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: TB processing: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/src/EucHW_RC.cpp C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucHW_RC.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucHW_RC.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/./sim/autowrap/testbench/EucHW_RC.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.418 sec.
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.924 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 83.072 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 114.069 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 114.087 seconds; current allocated memory: 122.273 MB.
Command ap_source done; 115.115 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1 opened at Fri Mar 18 02:40:44 -0300 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a12ti-csg325-1L 
Execute       create_platform xc7a12ti-csg325-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
Command       create_platform done; 0.496 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.114 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.163 sec.
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.683 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip
Execute     config_export -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.721 sec.
Execute   set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
Execute     create_platform xc7a12ti-csg325-1L -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.157 sec.
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.194 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl verilog 
Execute   source ./EucHLS/solution1/directives.tcl 
Execute     set_directive_top -name eucHW eucHW 
INFO: [HLS 200-1510] Running: set_directive_top -name eucHW eucHW 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=eucHW xml_exists=0
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to eucHW
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=4 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='eucHW_mul_9s_9s_18_1_1
eucHW_mac_muladd_9s_9s_18s_18_4_1
sqrt_fixed_32_32_s
eucHW
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/sqrt_fixed_32_32_s.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.constraint.tcl 
Execute     sc_get_clocks eucHW 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_RC_sitofp_32s_32_6_no_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_sitodp_32ns_64_6_no_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_sitodp_32s_64_6_no_dsp_1_ip.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/misc/eucHW_sitofp_32s_32_6_no_dsp_1_ip.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to eucHW
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=eucHW
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.rtl_wrap.cfg.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.constraint.tcl 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/eucHW.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip 
INFO: [HLS 200-802] Generated output file C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip
Command   export_design done; 12.059 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 12.085 seconds; current allocated memory: 125.536 MB.
Command ap_source done; 13.068 sec.
Execute cleanup_all 
