<p><span class="legacy-color-text-default">Updated </span><time datetime="2022-03-08" class="date-past">08 Mar 2022</time><span class="legacy-color-text-default">  by <a class="confluence-userlink user-mention" data-account-id="6091d926a56f2f006f2b0908" href="https://arterisip.atlassian.net/wiki/people/6091d926a56f2f006f2b0908?ref=confluence" target="_blank" data-linked-resource-id="327738" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Guillaume Boillet</a></span></p><p><span class="legacy-color-text-default"><em><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16154948/Important-Announcement.png?api=v2"></span></em></span></p><p><span class="legacy-color-text-default"><em>Latest documentation from Arm now placed on Airtable and linked to the IPs, protocols, etc.</em></span></p><p><strong><span class="legacy-color-text-orange2"><a class="external-link" href="https://airtable.com/appjlp0rI6VdoWbpg/pagDOQNBCNN9vC6bI" rel="nofollow">Standards database</a></span></strong></p><p><strong><span class="legacy-color-text-orange2"><a class="external-link" href="https://airtable.com/app5hNlIiDYl53Crq/pagoz6NdooZNeLoJi" rel="nofollow">IPs database</a></span></strong></p><p><strong><span class="legacy-color-text-orange2"><a class="external-link" href="https://airtable.com/shriPxVoMglTwvbsp" rel="nofollow">Arm ISAs database</a></span></strong></p><p><span class="legacy-color-text-default"><em>Please contact <a class="confluence-userlink user-mention" data-account-id="6091d926a56f2f006f2b0908" href="https://arterisip.atlassian.net/wiki/people/6091d926a56f2f006f2b0908?ref=confluence" target="_blank" data-linked-resource-id="327738" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Guillaume Boillet</a> for more info.</em></span></p><h1 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ContentsTOP">Contents<span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP"><span class="confluence-anchor-link" id="TOP"></span></span></h1><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759723265085 {padding: 0px;}
div.rbtoc1759723265085 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759723265085 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759723265085'>
<ul class='toc-indentation'>

</ul>
</div><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759723265085 {padding: 0px;}
div.rbtoc1759723265085 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759723265085 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759723265085'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AMBARoadmap/Protocol-to-IPMappingTable'>AMBA Roadmap / Protocol-to-IP Mapping Table</a></li>
<li><span class='TOCOutline'>2</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmSpecifications'>Arm Specifications</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>2.1</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AMBAProtocol'>AMBA Protocol</a></li>
<li><span class='TOCOutline'>2.2</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmDSU(DynamIQSharedUnit)'>Arm DSU (DynamIQ Shared Unit)</a></li>
<li><span class='TOCOutline'>2.3</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmCPU(Cortex-A,-R,-X,Neoverse)'>Arm CPU (Cortex-A, -R, -X, Neoverse)</a></li>
<li><span class='TOCOutline'>2.4</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmInterconnectIP(CI,NI,CMN,CCN,CCI,NIC)'>Arm Interconnect IP (CI, NI, CMN, CCN, CCI, NIC)</a></li>
<li><span class='TOCOutline'>2.5</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmSystemsIP(GIC,MMU,CoreSightDebug)'>Arm Systems IP (GIC, MMU, CoreSight Debug)</a></li>
<li><span class='TOCOutline'>2.6</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmArchitectureReferenceManualsandSpecifications(Armv8,SMMU,MPAM,RME(“Tormore”),PPU,SBSA,PFT,STP,ADI,etc.)'>Arm Architecture Reference Manuals and Specifications (Armv8, SMMU, MPAM, RME (“Tormore”), PPU, SBSA, PFT, STP, ADI, etc.)</a></li>
<li><span class='TOCOutline'>2.7</span> <a href='#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmTrustZoneSecurityArchitectureandIPSpecifications'>Arm TrustZone Security Architecture and IP Specifications</a></li>
</ul>
</li>
</ul>
</div></p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759723265085 {padding: 0px;}
div.rbtoc1759723265085 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759723265085 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759723265085'>
<ul class='toc-indentation'>

</ul>
</div><h1 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AMBARoadmap/Protocol-to-IPMappingTable">AMBA Roadmap / Protocol-to-IP Mapping Table</h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="highlight-blue confluenceTh" colspan="1" data-highlight-colour="blue">CHI Protocol Version</th><th data-highlight-colour="blue" style="text-align: center;" class="highlight-blue confluenceTh"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CHI">CHI-B</a></th><th data-highlight-colour="blue" style="text-align: center;" class="highlight-blue confluenceTh"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CHI">CHI-C</a></th><th data-highlight-colour="blue" style="text-align: center;" class="highlight-blue confluenceTh"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CHI">CHI-D</a></th><th colspan="3" data-highlight-colour="blue" style="text-align: center;" class="highlight-blue confluenceTh"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CHI">CHI-E</a></th><th colspan="1" data-highlight-colour="blue" style="text-align: center;" class="highlight-blue confluenceTh"><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10388079#ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CHI" rel="nofollow">CHI-F</a></th></tr><tr><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">ACE/AXI Protocol Version</th><td colspan="2" data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTd"><strong> <a class="external-link" href="http://confluence.arteris.com#AXI" rel="nofollow">ACE5/AXI-F</a><br/></strong></td><td data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTd"><p><strong> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AXI">ACE5/AXI-G</a> </strong></p></td><td colspan="3" data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTd"><strong> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AXI">AXI-H</a> </strong></td><td colspan="1" data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTd"><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AXI">AXI-J</a></strong></td></tr><tr><th colspan="1" class="confluenceTh">Arm CPU IP</th><td style="text-align: center;" class="confluenceTd"><ul><li style="text-align: left;">Cortex-X1 &quot;<strong>Hera</strong>&quot;, Client, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a><span> </span><em>- </em>Higher perf/area CPU derived from Hercules.</li><li style="text-align: left;">Cortex-A78<strong> </strong>“<strong>Hercules</strong>”, Client, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a><span> </span></li><li style="text-align: left;">Cortex-A78AE “<strong>Hercules-AE</strong>”, Auto, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a><br/>FuSa Parity for CHI</li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Neoverse N1 (w/ DSU) “<strong>Ares</strong>”</a>, Infra, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Co">Neoverse E1 “<strong>Helios</strong>”</a>, Infra, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Cortex-A75 “<strong>Prometheus</strong>”</a>, Client, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Cortex-A76 “<strong>Enyo</strong>”</a>, Client, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Cortex-A76AE “<strong>Enyo-SL</strong>”</a>, Auto, <br/>FuSa Parity for CHI (Jan '20), <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-A">Cortex-A77 “<strong>Deimos</strong>”</a>, Client, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Cortex-A65AE “<strong>Helios-AE</strong>”</a>, Auto, <br/>FuSa Parity for CHI (Jan '20), <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Cortex-A55</a>, Infra, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li><li style="text-align: left;">Cortex-R, &quot;<strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Yamin</a></strong>&quot;, Auto, FuSa Parity for AXI (Dec '19)</li></ul></td><td style="text-align: left;" class="confluenceTd"><ul><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex">Neoverse N1 (DirectConnect), &quot;<strong>Ares</strong>&quot;</a>, Infra, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a></li></ul></td><td style="text-align: left;" class="confluenceTd"><ul><li>“<strong>Zeus</strong>”, Infra, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Successor to Neoverse N1 (&quot;Ares&quot;)</li></ul></td><td class="confluenceTd"><ul><li>“<strong>Poseidon</strong>”, Infra, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Infra, successor to Zeus. </li><li>“<strong>Matterhorn ELP</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Higher perf/area CPU derived from Matterhorn</li><li>“<strong>Matterhorn</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a>  - Big             </li><li>“<strong>Klein</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Little (more medium really)</li><li>“<strong>Perseus</strong>” / Neoverse N2 (DirectConnect), Infra - Successor to Neoverse N1 (&quot;Ares&quot;)</li></ul></td><td class="confluenceTd"><ul><li>“<strong>Makalu ELP</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Higher perf/area CPU derived from Makalu</li><li>“<strong>Makalu</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Big</li><li>“<strong>Klein r1</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Little (more medium really)</li><li>“<strong>Denali-AE</strong>”, Auto, Follow-on to “Hercules-AE”, with interface protection.              </li><li>“<strong>Makalu-AE</strong>”, <span>Auto</span>, With interface protection.</li><li>“<strong>Olan-AE</strong>”, <span>Auto</span>, Follow-on to Cortex-A65AE / “Helios-AE”, with interface protection.              </li><li>“<strong>Klein-AE</strong>”, <span>Auto</span>, Follow-on to Cortex-A55, with interface protection.</li></ul></td><td colspan="1" class="confluenceTd"><ul><li>“<strong>Hunter ELP</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Higher perf/area CPU derived from Hunter</li><li>“<strong>Hunter</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Big</li><li>“<strong>Hayes</strong>”, Client, CHI-E, AXI-H, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications#DSU</a> - Little</li></ul></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th colspan="1" class="confluenceTh">Key New AMBA Features</th><td style="text-align: center;" class="confluenceTd"><p style="text-align: left;">Arch v8.1-A - DVM_v8.1; Atomic transactions Persistent memory</p><p style="text-align: left;">Arch v8.2-A - Persistent memory</p></td><td style="text-align: center;" class="confluenceTd"><br/></td><td style="text-align: center;" class="confluenceTd"><h4 style="text-align: left;" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AXI-G">AXI-G</h4><ol><li style="text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-MPAM">Memory system resource Partitioning And Monitoring (<strong>MPAM</strong>)</a></li><li style="text-align: left;">Interface parity (FuSa)</li></ol><p style="text-align: left;">Arch v8.4-A - <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-MPAM">Memory Partitioning And Monitoring (MPAM)</a></p><p style="text-align: left;">Arch v8.5A - Deep Persistent Memory</p></td><td style="text-align: center;" class="confluenceTd"><h4 style="text-align: left;" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AXI-H">AXI-H</h4><ol><li style="text-align: left;">Memory Tagging Extension (<strong>MTE</strong>) - same as CHI-E</li><li style="text-align: left;"><strong>Prefetch</strong> Request (included in CHI-B)</li><li style="text-align: left;">DVM Updates - same as CHI-E</li><li style="text-align: left;">Write with (P)CMO - same as CHI-E</li></ol><p style="text-align: left;">Arch v8.4 - DVM_v8.4</p><p style="text-align: left;">Arch v8.5A - Memory Tagging</p></td><td style="text-align: center;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><span>Arch v8.4-A - </span>Transactional Memory</p></td></tr><tr><th colspan="1" class="confluenceTh">Arm DSU IP</th><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="3" style="text-align: center;" class="confluenceTd"><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU">&quot;Theodul&quot; DSU</a></strong></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">Arm Interconnect IP</th><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd"><strong> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CMN">CMN-600/600AE</a> </strong></td><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd"><strong>CMN-600/600AE r2</strong></td><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd"><p><strong>“CMN-Rhodes”</strong></p><p><strong>NI-700 (&quot;Booker-NCI&quot;)</strong></p></td><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd"><strong>“CMN-Booker” / CMN-700</strong></td><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd"><strong>&quot;CMN-Chariot-AE&quot;</strong></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><br/></td><td colspan="1" data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd"><strong>&quot;CMN-Kampos&quot;</strong></td></tr><tr><th class="highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">Date Available</th><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd">Now</td><td colspan="3" data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd">2020</td><td data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd">2021</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><br/></td><td colspan="1" data-highlight-colour="grey" style="text-align: center;" class="highlight-grey confluenceTd">2021/2022</td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h1 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmSpecifications">Arm Specifications</h1><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AMBAProtocol">AMBA Protocol</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><div class="content-wrapper">Protocol<span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CHI"><span class="confluence-anchor-link" id="CHI"></span></span></div></th><th class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link</th></tr><tr><td colspan="1" class="confluenceTd"><strong>All</strong></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><div class="content-wrapper" title=""><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20Progressive%20Terminology%20Update%20v3.0.pdf?version=1&amp;modificationDate=1625559983671&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183884" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA Progressive Terminology Update v3.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA Progressive Terminology Update v3.0</a></p></div></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd">09 Apr 2021</td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><p title=""><span>ARM AES 0033 v3.0</span></p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20Progressive%20Terminology%20Update%20v3.0.pdf" rel="nofollow" title="">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20Progressive%20Terminology%20Update%20v3.0.pdf</a></td></tr><tr><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><strong title="">CHI-E</strong></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><p title=""><span><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20CHI%20Issue%20E.a%20Errata%20v2.0.pdf?version=1&amp;modificationDate=1625559767749&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183873" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA CHI Issue E.a Errata v2.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA CHI Issue E.a Errata Release 2.0</a></span></p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd">22 Mar 2021</td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><p title="">ARM AES 0037 Release 2.0</p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20CHI%20Issue%20E.a%20Errata%20v2.0.pdf" rel="nofollow" title="">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20CHI%20Issue%20E.a%20Errata%20v2.0.pdf</a></td></tr><tr><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><strong title="">CHI-E</strong></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0050E_a_amba_5_chi_architecture_spec.pdf?version=1&amp;modificationDate=1600686252508&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269475" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0050E_a_amba_5_chi_architecture_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA 5 CHI Architecture Specification - Issue E</a></p></td><td colspan="1" class="confluenceTd">19 Aug 2020</td><td colspan="1" class="confluenceTd"><p>ARM IHI 0050E.a (ID081920)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0050/ea/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0050/latest/</a></td></tr><tr><td class="highlight-blue confluenceTd" data-highlight-colour="blue"><strong>CHI-A/B/C</strong></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0050C_amba_5_chi_architecture_spec-2.pdf?version=1&amp;modificationDate=1555419999023&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16319129" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0050C_amba_5_chi_architecture_spec-2.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA 5 CHI Architecture Specification - Issue C</a></p></td><td style="text-align: left;" class="confluenceTd">8 May 2018</td><td class="confluenceTd"><p>ARM IHI 0050C (ID050218)</p></td><td class="confluenceTd"><p>Non-Confidential</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://static.docs.arm.com/ihi0050/c/IHI0050C_amba_5_chi_architecture_spec-3.pdf" rel="nofollow">https://static.docs.arm.com/ihi0050/c/IHI0050C<br/>_amba_5_chi_architecture_spec-3.pdf</a></td></tr><tr><td class="highlight-blue confluenceTd" data-highlight-colour="blue"><strong>CHI-D</strong></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0050D_amba_5_chi_architecture_spec.pdf?version=1&amp;modificationDate=1568728834459&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16283639" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0050D_amba_5_chi_architecture_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA 5 CHI Architecture Specification&nbsp;- Issue D</a></p></td><td style="text-align: left;" class="confluenceTd">28 Aug 2019</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM IHI 0050D (ID082919)</span></p></div></div></div></td><td class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://static.docs.arm.com/ihi0050/d/IHI0050D_amba_5_chi_architecture_spec.pdf?_ga=2.169548708.483589672.1568653453-810110883.1557434817" rel="nofollow">https://static.docs.arm.com/ihi0050/d/IHI0050D<br/>_amba_5_chi_architecture_spec.pdf</a></td></tr><tr><td class="highlight-blue confluenceTd" data-highlight-colour="blue"><strong>CHI-E</strong></td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0050E_a_amba_5_chi_architecture_spec.pdf?version=1&amp;modificationDate=1600686252508&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269475" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0050E_a_amba_5_chi_architecture_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA 5 CHI Architecture Specification - Issue E</a></p></div></div></div></td><td style="text-align: left;" class="confluenceTd">19 Aug 2020</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p>ARM IHI 0050E.a (ID081920)</p></div></div></div></td><td class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0050/ea/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0050/latest/</a></td></tr><tr><td class="highlight-blue confluenceTd" data-highlight-colour="blue"><div class="content-wrapper"><strong>CHI-F</strong></div></td><td data-highlight-colour="#ffe380" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20CHI%20Issue%20F%20Update%20v1.0.pdf?version=1&amp;modificationDate=1625560334323&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183862" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA CHI Issue F Update v1.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA CHI Issue F Update v1.0</a></td><td data-highlight-colour="#ffe380" style="text-align: left;" class="confluenceTd">17 Mar 2021</td><td data-highlight-colour="#ffe380" class="confluenceTd"><p title=""><span>ARM AES 0035 Release 1.0</span></p></td><td data-highlight-colour="#ffe380" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20CHI%20Issue%20F%20Update%20v1.0.pdf" rel="nofollow" title="">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20CHI%20Issue%20F%20Update%20v1.0.pdf</a></td></tr><tr><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><strong>CXS-B</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0079B_amba_cxs_streaming_protocol_spec.pdf?version=1&amp;modificationDate=1624532354544&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16187386" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0079B_amba_cxs_streaming_protocol_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA CXS Protocol Specification - Issue B</a></td><td colspan="1" class="confluenceTd">18 Dec 2020</td><td colspan="1" class="confluenceTd"><p>ARM IHI 0079B (ID121720)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0079/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0079/latest/</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><div class="content-wrapper"><p><span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-AXI"><span class="confluence-anchor-link" id="AXI"></span></span><strong>AXI-Next</strong></p></div></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA-AXI-Next-Arteris-Updates-May-2020.pdf?version=1&amp;modificationDate=1590765965405&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263931" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA-AXI-Next-Arteris-Updates-May-2020.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AXI-Next: The next generation of AMBA interfaces (Presentation by Ant Harris)</a></p></td><td colspan="1" class="confluenceTd">28 May 2020</td><td colspan="1" class="confluenceTd">None</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd">Received by email from Francisco Socal &lt;Francisco.Socal@arm.com&gt;</td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>AXI-A to J</strong></td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0022H_c_amba_axi_protocol_spec.pdf?version=1&amp;modificationDate=1614634591030&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16177856" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0022H_c_amba_axi_protocol_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA<span>® </span>AXI and ACE Protocol Specification</a></p></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTd">26 Jan 2021</td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><p>ARM IHI 0022H.c<br/>(ID012621)</p></div></div></div></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0022/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/ihi0022/latest</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>AHB5, AHB-Lite</strong></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0033B_B_amba_5_ahb_protocol_spec.pdf?version=1&amp;modificationDate=1567695766298&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251672" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0033B_B_amba_5_ahb_protocol_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg;&nbsp;AMBA&reg;&nbsp;5 AHB Protocol Specification: AHB5, AHB-Lite Issue B.b</a></p></div></div></div></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 2"><div class="layoutArea"><div class="column"><p><span>30 Oct 2015</span></p></div></div></div></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM IHI 0033B.b (ID102715)</span></p></div></div></div></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://static.docs.arm.com/ihi0033/bb/IHI0033B_B_amba_5_ahb_protocol_spec.pdf" rel="nofollow">https://static.docs.arm.com/ihi0033/bb/IHI0033B_B_<br/>amba_5_ahb_protocol_spec.pdf</a></td></tr><tr><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd"><strong title="">AHB Issue C</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20AHB%20Issue%20C%20Update%20v1.0.pdf?version=1&amp;modificationDate=1600801934505&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263100" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA AHB Issue C Update v1.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA AHB Issue C Update, release 1.0</a></td><td colspan="1" class="confluenceTd">5 Jun 2020</td><td colspan="1" class="confluenceTd"><p title="">ARM AES 0005<br/>rel 1.0</p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20AHB%20Issue%20C%20Update%20v1.0.pdf" rel="nofollow" title="">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20AHB%20Issue%20C%20Update%20v1.0.pdf</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>AXI5-Stream</strong></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20AXI-Stream%20Issue%20B%20Update%20v1.0.pdf?version=1&amp;modificationDate=1590764984835&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263914" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA AXI-Stream Issue B Update v1.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA AXI-Stream Issue B Update (AXI5-Stream)</a></span></p></div></div></div></td><td colspan="1" class="confluenceTd">20 May 2020</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM AES 0007</span></p></div></div></div></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20AXI-Stream%20Issue%20B%20Update%20v1.0.pdf" rel="nofollow">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20AXI-Stream<br/>%20Issue%20B%20Update%20v1.0.pdf</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>AXI4-Stream</strong></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0051A_amba4_axi4_stream_v1_0_protocol_spec.pdf?version=3&amp;modificationDate=1568798331522&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16325814" data-linked-resource-version="3" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0051A_amba4_axi4_stream_v1_0_protocol_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA<span>® </span>4 AXI4-Stream Protocol Specification, <span>Version: 1.0</span></a><span> </span></p></td><td colspan="1" class="confluenceTd">3 Mar 2010</td><td colspan="1" class="confluenceTd"><p>ARM IHI 0051A (ID030510)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://static.docs.arm.com/ihi0051/a/IHI0051A_amba4_axi4_stream_v1_0_protocol_spec.pdf?_ga=2.116945734.1917556651.1569005800-810110883.1557434817" rel="nofollow">https://static.docs.arm.com/ihi0051/a/IHI0051A_amba4<br/>_axi4_stream_v1_0_protocol_spec.pdf</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>AMBA Parity (ISO 26262) AHB, APB, AXI-4 Stream</strong></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20interface%20parity%20AHB%20APB%20AXI4-Stream%20v2.0.pdf?version=1&amp;modificationDate=1568290543193&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16285916" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA interface parity AHB APB AXI4-Stream v2.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA Interface Parity Specification: AHB, APB and AXI4-Stream</a></p></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTd">2 Sep 2019</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM AES 0010 <br/>rel 2.0</span></p></div></div></div></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20interface%20parity%20AHB%20APB%20AXI4-Stream%20v2.0.pdf" rel="nofollow">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20interface%20parity%20AHB%<br/>20APB%20AXI4-Stream%20v2.0.pdf</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>APB V2 to V5</strong></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://documentation-service.arm.com/static/63fe2c1356ea36189d4e79f3?token=" rel="nofollow">AMBA APB Protocol Specification Issue E</a></td><td colspan="1" class="confluenceTd">13 Apr 2010</td><td colspan="1" class="confluenceTd"><p>ARM IHI 0024E (ID022823)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0024/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0024/latest/</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>ATB v1,0, v1.1</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0032B_amba_atb_protocol_spec.pdf?version=1&amp;modificationDate=1568798362740&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16283614" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0032B_amba_atb_protocol_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA 4 ATB Protocol Specification, ATBv1.0 and ATBv1.1</a></td><td colspan="1" class="confluenceTd">28 Mar 2012</td><td colspan="1" class="confluenceTd"><p>ARM IHI 0032B (ID040412)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0032/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0032/latest/</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><div class="content-wrapper"><strong>AMBA Low Power I/F - Issue C<strong> <span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-MPAM"><span class="confluence-anchor-link" id="MPAM"></span></span> </strong> </strong></div></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0068C_low_power_interface_spec.pdf?version=1&amp;modificationDate=1565092367980&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16325835" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0068C_low_power_interface_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA&nbsp;Low Power Interface Specification: ARM&nbsp;Q-Channel and P-Channel Interfaces (Issue C)</a></p></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTd">13 Sep 2016</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM IHI 0068C (ID091216)</span></p></div></div></div></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0068/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0068/latest/</a></td></tr><tr><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><strong>AMBA Low Power I/F - Issue D</strong></td><td class="confluenceTdhighlight-yellow confluenceTd" colspan="1"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20Low%20Power%20Interface%20Issue%20D%20Update%20v2.0.pdf?version=1&amp;modificationDate=1570801698433&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16284357" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA Low Power Interface Issue D Update v2.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA Low Power Interface: Specification Issue D Update Version 2.0</a></p></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTdhighlight-yellow confluenceTd">13 Sep 2019</td><td class="confluenceTdhighlight-yellow confluenceTd" colspan="1"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM AES 0009 v2.0</span></p></div></div></div></td><td class="confluenceTdhighlight-yellow confluenceTd" colspan="1"><span>Non-Confidential</span></td><td class="confluenceTdhighlight-yellow confluenceTd" colspan="1"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/AMBA%20Low%20Power%20Interface%20Issue%20D%20Update%20v2.0.pdf" rel="nofollow">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/AMBA%20Low%20Power%20Interface<br/>%20Issue%20D%20Update%20v2.0.pdf</a></td></tr><tr><td class="highlight-red confluenceTd" colspan="1" data-highlight-colour="red"><strong>MPAM </strong><strong>(CHI-D &amp; AXI-G)</strong></td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DDI0598_MPAMB_b_supp_armv8a.pdf?version=1&amp;modificationDate=1600687823603&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269337" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DDI0598_MPAMB_b_supp_armv8a.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Architecture Reference Manual Supplement: Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A</a></p></td><td colspan="1" class="confluenceTd">17 Jul 2020</td><td colspan="1" class="confluenceTd"><p title=""><span>ARM DDI 0598B.b (</span>ID071620)</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ddi0598/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ddi0598/latest/</a></td></tr><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>DTI</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/amba_dti_protocol_specification_100225_0000_03_en.pdf?version=1&amp;modificationDate=1565793201218&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16318145" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="amba_dti_protocol_specification_100225_0000_03_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; AMBA&reg; Distributed Translation Interface (DTI) Protocol Specification, Edition 3</a></td><td colspan="1" style="text-align: left;" class="confluenceTd">13 Jul 2018</td><td colspan="1" class="confluenceTd">100225_0000_03_en</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100225/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100225/latest/</a></td></tr><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>DTI v2</strong></td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0088E-l_amba_dti_protocol_spec.pdf?version=1&amp;modificationDate=1600801449473&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263086" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0088E-l_amba_dti_protocol_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; AMBA&reg; Distributed Translation Interface (DTI) Protocol Specification (includes DTIv2)</a></p></div></div></div></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTd">20 Jul 2020</td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><p>ARM IHI 0088E-l (ID063020)</p></div></div></div></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2" title="">Confidential (from DropZone)</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/amba-architecture-documents/IHI0088E-l_amba_dti_protocol_spec.pdf" rel="nofollow" title="">https://connect.arm.com/dropzone<br/>/amba-architecture-documents<br/>/IHI0088E-l_amba_dti_protocol_spec.pdf</a></td></tr><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>AMBA ATP</strong></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf?version=1&amp;modificationDate=1565092145847&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16325804" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0082A_amba_adaptive_traffic_profiles_specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA&reg;&nbsp;Adaptive Traffic Profiles Specification</a></p></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTd">15 Mar 2019</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>ARM IHI 0082A (ID031519)</span></p></div></div></div></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0082/latest" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0082/latest</a></td></tr><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>LTI</strong></td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/AMBA%20LTI%20Issue%20A%20v2.0.pdf?version=1&amp;modificationDate=1567681106321&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251741" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AMBA LTI Issue A v2.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; AMBA&reg; Local Translation Interface (LTI) Protocol Specification</a></p></div></div></div></td><td colspan="1" style="text-align: left;" class="confluenceTd">7 Apr 2020</td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><p>ARM IHI 0089A (ID040620)</p></div></div></div></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0089/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/ihi0089/latest/</a></td></tr><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>GFB</strong></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0083A_amba_generic_flash_bus_architecture_specification.pdf?version=1&amp;modificationDate=1568798362591&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16283589" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0083A_amba_generic_flash_bus_architecture_specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">AMBA<span>® </span>Generic Flash Bus Protocol Specification</a></p></td><td colspan="1" class="confluenceTd">6 July 2018</td><td colspan="1" class="confluenceTd"><p>IHI 0083A (ID070618)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0083/latest" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0083/latest/</a></td></tr><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey" title="Background colour : undefined"><strong title="">SystemC TLM 2.0</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/amba_tlm_2_0_librarydevguideforsysc_101459_1000_00_en.pdf?version=1&amp;modificationDate=1600687600532&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269377" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="amba_tlm_2_0_librarydevguideforsysc_101459_1000_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; AMBA&reg; TLM 2.0 Library Developer Guide</a></td><td colspan="1" class="confluenceTd">Jan 2019</td><td colspan="1" class="confluenceTd"><p title="">101459_1000_00 (ID011519)</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101459/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101459/latest/</a></td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmDSU(DynamIQSharedUnit)">Arm DSU (DynamIQ Shared Unit)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh"><div class="content-wrapper">Short Name<span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-DSU"><span class="confluence-anchor-link" id="DSU"></span></span></div></th><th class="confluenceTh">Coherent Protocols</th><th colspan="1" class="confluenceTh">Non-Coherent Protocols</th><th class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link</th></tr><tr><td colspan="1" class="confluenceTd"><strong>&quot;Theodul&quot; DSU TRM Extract</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI Issue E</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI Issue H</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/Theodul%20-%20CHI%20master%20interface.docx?version=1&amp;modificationDate=1590762582790&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263786" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="Theodul - CHI master interface.docx" data-nice-type="Microsoft Word Document" data-linked-resource-content-type="application/vnd.openxmlformats-officedocument.wordprocessingml.document" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Theodul - CHI master interface (TRM extract)</a></td><td colspan="1" class="confluenceTd">3 Apr 2020</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd">NONE - sent by email from Manish Pandey &lt;Manish.Pandey@arm.com&gt;</td></tr><tr><td colspan="1" class="confluenceTd"><strong>DSU TRM</strong></td><td class="highlight-blue confluenceTd" data-highlight-colour="blue">CHI-B/C/D, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4, ACE5-Lite(ACP)</td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/dsu_trm_100453_0401_03_en.pdf?version=1&amp;modificationDate=1576846572369&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16235246" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="dsu_trm_100453_0401_03_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® DynamIQ<span>™</span> Shared Unit Technical Reference Manual (Revision: r4p1)</a> </p></td><td class="confluenceTd">31 Oct 2019</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>100453_0400_03_en</span></p></div></div></div></td><td class="confluenceTd"><p>Non-Confidential</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100453/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100453/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DSU CSG</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-B/C/D, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4, ACE5-Lite(ACP)</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/dsu_csg_100454_0300_00_en.pdf?version=1&amp;modificationDate=1568028368735&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251170" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="dsu_csg_100454_0300_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® DynamIQ™ Shared Unit Configuration and Sign-off Guide (<span>Revision: r3p0)</span> </a> <span> </span></p></td><td colspan="1" class="confluenceTd">26 Jan 2018</td><td colspan="1" class="confluenceTd">100454_0300_00_en</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd">NONE</td></tr><tr><td colspan="1" class="confluenceTd"><strong>DSU IM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-B/C/D, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4, ACE5-Lite(ACP)</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/dsu_im_100455_0300_00_en.pdf?version=1&amp;modificationDate=1568028988504&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251149" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="dsu_im_100455_0300_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; DynamIQ&trade; Shared Unit Integration Manual (Revision: r3p0)</a></p></td><td colspan="1" class="confluenceTd"><span>26 Jan 2018</span></td><td colspan="1" class="confluenceTd">100455_0300_00_en</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd">NONE</td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmCPU(Cortex-A,-R,-X,Neoverse)">Arm CPU (Cortex-A, -R, -X, Neoverse)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><div class="content-wrapper"><strong>Short Name<span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-Cortex"><span class="confluence-anchor-link" id="Cortex"></span></span> </strong></div></th><th class="confluenceTh">Coherent Protocols</th><th colspan="1" class="confluenceTh">Non-Coherent Protocols</th><th class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link</th></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A78 (“Hercules”) TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><span>CHI-B, ACE5</span></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI-F</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_cortex_a78_trm_101430_0101_05_en.pdf?version=1&amp;modificationDate=1600686479020&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269406" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_cortex_a78_trm_101430_0101_05_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Cortex&reg;-A78 Core Technical Reference Manual (Revision: r1p1)</a></td><td colspan="1" class="confluenceTd">29 May 2020</td><td colspan="1" class="confluenceTd"><p title="">101430_0101_05_en</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101430/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101430/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-X1 (&quot;Hera&quot;) TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><span>CHI-B, ACE5</span></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI-F</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_cortex_x1_trm_101433_0101_05_en.pdf?version=1&amp;modificationDate=1600803587127&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263094" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_cortex_x1_trm_101433_0101_05_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Cortex&reg;-X1 Core Technical Reference Manual (Revision: r1p1)</a></td><td colspan="1" class="confluenceTd">29 May 2020</td><td colspan="1" class="confluenceTd"><p title="">101433_0101_05_en</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101433/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101433/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Neoverse N1 (&quot;Ares&quot;) TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><span>CHI-B, ACE5</span></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI-F</span></td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_neoverse_n1_trm_100616_0401_00_en.pdf?version=1&amp;modificationDate=1600803710669&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263048" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_neoverse_n1_trm_100616_0401_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® Neoverse N1 Core Technical Reference Manual (<span>Revision: r4p1)</span><span> </span></a></p></td><td colspan="1" class="confluenceTd">31 Jul 2020</td><td colspan="1" class="confluenceTd"><div class="page" title=""><div class="layoutArea"><div class="column"><p>100616_0401_00_en</p></div></div></div></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100616/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/100616/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Neoverse E1 (&quot;Helios&quot;) TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-B, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI-F</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_neoverse_e1_trm_101560_0101_00_en.pdf?version=1&amp;modificationDate=1590764307103&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263800" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_neoverse_e1_trm_101560_0101_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® Neoverse E1 Core <span>Technical Reference Manual (</span>Revision: r1p1)</a></p></td><td colspan="1" class="confluenceTd">29 Feb 2019</td><td colspan="1" class="confluenceTd"><p>101560_0101_00_en</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101560/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101560/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A77 TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-B, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI-F, ACE5-Lite(ACP)</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_cortex_a77_trm_101111_0101_04_en.pdf?version=1&amp;modificationDate=1600686798029&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269400" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_cortex_a77_trm_101111_0101_04_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Cortex&reg;-A77 Core Technical Reference Manual (Revision: r1p1)</a></p></td><td colspan="1" class="confluenceTd">31 Oct 2019</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p>101111_0101_00_en</p></div></div></div></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101111/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101111/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A76AE TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-B, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI-F, ACE5-Lite(ACP)</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/cortex_a76ae_trm_101392_0000_01_en.pdf?version=1&amp;modificationDate=1567698306068&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251396" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="cortex_a76ae_trm_101392_0000_01_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Cortex&reg;-A76AE Core&nbsp;Technical Reference Manual (Revision: r0p0) </a></p></td><td colspan="1" class="confluenceTd">07 Dec 2018</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p>101392_0000_01_en</p></div></div></div></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101392/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101392/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A76 TRM</strong></td><td class="highlight-blue confluenceTd" data-highlight-colour="blue">CHI-B, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI-F, ACE5-Lite(ACP)</td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_cortex_a76_trm_100798_0401_00_en.pdf?version=1&amp;modificationDate=1600686990432&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269417" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_cortex_a76_trm_100798_0401_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm Cortex‑A76 Core Technical Reference Manual (Revision: r4p1)</a> </p></td><td class="confluenceTd">31 Jul 2020</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p>100798_0401_00_en</p></div></div></div></td><td class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100798/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100798/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A75 TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-B, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI-F, ACE5-Lite(ACP)</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/cortex_a75_trm_100403_0301_00_en.pdf?version=1&amp;modificationDate=1568729787396&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16283654" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="cortex_a75_trm_100403_0301_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® Cortex®-A75 Core Technical Reference Manual (<span>Revision: r3p1)</span></a><span> </span></p></td><td colspan="1" class="confluenceTd">27 Jul 2018</td><td colspan="1" class="confluenceTd"><p>100403_0301_00_en</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100403/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100403/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A65 TRM</strong></td><td class="highlight-blue confluenceTd" data-highlight-colour="blue">CHI-B, ACE5</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI-F, ACE5-Lite(ACP)</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_cortex_a65_trm_100439_0101_00_en.pdf?version=1&amp;modificationDate=1567700801498&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251391" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_cortex_a65_trm_100439_0101_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg;&nbsp;Cortex&reg;-A65 Core Technical Reference Manual (Revision: r1p1)</a> </p></div></div></div></div></div></div></td><td class="confluenceTd">21 Feb 2019</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p>100439_0101_00_en</p></div></div></div></td><td class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100439/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100439/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-A55 TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><span>CHI-B, ACE5</span></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI-F, ACE5-Lite(ACP)</span></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/cortex_a55_trm_100442_0200_00_en.pdf?version=1&amp;modificationDate=1568729765280&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16283669" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="cortex_a55_trm_100442_0200_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® Cortex®-A55 Core Technical Reference Manual <span>(Revision: r2p0)</span></a><span> </span></p></td><td colspan="1" class="confluenceTd">30 Nov 2018</td><td colspan="1" class="confluenceTd"><p>100442_0200_00_en</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100442/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100442/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-R52 TRM</strong></td><td class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_cortex_r52_technical_reference_manual_100026_0102_00_en.pdf?version=1&amp;modificationDate=1567701098958&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251364" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_cortex_r52_technical_reference_manual_100026_0102_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Cortex&reg;-R52 Processor Technical Reference Manual (Revision: r1p2)</a></p></td><td class="confluenceTd">18 Jan 2019</td><td class="confluenceTd"><p>100026_0102_00_en</p></td><td class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100026/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100026/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cortex-R52 IM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/kite_processor_integration_manual_for_interconnect_partners_integration_manual_100743_0000_00_en_01.pdf?version=1&amp;modificationDate=1568027290469&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251159" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="kite_processor_integration_manual_for_interconnect_partners_integration_manual_100743_0000_00_en_01.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Cortex&reg;-R52 (&quot;Kite&quot;) Processor Integration Manual for Interconnect Partners (Revision: r0p0)</a></p></td><td colspan="1" class="confluenceTd">12 Aug 2016</td><td colspan="1" class="confluenceTd"><p>100743_0000_00_en_01</p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd">NONE</td></tr><tr><td colspan="1" class="confluenceTd"><strong>&quot;Yamin&quot; Cortex-R TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI5, AHB5, APB4</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_yamin_processor_trm_for_interconnect_partners_101812_0000_01_en.pdf?version=1&amp;modificationDate=1568299423164&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16285902" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_yamin_processor_trm_for_interconnect_partners_101812_0000_01_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212"><span>Arm</span><span>® </span><span>Yamin Processor Technical Reference Manual for Interconnect Partners (</span><span>Revision: r0p0)</span></a><span> </span></td><td colspan="1" class="confluenceTd">20 Dec 2019</td><td colspan="1" class="confluenceTd"><p>101812_0000_02_en</p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://connect.arm.com/dropzone/arteris-documentation/arm_yamin_processor_trm_for_interconnect_partners_101812_0000_02_en.pdf" rel="nofollow">https://connect.arm.com/dropzone<br/>/arteris-<br/>documentation<br/>/arm_yamin_processor_trm_<br/>for_interconnect_partners_101812_0000_02_en.pdf</a></td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmInterconnectIP(CI,NI,CMN,CCN,CCI,NIC)">Arm Interconnect IP (CI, NI, CMN, CCN, CCI, NIC)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh"><div class="content-wrapper">Short Name<span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-CMN"><span class="confluence-anchor-link" id="CMN"></span></span></div></th><th class="confluenceTh">Coherent Protocols</th><th colspan="1" class="confluenceTh">Non-Coherent Protocols</th><th width="100px" class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link</th></tr><tr><td colspan="1" class="confluenceTd"><strong title="">Socrates IP Tooling User Guide</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_socrates_user_guide_101399_0105_00_en.pdf?version=1&amp;modificationDate=1608115897362&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16244955" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_socrates_user_guide_101399_0105_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Socrates&trade; User Guide&nbsp;Version 1.5</a></td><td colspan="1" class="confluenceTd">25 Sep 2020</td><td colspan="1" class="confluenceTd">101399_0105_00_en</td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101399/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/101399/latest</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">Socrates IP Tooling Installation Guide</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_socrates_installation_guide_101400_0105_00_en.pdf?version=1&amp;modificationDate=1608116046414&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16244965" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_socrates_installation_guide_101400_0105_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Socrates&trade; Installation Guide&nbsp;Version 1.5</a></td><td colspan="1" class="confluenceTd">25 Sep 2020</td><td colspan="1" class="confluenceTd"><p title="">101400_0105_00_en</p></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101400/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/101400/latest</a></td></tr><tr><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><strong title="">CI-700 TRM</strong></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd">CHI-B/C/D/E</td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd">AXI5, AXI5-Lite</td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_corelink_ci_700_trm_101569_0100_04_en.pdf?version=1&amp;modificationDate=1622811598936&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16187585" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_corelink_ci_700_trm_101569_0100_04_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreLink&trade; CI‑700 Coherent Interconnect Technical Reference Manual&nbsp;(Revision: r1p0)&nbsp;</a></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd">21 May 2021</td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><p title="">101569_0100_04_en</p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd">Non-Confidential</td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101569/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/101569/latest</a></td></tr><tr><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><strong title="">NI-700 TRM <br/>(&quot;BOOKER-NCI&quot;)</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd"><p title="">AXI-4, AHB5, AHB-Lite, APB (Does NOT support AXI3, AXI4-Lite, or ACE)</p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_corelink_ni_700_network_on_chip_trm_101566_0200_08_en.pdf?version=1&amp;modificationDate=1622811305568&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16187563" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_corelink_ni_700_network_on_chip_trm_101566_0200_08_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreLink&trade; NI-700 Network-on-Chip Interconnect Technical Reference Manual (Revision: r2p0)</a></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><p title="">24 Mar 2021</p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><p title="">101566_0100_01_en</p></td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd">Non-Confidential</td><td colspan="1" data-highlight-colour="#ffe380" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101566/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/101566/latest</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CMN-600 TRM</strong></td><td class="highlight-blue confluenceTd" data-highlight-colour="blue">CHI-A/B/C, CXS</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4, ACE5-Lite(ACP)</td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_cmn600_coherent_mesh_network_technical_reference_manual_100180_0300_00_en.pdf?version=1&amp;modificationDate=1568026802637&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251278" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_cmn600_coherent_mesh_network_technical_reference_manual_100180_0300_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® CoreLink CMN-600 Coherent Mesh Network <span>Technical Reference Manual </span>(Revision: r3p0)</a></p></td><td class="confluenceTd">03 Aug 2018</td><td class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p>100180_0300_00_en</p></div></div></div></td><td class="confluenceTd"><p>Non-Confidential</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100180/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100180/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CMN-600AE TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><span>CHI-A/B, CXS</span></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI4, ACE5-Lite(ACP)</span></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_corelink_cmn600ae_trm_101408_0100_01_en.pdf?version=1&amp;modificationDate=1587571750859&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16324174" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_corelink_cmn600ae_trm_101408_0100_01_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm® CoreLink™ CMN-600AE Coherent Mesh Network Technical Reference Manual (<span>Revision: r1p0)</span></a><span> </span></p></td><td colspan="1" class="confluenceTd">20 Nov 2019</td><td colspan="1" class="confluenceTd"><p>101408_0100_01_en</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101408/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/101408/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CMN-600AE</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-A/B/C, CXS</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4, ACE5-Lite(ACP)</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/CMN600AE_NoC%20integration_v3.pdf?version=1&amp;modificationDate=1568029366487&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251117" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="CMN600AE_NoC integration_v3.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">CMN-600AE and Arteris NoC Integration: Automotive Line of Business</a></p></td><td colspan="1" class="confluenceTd">1 Aug 2019</td><td colspan="1" class="confluenceTd">None</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd">NONE</td></tr><tr><td colspan="1" class="confluenceTd"><strong>CCN-508 TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue">CHI-A</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI4, <br/>ACE-Lite</span></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_ccn508_cache_coherent_network_technical_reference_manual_100020_0001_01_en.pdf?version=1&amp;modificationDate=1568031556051&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251144" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_ccn508_cache_coherent_network_technical_reference_manual_100020_0001_01_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; CoreLink&trade; CCN-508 Cache Coherent Network Technical Reference Manual (Revision: r0p1)</a></p><p><span class="legacy-color-text-inverse">kljlkdjfkldfjglkjglkdfjglkjdflkgjdflkjglkdfjglkdfjglkfdjglkgjdflkgjfdfljgldfkjg</span></p></td><td colspan="1" class="confluenceTd">29 Aug 2017</td><td colspan="1" class="confluenceTd">100020_0001_01_en</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100020/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100020/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CCI-550 TRM</strong></td><td class="highlight-blue confluenceTd" colspan="1" data-highlight-colour="blue"><p>ACE</p></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI4, <br/>ACE-Lite</span></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_cci550_cache_coherent_interconnect_technical_reference_manual_100282_0100_01_en.pdf?version=1&amp;modificationDate=1568043241320&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251189" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_cci550_cache_coherent_interconnect_technical_reference_manual_100282_0100_01_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreLink&trade; CCI-550 Cache Coherent Interconnect Technical Reference Manual (Revision: r1p0)</a></p></td><td colspan="1" class="confluenceTd">10 Jun 2018</td><td colspan="1" class="confluenceTd">100282_0100_01_en</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100282/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100282/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>NIC-450 TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf?version=2&amp;modificationDate=1600804864483&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16250990" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM® CoreLink™ NIC-450 Network Interconnect<br />Technical Overview (Revision: r0p0)</a></p></td><td colspan="1" class="confluenceTd">22 Jul 2016</td><td colspan="1" class="confluenceTd"><p>100459_0000_01_en</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100459/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100459/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>NIC-400 TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green"><span>AXI4</span></td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf?version=1&amp;modificationDate=1600688356467&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269317" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM® CoreLink™ NIC-400 Network Interconnect Technical Reference Manual (<span>Revision: r1p2)</span> </a></p></td><td colspan="1" class="confluenceTd">27 Nov 2017</td><td colspan="1" class="confluenceTd"><p title="">DDI 0475J (ID112817)</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><p title=""><a class="external-link" href="https://developer.arm.com/documentation/ddi0475/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ddi0475/latest/</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><strong>AMBA Designer <br/>User Guide</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DUI0333R_adr400_r3p7_user_guide.pdf?version=1&amp;modificationDate=1568055385822&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16250973" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DUI0333R_adr400_r3p7_user_guide.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM® AMBA® Designer ADR-400 User Guide<br />(Revision: r3p7)</a></p></td><td colspan="1" class="confluenceTd">16 Jan 2017</td><td colspan="1" class="confluenceTd">DUI 0333R (ID011217)</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/dui0333/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/dui0333/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>QVN-400 Supplement</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DSU0027F_corelink_qvn400_supp_r1p0_trm.pdf?version=1&amp;modificationDate=1568053264125&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251019" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DSU0027F_corelink_qvn400_supp_r1p0_trm.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; CoreLink&trade; QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks: Supplement to ARM&reg; CoreLink&trade; NIC-400 Network Interconnect Technical Reference Manual (Revision: r1p0&nbsp;)</a></p></td><td colspan="1" class="confluenceTd">4 Mar 2016</td><td colspan="1" class="confluenceTd"><p>DSU 0027F (ID030316)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/dsu0027/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/dsu0027/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>QoS-400 Supplement</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf?version=1&amp;modificationDate=1568053287782&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251066" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; CoreLink&trade; QoS-400 Network Interconnect Advanced Quality of Service: Supplement to ARM&reg; CoreLink&trade; NIC-400 Network Interconnect Technical Reference Manual (Revision: r1p0&nbsp;)</a></p></td><td colspan="1" class="confluenceTd">4 Mar 2016</td><td colspan="1" class="confluenceTd"><p>DSU 0026F (ID030316)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/dsu0026/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/dsu0026/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>TLX-400 Supplement</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf?version=1&amp;modificationDate=1568053312407&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16251077" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; CoreLink&trade; TLX-400 Network Interconnect Thin Links Revision: r1p0 Supplement to ARM&reg; CoreLink&trade; NIC-400 Network Interconnect Technical Reference Manual</a></p></td><td colspan="1" class="confluenceTd">4 Mar 2016</td><td colspan="1" class="confluenceTd">DSU 0028F (ID030416)</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/dsu0028/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/dsu0028/latest/</a></td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmSystemsIP(GIC,MMU,CoreSightDebug)">Arm Systems IP (GIC, MMU, CoreSight Debug)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh"><div class="content-wrapper">Short Name</div></th><th class="confluenceTh">Coherent Protocols</th><th colspan="1" class="confluenceTh">Non-Coherent Protocols</th><th class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link</th></tr><tr><td colspan="1" class="confluenceTd"><strong title="">MMU-600 TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd">AXI5, ACE5-Lite</td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf?version=1&amp;modificationDate=1600800185952&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263106" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm<span>® </span>CoreLink<span>™ </span>MMU-600 System Memory Management Unit Technical Reference Manual (Revision: r2p2)</a></p></td><td colspan="1" class="confluenceTd">7 May 2020</td><td colspan="1" class="confluenceTd"><p title="">100310_0202_00_en</p></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100310/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/100310/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">MMU-600AE TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI5, ACE5-Lite</td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_mmu600ae_trm_101412_0100_00_en.pdf?version=1&amp;modificationDate=1600800345748&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263120" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_mmu600ae_trm_101412_0100_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreLink&trade; MMU-600AE Memory Management Unit Technical Reference Manual (Revision: r1p0)</a></p></td><td colspan="1" class="confluenceTd">31 Jul 2020</td><td colspan="1" class="confluenceTd"><p title="">101412_0100_00_en</p></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101412/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/101412/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>GIC-600 TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd">AXI4</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_gic600_generic_interrupt_controller_technical_reference_manual_100336_0106_00_en.pdf?version=1&amp;modificationDate=1600805644902&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263054" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_gic600_generic_interrupt_controller_technical_reference_manual_100336_0106_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreLink&trade; GIC-600 Generic Interrupt Controller Technical Reference Manual (Revision: r1p6)</a></td><td colspan="1" class="confluenceTd">8 Feb 2019</td><td colspan="1" class="confluenceTd"><p>100336_0106_00_en</p></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100336/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100336/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">GIC-600AE TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4</td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/corelink_gic600ae_trm_101206_0002_03_en.pdf?version=1&amp;modificationDate=1600805453201&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263067" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="corelink_gic600ae_trm_101206_0002_03_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreLink&trade; GIC-600AE Generic Interrupt Controller Technical Reference Manual (Revision: r0p2)</a>  </p></td><td colspan="1" class="confluenceTd">24 Apr 2020</td><td colspan="1" class="confluenceTd"><p>101206_0002_03_en</p></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/101206/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/101206/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>SoC-600 TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI4, ACE-Lite</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/coresight_soc600_technical_reference_manual_100806_0400_00_en.pdf?version=1&amp;modificationDate=1600805757321&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263024" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="coresight_soc600_technical_reference_manual_100806_0400_00_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; CoreSight&trade; System-on-Chip SoC-600 Technical Reference Manual (Revision: r4p0)</a></p></td><td colspan="1" class="confluenceTd">15 May 2020</td><td colspan="1" class="confluenceTd"><p>100806_0400_00_en</p></td><td colspan="1" class="confluenceTd">Non-Confidential</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100806/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100806/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>STM-500 TRM</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">AXI, ATB, MIPI STPv2</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DDI0528B_coresight_system_trace_macrocell_r0p1_trm.pdf?version=1&amp;modificationDate=1587572545099&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16324163" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DDI0528B_coresight_system_trace_macrocell_r0p1_trm.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM® CoreSight™ STM-500 System Trace Macrocell Technical Reference Manual (<span>Revision: r0p1)</span></a><span> </span></p></td><td colspan="1" class="confluenceTd">11 Mar 2014</td><td colspan="1" class="confluenceTd"><p>ARM DDI 0528B (ID062514)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ddi0528/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ddi0528/latest/</a></td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmArchitectureReferenceManualsandSpecifications(Armv8,SMMU,MPAM,RME(“Tormore”),PPU,SBSA,PFT,STP,ADI,etc.)">Arm Architecture Reference Manuals and Specifications (Armv8, SMMU, MPAM, RME (“Tormore”), PPU, SBSA, PFT, STP, ADI, etc.)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh"><div class="content-wrapper">Short Name</div></th><th class="confluenceTh">Coherent Protocols</th><th colspan="1" class="confluenceTh">Non-Coherent Protocols</th><th class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link</th></tr><tr><td colspan="1" class="confluenceTd"><strong>Armv8 Architecture</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DDI0487Fc_armv8_arm.pdf?version=1&amp;modificationDate=1600807052932&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263231" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DDI0487Fc_armv8_arm.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm<span>® </span>Architecture Reference Manual: Armv8, for Armv8-A architecture profile (Issue F.c)</a></p></td><td colspan="1" class="confluenceTd">17 Jul 2020</td><td colspan="1" class="confluenceTd"><p>DDI 0487F.c (ID072120)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ddi0487/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ddi0487/latest/</a></td></tr><tr><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><strong title="">Realm Management Extension (RME) System Architecture - Codename &quot;Tormore&quot;</strong></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0129A_a-RME_sys_arch.pdf?version=1&amp;modificationDate=1626696883552&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16184363" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0129A_a-RME_sys_arch.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Realm Management Extension (RME) System Architecture (Version A.a)</a></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">23 Jul 2021</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">DEN0129 EAC version A.a</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/den0129/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/den0129/latest</a></td></tr><tr><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><strong title="">Realm Management Extension (RME) Architecture Reference Manual Supplement - Codename &quot;Tormore&quot;</strong></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DDI0615A_a-RME_supplement.pdf?version=1&amp;modificationDate=1626698222848&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16184351" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DDI0615A_a-RME_supplement.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Architecture Reference Manual Supplement, The Realm Management Extension (RME), for Armv9-A (Version A.a)</a></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">23 Jul 2021</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">DDI0615 EAC version A.a</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ddi0615/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/ddi0615/latest</a></td></tr><tr><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><strong title="">Realm Management Extension (RME): Learn the Architecture -  Codename &quot;Tormore&quot;</strong></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/Realm_Management_Extension_DEN0126_en.pdf?version=1&amp;modificationDate=1626698373406&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16184357" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="Realm_Management_Extension_DEN0126_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Learn the architecture: Realm management extension (Issue 01)</a></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">23 Jun 2021</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">DEN0126 Issue 1</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/den0126/latest" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/den0126/latest</a></td></tr><tr><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><strong title="">Memory System Resource Partitioning and Monitoring (MPAM) Architecture Reference Manual Supplement</strong></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DDI0598C_a-MPAM_supplement.pdf?version=1&amp;modificationDate=1626698559838&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16184333" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DDI0598C_a-MPAM_supplement.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture (Issue C.a)</a></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">23 Jun 2021</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd">ARM DDI 0598C.a (ID012521)</td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" data-highlight-colour="#fff0b3" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ddi0598/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/ddi0598/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CoreSight Architecture Spec</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/coresight_v3_0_architecture_specification_IHI0029E.pdf?version=1&amp;modificationDate=1600806657568&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263225" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="coresight_v3_0_architecture_specification_IHI0029E.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; CoreSight&trade; Architecture Specification v3.0</a></td><td colspan="1" class="confluenceTd">27 Feb 2017</td><td colspan="1" class="confluenceTd"><p>ARM IHI 0029E (ID022717)</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0029/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0029/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>PFT Architecture Spec</strong></td><td colspan="1" class="confluenceTd"><br/></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">ATB</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0035B_cs_pft_v1_1_architecture_spec.pdf?version=1&amp;modificationDate=1587572799261&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16324158" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0035B_cs_pft_v1_1_architecture_spec.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">CoreSight<span>™ </span>Program Flow Trace<span>™ </span>PFTv1.0 and PFTv1.1 Architecture Specification</a></p></td><td colspan="1" class="confluenceTd">31 Mar 2011</td><td colspan="1" class="confluenceTd">ARM IHI 0035B (ID060811)</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0035/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0035/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>MIPI STPv2.2 Spec</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/mipi_STP_specification_v2-2p-er01.pdf?version=1&amp;modificationDate=1587573039761&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16324148" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="mipi_STP_specification_v2-2p-er01.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">MIPI System Trace Protocol (STP) Specification Version 2.2</a></p></td><td colspan="1" class="confluenceTd"><p>13 Aug 2019</p></td><td colspan="1" class="confluenceTd"><p>Version 2.2 21-Aug-2015</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://resources.mipi.org/mipi-download-system-trace-protocol" rel="nofollow">http://resources.mipi.org/mipi-download-<br/>system-trace-protocol</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">ADI v6.0</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/debug_interface_v6_0_architecture_specification_IHI0074C.pdf?version=1&amp;modificationDate=1600806184041&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263011" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="debug_interface_v6_0_architecture_specification_IHI0074C.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212"><span>ARM</span><span>® </span><span>Debug Interface </span>Architecture Specification (ADIv6.0), Issue C</a></p></td><td colspan="1" class="confluenceTd">24 Jul 2020</td><td colspan="1" class="confluenceTd"><p title="">ARM IHI 0074C (ID072420)</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0074/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/ihi0074/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">SMMU Architecture Spec v3.3</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI_0070_D_a_System_Memory_Management_Unit_Arm_Architecture_Specification.pdf?version=1&amp;modificationDate=1600800783851&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263114" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI_0070_D_a_System_Memory_Management_Unit_Arm_Architecture_Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; System Memory Management Unit Architecture Specification, SMMU architecture version 3 (Issue D.a)</a></td><td colspan="1" class="confluenceTd">31 Aug 2020</td><td colspan="1" class="confluenceTd"><p title="">ARM IHI 0070</p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0070/latest/" rel="nofollow" title="">https://developer.arm.com/documentation<br/>/ihi0070/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>SMMU Architecture Spec 2.0</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0062D_c_system_mmu_architecture_specification.pdf?version=1&amp;modificationDate=1590762964287&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263769" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="IHI0062D_c_system_mmu_architecture_specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; System Memory Management Unit (SMMU) Architecture Specification version 2.0 (Issue D.c)</a></p></td><td colspan="1" class="confluenceTd">30 Jun 2016</td><td colspan="1" class="confluenceTd">ARM IHI 0062D.c (ID070116)</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/ihi0062/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/ihi0062/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">Power Policy Unit (PPU)</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">P-Channel, Q-Channel</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/Power_Policy_Unit_Architecture_Specification_V_1_1_ARM_DEN_0051E.pdf?version=1&amp;modificationDate=1600688763482&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269311" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="Power_Policy_Unit_Architecture_Specification_V_1_1_ARM_DEN_0051E.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Power Policy Unit Architecture Specification (Version 1.1 / Issue E)</a></td><td colspan="1" class="confluenceTd">23 May 2018</td><td colspan="1" class="confluenceTd">ARM DEN 0051E</td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/den0051/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/den0051/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong title="">Server Base System Architecture (SBSA)</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p title=""><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0029D_SBSA_6.0.pdf?version=1&amp;modificationDate=1600688066344&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16269302" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0029D_SBSA_6.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Arm&reg; Server Base System Architecture 6.0 Platform Design Document</a></p></td><td colspan="1" class="confluenceTd">11 Jun 2020</td><td colspan="1" class="confluenceTd"><p title="">DEN0029D (0029D) </p></td><td colspan="1" class="confluenceTd"><span title="">Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/den0029/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/den0029/latest/</a></td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><h2 id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-ArmTrustZoneSecurityArchitectureandIPSpecifications">Arm TrustZone Security Architecture and IP Specifications</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh"><div class="content-wrapper">Short Name<span class="confluence-anchor-link" id="id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TrustZone"><span class="confluence-anchor-link" id="TrustZone"></span></span></div></th><th class="confluenceTh">Specification (w/Confluence hyperlink)</th><th class="confluenceTh">Date of Issue</th><th class="confluenceTh">Document Number</th><th class="confluenceTh">Confidentiality</th><th colspan="1" class="confluenceTh">Arm Link or Filename</th></tr><tr><td colspan="1" class="confluenceTd"><strong>TrustZone TBSA</strong></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0021D%20Trusted_Base_System_Architecture_Client.pdf?version=1&amp;modificationDate=1583246084454&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233919" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0021D Trusted_Base_System_Architecture_Client.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">TRUSTED BASE SYSTEM ARCHITECTURE, CLIENT (4TH EDITION) System Hardware on ARM&reg; - Issue D</a></p></td><td colspan="1" class="confluenceTd">15 Oct 2018</td><td colspan="1" class="confluenceTd">ARM DEN 0021D</td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/den0021/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/den0021/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>TrustZone TBBR-CLIENT</strong></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0006D_Trusted_Board_Boot_Requirements.pdf?version=1&amp;modificationDate=1600806527284&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16263037" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0006D_Trusted_Board_Boot_Requirements.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">Trusted Board Boot Requirements CLIENT (TBBR-CLIENT) System Software on ARM&reg;</a></p></td><td colspan="1" class="confluenceTd">20 Oct 2018</td><td colspan="1" class="confluenceTd"><p>ARM DEN0006D<br/>rel. 1</p></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/den0006/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/den0006/latest/</a></td></tr><tr><td colspan="1" class="confluenceTd"><strong>TrustZone TZMP</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0046_TZMP_System_Architecture_B-1.pdf?version=1&amp;modificationDate=1583245697039&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233953" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0046_TZMP_System_Architecture_B-1.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">ARM&reg; TrustZone&reg; Media Protection System Architecture</a></td><td colspan="1" class="confluenceTd">18 Jan 2016</td><td colspan="1" class="confluenceTd">ARM DEN 0046B-1</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0046_TZMP_System_Architecture_B-1.pdf?version=1&amp;modificationDate=1583245697039&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233953" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0046_TZMP_System_Architecture_B-1.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">DEN0046_TZMP_System_Architecture_B-1.pdf</a></span></td></tr><tr><td colspan="1" class="confluenceTd"><strong>TrustZone TZMP-CM</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0046_TZMP_System_Architecture_B-1_Compliance_Matrix.xlsm?version=1&amp;modificationDate=1583245721142&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233958" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0046_TZMP_System_Architecture_B-1_Compliance_Matrix.xlsm" data-linked-resource-content-type="application/vnd.ms-excel.sheet.macroenabled.12" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212"><span>ARM® </span>TrustZone Media Protection System Architecture Compliance Matrix</a></td><td colspan="1" class="confluenceTd">13 May 2019</td><td colspan="1" class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0046_TZMP_System_Architecture_B-1_Compliance_Matrix.xlsm?version=1&amp;modificationDate=1583245721142&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233958" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0046_TZMP_System_Architecture_B-1_Compliance_Matrix.xlsm" data-linked-resource-content-type="application/vnd.ms-excel.sheet.macroenabled.12" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">DEN0046_TZMP_System_Architecture_B-1_Compliance_Matrix.xlsm</a></span></td></tr><tr><td colspan="1" class="confluenceTd"><strong>TrustZone TZMP-RM</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0046_TZMP_System_Architecture_B-1_README.txt?version=1&amp;modificationDate=1583245740397&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233914" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0046_TZMP_System_Architecture_B-1_README.txt" data-nice-type="Text File" data-linked-resource-content-type="text/plain" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212"><span>ARM® </span><span>TrustZone Media Protection System Architecture readme.txt</span></a><span> </span></td><td colspan="1" class="confluenceTd">20 Dec 2016</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Confidential</span></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/DEN0046_TZMP_System_Architecture_B-1_README.txt?version=1&amp;modificationDate=1583245740397&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233914" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DEN0046_TZMP_System_Architecture_B-1_README.txt" data-nice-type="Text File" data-linked-resource-content-type="text/plain" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212">DEN0046_TZMP_System_Architecture_B-1_README.txt</a></span></td></tr><tr><td colspan="1" class="confluenceTd"><strong>TZC-400</strong></td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf?version=1&amp;modificationDate=1583246643177&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16233934" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16154948" data-linked-resource-container-version="212"><span>ARM</span><span>® </span><span>CoreLink</span><span>TM </span><span>TZC-400 TrustZone</span><span>® </span><span>Address Space Controller </span>Technical Reference Manual (<span>Revision: r0p1)</span></a><span> </span></p></div></div></div></td><td colspan="1" class="confluenceTd">11 Sep 2015</td><td colspan="1" class="confluenceTd"><div class="page" title="Page 1"><div class="layoutArea"><div class="column"><p><span>100325_0001_02_en </span></p></div></div></div></td><td colspan="1" class="confluenceTd"><span>Non-Confidential</span></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://developer.arm.com/documentation/100325/latest/" rel="nofollow">https://developer.arm.com/documentation<br/>/100325/latest/</a></td></tr></tbody></table></div><p style="text-align: right;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications#id-[NowonAirtable]ArmAMBA,CPU,DSU,&amp;InterconnectSpecifications-TOP">Back to top&nbsp;&uarr;</a></p><p style="text-align: right;"><br/></p><p><br/></p>