setting auto_restore_mw_cel_lib_setup true
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {800 750}
800 750
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:01.17, CPU = 00:00:01.12
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test scan atspeed funcu} {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
         }
        }
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 1 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
set_propagated_clock [get_ports sdram_clk]
Warning: Converting port/pin object 'sdram_clk' from ideal to propagated. (UIC-027)
1
set_propagated_clock [get_ports sys_2x_clk]
Warning: Converting port/pin object 'sys_2x_clk' from ideal to propagated. (UIC-027)
1
set_propagated_clock [get_ports ate_clk]
Warning: Converting port/pin object 'ate_clk' from ideal to propagated. (UIC-027)
1
set_propagated_clock [get_ports pclk]
Warning: Converting port/pin object 'pclk' from ideal to propagated. (UIC-027)
1
set_propagated_clock [get_ports sd_CK]
Warning: Converting port/pin object 'sd_CK' from ideal to propagated. (UIC-027)
1
set_propagated_clock [get_ports sd_CKn]
Warning: Converting port/pin object 'sd_CKn' from ideal to propagated. (UIC-027)
1
set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
Warning: Converting port/pin object 'I_CLOCKING/sys_clk_in_reg/Q' from ideal to propagated. (UIC-027)
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports pll_bypass]
1
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
set_propagated_clock [get_ports sdram_clk]
1
set_propagated_clock [get_ports sys_2x_clk]
1
set_propagated_clock [get_ports ate_clk]
1
set_propagated_clock [get_ports pclk]
1
set_propagated_clock [get_ports sd_CK]
1
set_propagated_clock [get_ports sd_CKn]
1
set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports pll_bypass]
1
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario atspeed_shift for mode atspeed and corner Cmin
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#adding generated clock on output ports - Need to check!
# create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#
# create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
# set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[0]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 0 [get_ports pll_bypass]
1
set_case_analysis 1 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
# To shut off fast clk
set_clock_sense -stop_propagation occ_int2/fast_clk_1_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/fast_clk_2_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/fast_clk_0_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 0.95
set_timing_derate -early -cell_delay 0.95
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario atspeed_capture for mode atspeed and corner Cmax
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 6; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 13 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 15; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 22 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 24; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 31 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 44 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 55; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 56 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 60; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 61 (UIC-034)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#adding generated clock on output ports - Need to check!
# create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#
# create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
# set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]
Error: value '2.2,' for option 'delay_value' not of type 'float' (CMD-009)
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 0 [get_ports pll_bypass]
1
set_case_analysis 0 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
# To shut off slow clk
set_clock_sense -stop_propagation occ_int2/slow_clk_1_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/slow_clk_2_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/slow_clk_0_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 0.95
set_timing_derate -early -cell_delay 0.95
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario stuck_at_shift for mode scan and corner Cmin
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[0]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
1
# for stuck_at_shift
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports pll_bypass]
1
set_case_analysis 1 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 1.15
set_timing_derate -early -cell_delay 1.15
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 1.15  -min 1.15  -object_list VDDH
}
1
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario stuck_at_capture for mode scan and corner Cmax
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 6; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 13 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 15; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 22 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 24; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 31 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 44 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 55; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 56 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 60; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 61 (UIC-034)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#adding generated clock on output ports - Need to check!
# create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#
# create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
# set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[0]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports pll_bypass]
1
set_case_analysis 0 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 1.15
set_timing_derate -early -cell_delay 1.15
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 1.15  -min 1.15  -object_list VDDH
}
1
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario func_worst_constrained for mode funcu and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best_constrained for mode funcu and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 255 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 262; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 263 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 266 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 280 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 287 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 63.48%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 464 335.7 804 18.3

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        if {![info exists flow]} {
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 400 -spacing 1 -unit MICRON -fixedPin 1
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 400 -spacing 1 -unit MICRON -fixedPin 1
        setPinAssignMode -pinEditInBatch false
}
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-20 11:25:00 / Session: 0.01 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.06u 00:00:00.01s 00:00:00.06e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.58u 00:00:00.00s 00:00:00.58e: 
Total Pin Placement CPU Time: 00:00:00.67u 00:00:00.01s 00:00:00.68e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-20 11:25:00 / Session: 0.01 hr / Command: 0.00 hr / Memory: 460 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sat May 20 11:25:02 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 5/5
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-20 11:25:03 / Session: 0.01 hr / Command: 0.00 hr / Memory: 468 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.14u 00:00:00.00s 00:00:00.14e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2316 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,821.65,770.73)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 2319 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net test_so7 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 2319 
Average gCell capacity  64.92    on layer (1)    M1
Average gCell capacity  66.09    on layer (2)    M2
Average gCell capacity  32.90    on layer (3)    M3
Average gCell capacity  33.45    on layer (4)    M4
Average gCell capacity  16.49    on layer (5)    M5
Average gCell capacity  21.14    on layer (6)    M6
Average gCell capacity  10.58    on layer (7)    M7
Average gCell capacity  10.56    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.70         on layer (1)    M1
Average number of tracks per gCell 84.64         on layer (2)    M2
Average number of tracks per gCell 42.37         on layer (3)    M3
Average number of tracks per gCell 42.34         on layer (4)    M4
Average number of tracks per gCell 21.20         on layer (5)    M5
Average number of tracks per gCell 21.19         on layer (6)    M6
Average number of tracks per gCell 10.62         on layer (7)    M7
Average number of tracks per gCell 10.61         on layer (8)    M8
Average number of tracks per gCell 5.32  on layer (9)    M9
Average number of tracks per gCell 2.66  on layer (10)   MRDL
Number of gCells = 38400
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc   20 
[End of Build Congestion map] Total (MB): Used   53  Alloctr   54  Proc 2339 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    2  Proc   20 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 2339 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 2339 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 2339 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 696.13
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 546.26
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 149.87
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 376
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 188
Initial. Via VIA56SQ_C count = 188
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc   20 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 2339 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2339 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   17  Alloctr   17  Proc   23 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2339 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   23 
[End of Global Routing] Total (MB): Used   55  Alloctr   56  Proc 2339 
CPU Time for Global Route: 00:00:01.69u 00:00:00.03s 00:00:01.72e: 
Number of block ports: 241
Number of block pin locations assigned from router: 190
CPU Time for Pin Preparation: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.13u 00:00:00.00s 00:00:00.13e: 
Total Pin Placement CPU Time: 00:00:02.01u 00:00:00.04s 00:00:02.05e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-20 11:25:05 / Session: 0.01 hr / Command: 0.00 hr / Memory: 529 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 286 wires for strategy mesh_strat.
Checking DRC for 286 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 286 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 99 wires for strategy lmesh_strat.
Checking DRC for 99 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 389 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 9257
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 9257 stacked vias for strategy mesh_strat.
Checking DRC for 9257 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 3.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 1343 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 1343 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 42022 stacked vias.
Checking DRC for 42022 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 169.00 seconds.
via connection runtime: 169 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9257 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 25137 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9257 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 27316 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9257 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 26783 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 1969 wires.
Committing wires takes 0.00 seconds.
Committed 77164 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 180 seconds.
Successfully compiled PG.
Overall runtime: 180 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
Information: Total 1364 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 1364 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 2728 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Sat May 20 11:28:11 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 448
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 5
SPECIALNETS                    : 3
NETS                           : 48229
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Sat May 20 11:28:14 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 5
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 5/5
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-05-20 11:28:16 / Session: 0.07 hr / Command: 0.00 hr / Memory: 617 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 48328 out of total 48696 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.7500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 204 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      599227        48656        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U6936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U7228 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U8252 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9026 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9052 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9168 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9171 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9226 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9256 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9313 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 45560 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   78.072 um (46.69 rows)
            Max Displacement:      166.605 um (99.64 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.005-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 166.605 um (99.64 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 165.482 um (98.97 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 164.362 um (98.30 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 163.247 um (97.64 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 162.135 um (96.97 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 161.027 um (96.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 159.923 um (95.65 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 158.823 um (94.99 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 157.728 um (94.33 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 156.637 um (93.68 rows)
    Optimization Step: unknown
There were 172 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (12 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.005-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.005-0003-colored_displacements.gif'.
Legalization complete (17 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  48656
number of references:               204
number of site rows:                448
number of locations attempted:    15959
number of locations failed:        3972  (24.9%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11413      2086 ( 18.3%)       4546      1886 ( 41.5%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11413      2086 ( 18.3%)       4546      1886 ( 41.5%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           84.072 um (50.28 row height)
rms weighted cell displacement:  84.072 um (50.28 row height)
max cell displacement:          171.546 um (102.60 row height)
avg cell displacement:           60.065 um (35.92 row height)
avg weighted cell displacement:  60.065 um (35.92 row height)
number of cells moved:              368
number of large displacements:      232
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
  Input location: (937.105,12.183)
  Legal location: (801.312,117.008)
  Displacement: 171.546 um (102.60 row height)
Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
  Input location: (930.265,12.183)
  Legal location: (793.408,115.336)
  Displacement: 171.378 um (102.50 row height)
Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
  Input location: (933.001,12.183)
  Legal location: (797.664,117.008)
  Displacement: 171.185 um (102.38 row height)
Cell: I_SDRAM_TOP/sram_fixcell_106 (NBUFFX16_LVT)
  Input location: (924.793,12.183)
  Legal location: (789.76,113.664)
  Displacement: 168.915 um (101.03 row height)
Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
  Input location: (938.473,12.183)
  Legal location: (801.312,110.32)
  Displacement: 168.654 um (100.87 row height)
Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
  Input location: (934.369,12.183)
  Legal location: (801.312,115.336)
  Displacement: 168.359 um (100.69 row height)
Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
  Input location: (942.577,12.183)
  Legal location: (805.568,106.976)
  Displacement: 166.605 um (99.64 row height)
Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
  Input location: (941.209,12.183)
  Legal location: (805.568,108.648)
  Displacement: 166.445 um (99.55 row height)
Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
  Input location: (939.841,12.183)
  Legal location: (805.568,110.32)
  Displacement: 166.313 um (99.47 row height)
Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
  Input location: (935.737,12.183)
  Legal location: (805.568,115.336)
  Displacement: 166.086 um (99.33 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 2984
NPLDRC Place Cache: hit rate  77.3%  (2984 / 13155)
NPLDRC Access Cache: unique cache elements 4060
NPLDRC Access Cache: hit rate  70.5%  (4060 / 13752)
Legalization succeeded.
Total Legalizer CPU: 24.830
Total Legalizer Wall Time: 24.450
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-05-20 11:28:40 / Session: 0.07 hr / Command: 0.01 hr / Memory: 617 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-05-20 11:28:41 / Session: 0.07 hr / Command: 0.00 hr / Memory: 617 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.7100 seconds to build cellmap data
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Error: Generated clock 'SD_DDR_CLK' has no path from master clock 'SDRAM_CLK'; zero source latency will be used. (GRF-014)
Error: Generated clock 'SD_DDR_CLKn' has no path from master clock 'SDRAM_CLK'; zero source latency will be used. (GRF-014)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081625 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.097762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Estimating clock gate latencies for scenario 'atspeed_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'atspeed_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_shift'. (OPT-909)
Warning: Skipping clock gate latency estimation for scenario 'test_worst' with propagated clocks. (OPT-910)
Warning: Skipping clock gate latency estimation for scenario 'test_best' with propagated clocks. (OPT-910)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-05-20 11:29:10 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1107 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-05-20 11:29:10 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1107 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
   stuck_at_capture     (Mode: scan; Corner: Cmax)
   stuck_at_shift       (Mode: scan; Corner: Cmin)
   atspeed_capture      (Mode: atspeed; Corner: Cmax)
   atspeed_shift        (Mode: atspeed; Corner: Cmin)
   func_worst_constrained       (Mode: funcu; Corner: Cmax)
   func_best_constrained        (Mode: funcu; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 18 master clocks and 11 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Warning: There are generated clocks that cannot be reached by their master clock. (CTS-004)
  The generated clock 'SD_DDR_CLK' (mode 'test') cannot be reached by its master clock 'SDRAM_CLK'.
  The generated clock 'SD_DDR_CLKn' (mode 'test') cannot be reached by its master clock 'SDRAM_CLK'.
Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 29 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       31
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   29
      Unique                  29
    ICG at the end            30

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48564, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Info: embedded eLpp will optimize for scenario atspeed_capture
Info: embedded eLpp will optimize for scenario atspeed_shift
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario func_worst_constrained
Info: embedded eLpp will optimize for scenario func_best_constrained
Info: embedded eLpp will optimize for scenario stuck_at_capture
Info: embedded eLpp will optimize for scenario stuck_at_shift
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Setting the total toggle rate for net 'n606' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n205' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n668' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n624' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n696' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n607' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n200' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n555' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n188' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n1456' to 0.0 since probability has been set as '1.000000'. (POW-035)
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Doing activity propagation for mode 'funcu' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best_constrained (POW-052)
Scenario func_best_constrained, iteration 1: expecting at least 5
Scenario func_best_constrained, iteration 2: expecting at least 6
Scenario func_best_constrained, iteration 3: expecting at least 6
Scenario func_best_constrained, iteration 4: expecting at least 6
Scenario func_best_constrained, iteration 5: expecting at least 6
Scenario func_best_constrained, iteration 6: expecting at least 6
Scenario func_best_constrained, iteration 7: expecting at least 7
Scenario func_best_constrained, iteration 8: expecting at least 8
Scenario func_best_constrained, iteration 9: expecting at least 9
Scenario func_best_constrained, iteration 10: expecting at least 10
Scenario func_best_constrained, iteration 11: expecting at least 11
Scenario func_best_constrained, iteration 12: expecting at least 12
Scenario func_best_constrained, iteration 13: expecting at least 13
Scenario func_best_constrained, iteration 14: expecting at least 14
Information: Doing activity propagation for mode 'atspeed' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario atspeed_shift (POW-052)
Scenario atspeed_shift, iteration 1: expecting at least 5
Scenario atspeed_shift, iteration 2: expecting at least 6
Scenario atspeed_shift, iteration 3: expecting at least 6
Scenario atspeed_shift, iteration 4: expecting at least 6
Scenario atspeed_shift, iteration 5: expecting at least 6
Scenario atspeed_shift, iteration 6: expecting at least 6
Information: Propagated activity on scenario atspeed_capture identical to that on atspeed_shift (POW-006)
Information: Doing activity propagation for mode 'scan' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario stuck_at_shift (POW-052)
Scenario stuck_at_shift, iteration 1: expecting at least 5
Scenario stuck_at_shift, iteration 2: expecting at least 6
Scenario stuck_at_shift, iteration 3: expecting at least 7
Scenario stuck_at_shift, iteration 4: expecting at least 8
Scenario stuck_at_shift, iteration 5: expecting at least 8
Scenario stuck_at_shift, iteration 6: expecting at least 8
Scenario stuck_at_shift, iteration 7: expecting at least 8
Scenario stuck_at_shift, iteration 8: expecting at least 8
Information: Propagated activity on scenario stuck_at_capture identical to that on stuck_at_shift (POW-006)
Information: Propagated activity on scenario func_worst_constrained identical to that on func_best_constrained (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 48564, of which 48459 non-clock nets
Number of nets with 0 toggle rate: 2505
Max toggle rate = 0.833333, average toggle rate = 0.00243358
Max non-clock toggle rate = 0.416667
Weight range = (0, 342.431)
*** 230 nets are filtered out
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48564
Amt power = 0.1
Weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Restructuring in 64 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Error: Generated clock 'SD_DDR_CLK' has no path from master clock 'SDRAM_CLK'; zero source latency will be used. (GRF-014)
Error: Generated clock 'SD_DDR_CLKn' has no path from master clock 'SDRAM_CLK'; zero source latency will be used. (GRF-014)
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=test_worst
Information: Adding extra scenario atspeed_capture.
Information: Adding extra scenario func_worst.
Information: Adding extra scenario func_worst_constrained.
Information: Adding extra scenario stuck_at_capture.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 920 sequential cells for slack balancing.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.42115e+10
START_CMD: optimize_dft        CPU:    709 s ( 0.20 hr) ELAPSE:    717 s ( 0.20 hr) MEM-PEAK:  1657 Mb Sat May 20 11:36:15 2023

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 141390
DFT: post-opt wirelength: 47519
DFT: post-opt wirelength difference: -93870 (ratio: -66.391127 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    711 s ( 0.20 hr) ELAPSE:    719 s ( 0.20 hr) MEM-PEAK:  1657 Mb Sat May 20 11:36:17 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-05-20 11:36:17 / Session: 0.20 hr / Command: 0.13 hr / Memory: 1657 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-05-20 11:36:17 / Session: 0.20 hr / Command: 0.13 hr / Memory: 1657 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-05-20 11:36:17 / Session: 0.20 hr / Command: 0.13 hr / Memory: 1657 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-05-20 11:36:17 / Session: 0.20 hr / Command: 0.13 hr / Memory: 1657 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2100 seconds to build cellmap data
Total 1.3800 seconds to load 48616 cell instances into cellmap, 45520 cells are off site row
Moveable cells: 45888; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9632, cell height 1.6733, cell area 3.2864 for total 45888 placed and application fixed cells
Information: Current block utilization is '0.33160', effective utilization is '0.34113'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100982 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48494, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48491, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario atspeed_capture  WNS = 12.238108, TNS = 398.647436, NVP = 37
    Scenario func_worst  WNS = 3.287714, TNS = 1827.591998, NVP = 2142
    Scenario func_worst_constrained  WNS = 2.630345, TNS = 62.115360, NVP = 58
    Scenario stuck_at_capture  WNS = 7.085786, TNS = 491.498428, NVP = 186
    Scenario test_worst  WNS = 118839.195312, TNS = 11866807.520996, NVP = 4336

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:50 1.188e+05 1.187e+07 3.860e+05 1.018e+05 3.019e+06      2741      4827         0     0.000      1657 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 31 gates / 392 nets gobbled, 1 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario atspeed_capture  WNS = 12.159697, TNS = 380.694937, NVP = 37
    Scenario func_worst  WNS = 3.287714, TNS = 1827.597663, NVP = 2142
    Scenario func_worst_constrained  WNS = 2.630345, TNS = 62.115360, NVP = 58
    Scenario stuck_at_capture  WNS = 12.790361, TNS = 675.867087, NVP = 186
    Scenario test_worst  WNS = 118839.195312, TNS = 11918628.832031, NVP = 4336

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:26 1.188e+05 1.192e+07 3.860e+05 1.021e+05 3.019e+06      2742      4796         0     0.000      2106 


    Scenario atspeed_capture  WNS = 12.159697, TNS = 380.694937, NVP = 37
    Scenario atspeed_shift  WNS = 0.091256, TNS = 2.522987, NVP = 32
    Scenario func_worst  WNS = 3.287714, TNS = 1827.597663, NVP = 2142
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_worst_constrained  WNS = 2.630345, TNS = 62.115360, NVP = 58
    Scenario func_best_constrained  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario stuck_at_capture  WNS = 12.790361, TNS = 675.867087, NVP = 186
    Scenario stuck_at_shift  WNS = 1.997010, TNS = 177.746955, NVP = 144
    Scenario test_worst  WNS = 118839.195312, TNS = 11918628.832031, NVP = 4336
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario atspeed_capture  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario atspeed_shift  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_best  WNHS = 0.135500, TNHS = 3.416550, NHVP = 32
    Scenario func_worst_constrained  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_best_constrained  WNHS = 0.135500, TNHS = 3.416550, NHVP = 32
    Scenario stuck_at_capture  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario stuck_at_shift  WNHS = 0.373172, TNHS = 3.217557, NHVP = 10
    Scenario test_best  WNHS = 11787.810547, TNHS = 3439060.818789, NHVP = 3185

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:13:59 1.188e+05 1.192e+07 3.860e+05 1.739e+05 3.019e+06      2742      4796         0     0.000      2170 -11787.811

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_360/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U99/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U97/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 does not have valid location, buffer-tree root I_PARSER/U723/Y skipped
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin U194/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_364/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_365/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_366/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_367/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_361/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_362/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_363/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_356/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_357/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_358/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_359/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_352/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_353/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_354/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_355/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_348/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_349/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_350/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_351/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_344/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_345/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_346/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_347/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_340/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_341/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_342/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_343/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_336/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_337/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_338/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_339/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_/Q skipped
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Found 19203 buffer-tree drivers
Core Area = 50 X 47 ()

Roi-HfsDrc SN: 1798569713 435980330 (1684.820557)

Processing Buffer Trees  (ROI) ... 

Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U99/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U97/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 does not have valid location, buffer-tree root I_PARSER/U723/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_360/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_0_/Q skipped
    [1921]  10% ...
    [3842]  20% ...
    [5763]  30% ...
    [7684]  40% ...
    [9605]  50% ...
    [11526]  60% ...
    [13447]  70% ...
    [15368]  80% ...
    [17289]  90% ...
    [19107] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1850         2061
  Inverters:         2381         2423
------------ ------------ ------------
      Total:         4231         4484
------------ ------------ ------------

Number of Drivers Sized: 3202 [16.76%]
                      P: 2920 [15.28%]
                      N: 282 [1.48%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 3 min : 34.74 sec ELAPSE 0 hr : 3 min : 31.99 sec
Zbuf-RUNTIME         (Min) CPU 3 min ELAPSE 3 min
ZBuf-MEM(max-mem) total 2582188 K / inuse 2477732 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083404 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100712 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48748, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48745, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario atspeed_capture  WNS = 11.090794, TNS = 361.863107, NVP = 37
    Scenario func_worst  WNS = 3.158517, TNS = 819.933330, NVP = 1405
    Scenario func_worst_constrained  WNS = 2.630002, TNS = 8.277636, NVP = 10
    Scenario stuck_at_capture  WNS = 6.858996, TNS = 457.892445, NVP = 186
    Scenario test_worst  WNS = 85095.625000, TNS = 12018545.208496, NVP = 4286

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:17:49 85095.625 1.202e+07 3.923e+05 88271.258 3.020e+06      2953      4838         0     0.000      2521 


    Scenario atspeed_capture  WNS = 11.090794, TNS = 361.863107, NVP = 37
    Scenario func_worst  WNS = 3.158517, TNS = 819.933330, NVP = 1405
    Scenario func_worst_constrained  WNS = 2.630002, TNS = 8.277636, NVP = 10
    Scenario stuck_at_capture  WNS = 6.858996, TNS = 457.892445, NVP = 186
    Scenario test_worst  WNS = 85095.625000, TNS = 12018545.208496, NVP = 4286

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:17:53 85095.625 1.202e+07 3.923e+05 88271.258 3.020e+06      2953      4838         0     0.000      2521 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-05-20 11:42:12 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2522 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-05-20 11:42:12 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2522 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-05-20 11:42:12 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2522 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-05-20 11:42:12 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2522 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083404 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100712 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Total 1.4800 seconds to load 48839 cell instances into cellmap, 41258 cells are off site row
Moveable cells: 46111; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0351, cell height 1.6733, cell area 3.4065 for total 46111 placed and application fixed cells
Information: Current block utilization is '0.34550', effective utilization is '0.35499'. (OPT-055)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48748, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48745, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario atspeed_capture  WNS = 11.091404, TNS = 361.878282, NVP = 37
    Scenario atspeed_shift  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_worst  WNS = 3.158018, TNS = 819.911813, NVP = 1406
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_worst_constrained  WNS = 2.630108, TNS = 8.277478, NVP = 10
    Scenario func_best_constrained  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario stuck_at_capture  WNS = 6.859378, TNS = 457.909332, NVP = 186
    Scenario stuck_at_shift  WNS = 1.673101, TNS = 166.473051, NVP = 144
    Scenario test_worst  WNS = 85095.609375, TNS = 12018549.665283, NVP = 4286
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:18:40 85095.609 1.202e+07 3.923e+05 1.714e+05 3.021e+06      2953      4838         0     0.000      2521 

Running initial optimization step.
Place-opt command begin                   CPU:  1102 s (  0.31 hr )  ELAPSE:  1128 s (  0.31 hr )  MEM-PEAK:  2521 MB

Place-opt timing update complete          CPU:  1102 s (  0.31 hr )  ELAPSE:  1128 s (  0.31 hr )  MEM-PEAK:  2521 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.0000     0.0000        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    1  15   0.5882     0.5882        -          -      -
    1  16   1.6908     1.7156        -          -      -
    1  17   0.0000     0.0000        -          -      -
    1  18   0.0000     0.0000        -          -      -
    1  19  11.0914   359.5745        -          -      -
    2   1   0.0000     0.0000        -          -      -
    2   2   0.0000     0.0000        -          -      -
    2   3   0.0000     0.0000        -          -      -
    2   4   0.0000     0.0000        -          -      -
    2   5   0.0000     0.0000        -          -      -
    2   6   0.0000     0.0000        -          -      -
    2   7   0.0000     0.0000        -          -      -
    2   8   0.0000     0.0000        -          -      -
    2   9   0.0000     0.0000        -          -      -
    2  10   0.0000     0.0000        -          -      -
    2  11   0.0000     0.0000        -          -      -
    2  12   0.0000     0.0000        -          -      -
    2  13   0.0000     0.0000        -          -      -
    2  14   0.0000     0.0000        -          -      -
    2  15   0.0000     0.0000        -          -      -
    2  16   0.0000     0.0000        -          -      -
    2  17   0.0000     0.0000        -          -      -
    2  18   0.0000     0.0000        -          -      -
    2  19   0.0000     0.0000        -          -      -
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.5490     9.4662        -          -      -
    3   8   1.8471    45.7168        -          -      -
    3   9   2.5245   211.3247        -          -      -
    3  10   3.1580   553.4042        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    5   1   0.0000     0.0000        -          -      -
    5   2   0.0000     0.0000        -          -      -
    5   3   0.0000     0.0000        -          -      -
    5   4   0.0000     0.0000        -          -      -
    5   5   0.0000     0.0000        -          -      -
    5   6   0.0000     0.0000        -          -      -
    5   7   0.1245     0.1245        -          -      -
    5   8   2.6301     2.6301        -          -      -
    5   9   1.9323     3.6335        -          -      -
    5  10   1.6773     1.8893        -          -      -
    5  12   0.0000     0.0000        -          -      -
    5  13   0.0000     0.0000        -          -      -
    5  20   0.0000     0.0000        -          -      -
    5  21   0.0000     0.0000        -          -      -
    6   1   0.0000     0.0000        -          -      -
    6   2   0.0000     0.0000        -          -      -
    6   3   0.0000     0.0000        -          -      -
    6   4   0.0000     0.0000        -          -      -
    6   5   0.0000     0.0000        -          -      -
    6   6   0.0000     0.0000        -          -      -
    6   7   0.0000     0.0000        -          -      -
    6   8   0.0000     0.0000        -          -      -
    6   9   0.0000     0.0000        -          -      -
    6  10   0.0000     0.0000        -          -      -
    6  12   0.0000     0.0000        -          -      -
    6  13   0.0000     0.0000        -          -      -
    6  20   0.0000     0.0000        -          -      -
    6  21   0.0000     0.0000        -          -      -
    7   1   0.0000     0.0000        -          -      -
    7   2   0.0000     0.0000        -          -      -
    7   3   0.0000     0.0000        -          -      -
    7   4   0.0000     0.0000        -          -      -
    7   5   0.0000     0.0000        -          -      -
    7   6   0.0000     0.0000        -          -      -
    7   7   0.0000     0.0000        -          -      -
    7   8   1.7510     2.6611        -          -      -
    7   9   2.5785     6.4246        -          -      -
    7  10   1.7281     3.3443        -          -      -
    7  11   0.0000     0.0000        -          -      -
    7  12   0.0000     0.0000        -          -      -
    7  13   0.0000     0.0000        -          -      -
    7  14   0.0000     0.0000        -          -      -
    7  15   0.0000     0.0000        -          -      -
    7  16   0.0248     0.0248        -          -      -
    7  17   0.0000     0.0000        -          -      -
    7  18   1.8377   112.3299        -          -      -
    7  19   6.8594   333.1246        -          -      -
    8   1   0.0000     0.0000        -          -      -
    8   2   0.0000     0.0000        -          -      -
    8   3   0.0000     0.0000        -          -      -
    8   4   0.0000     0.0000        -          -      -
    8   5   0.0000     0.0000        -          -      -
    8   6   0.0000     0.0000        -          -      -
    8   7   0.0000     0.0000        -          -      -
    8   8   0.0000     0.0000        -          -      -
    8   9   0.0000     0.0000        -          -      -
    8  10   0.0000     0.0000        -          -      -
    8  11   0.0000     0.0000        -          -      -
    8  12   0.0000     0.0000        -          -      -
    8  13   0.0000     0.0000        -          -      -
    8  14   0.0000     0.0000        -          -      -
    8  15   0.0000     0.0000        -          -      -
    8  16   0.0000     0.0000        -          -      -
    8  17   0.0000     0.0000        -          -      -
    8  18   1.1855    75.3669        -          -      -
    8  19   1.6731    91.1062        -          -      -
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.0000     0.0000        -          -      -
    9   8   0.0000     0.0000        -          -      -
    9   9   0.0000     0.0000        -          -      -
    9  10   0.0000     0.0000        -          -      -
    9  11 85095.6094 12018583.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *  11.0914   361.8783   2.3038     37        -          -      -     8652 66739.6719     1165  307899488
    2   *   0.0000     0.0000   0.0000      0        -          -      -    20027 130577.3906     1009 363793973248
    3   *   3.1580   819.9118 819.9118   1406        -          -      -      659    95.3419     1164  284579552
    4   *        -          -        -      -        -          -      -      165     9.6919     1008 337528029184
    5   *   2.6301     8.2775   8.2775     10        -          -      -      659    95.3631     1164  289228096
    6   *   0.0000     0.0000   0.0000      0        -          -      -      165     9.6919     1008 337792794624
    7   *   6.8594   457.9093  12.4548    186        -          -      -      660    95.8483     1165  316004256
    8   *   1.6731   166.4731   0.0000    144        -          -      -      169     9.6196     1009 367391768576
    9   * 85095.6094 12018550.0000 12018550.0000   4286        -          -      -     8265 55757.9336     1164  297248480
   10   *        -          -        -      -        -          -      -    19395 105386.7812     1008 348183461888
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   * 85095.6094 12019965.0000 12019388.0000   5882   0.0000     0.0000      0    20551 149884.8594     1168 367391768576    388306.62      45747       2857       4838
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary  85095.6094 12019965.0000 12019388.0000   5882   0.0000     0.0000      0    20551     1168 367391768576    388306.62      45747
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:  1249 s (  0.35 hr )  ELAPSE:  1274 s (  0.35 hr )  MEM-PEAK:  2521 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1   12019965.00  12019388.00      0.00     21746       0.388  367391768576.00       45747            0.35      2521

Place-opt optimization Phase 11 Iter  1   12019965.00  12019388.00      0.00     21718       0.388  367391768576.00       45747            0.36      2521

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3400 seconds to load 48839 cell instances into cellmap, 41258 cells are off site row
Moveable cells: 46111; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0351, cell height 1.6733, cell area 3.4065 for total 46111 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1   12019965.00  12019388.00      0.00     21718       0.388  367391768576.00       45747            0.36      2521

Place-opt optimization Phase 13 Iter  1   12019965.00  12019388.00      0.00     21707       0.387  357572575232.00       45747            0.37      2521

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4338 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 48136, of which 0 are not extracted
Total number of open nets = 47851, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:09 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DBIn Done] Stage (MB): Used   69  Alloctr   69  Proc    0 
[DBIn Done] Total (MB): Used   79  Alloctr   80  Proc 4338 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:09 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Read DB] Total (MB): Used   77  Alloctr   78  Proc 4338 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   84  Proc 4338 
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_34 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_42 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_41 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_28 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_33 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_48 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n46 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n145 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/n334 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n335 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 48136
Number of nets to route  = 47851
Number of single or zero port nets = 30
255 nets are fully connected,
 of which 255 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  104  Proc 4338 
Average gCell capacity  4.61     on layer (1)    M1
Average gCell capacity  6.73     on layer (2)    M2
Average gCell capacity  3.97     on layer (3)    M3
Average gCell capacity  4.05     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   23  Alloctr   24  Proc    0 
[End of Build Congestion map] Total (MB): Used  127  Alloctr  129  Proc 4338 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   50  Alloctr   50  Proc    0 
[End of Build Data] Total (MB): Used  127  Alloctr  129  Proc 4338 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  231  Alloctr  233  Proc 4338 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Initial Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Initial Routing] Total (MB): Used  268  Alloctr  269  Proc 4338 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10607 Max = 7 GRCs = 17340 (3.82%)
Initial. H routing: Overflow =  6935 Max = 7 (GRCs =  1) GRCs = 13314 (5.87%)
Initial. V routing: Overflow =  3671 Max = 7 (GRCs =  2) GRCs =  4026 (1.77%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =  3417 Max = 7 (GRCs =  2) GRCs =  3321 (1.46%)
Initial. M3         Overflow =  5817 Max = 7 (GRCs =  1) GRCs = 10096 (4.45%)
Initial. M4         Overflow =    37 Max = 2 (GRCs =  1) GRCs =    50 (0.02%)
Initial. M5         Overflow =   833 Max = 2 (GRCs = 22) GRCs =   862 (0.38%)
Initial. M6         Overflow =   215 Max = 3 (GRCs =  2) GRCs =   655 (0.29%)
Initial. M7         Overflow =   283 Max = 2 (GRCs =  7) GRCs =  2355 (1.04%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   584 Max =  4 GRCs =  3158 (2.91%)
Initial. H routing: Overflow =   365 Max =  4 (GRCs =  2) GRCs =  2494 (4.60%)
Initial. V routing: Overflow =   219 Max =  3 (GRCs =  2) GRCs =   664 (1.22%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =    60 Max =  4 (GRCs =  2) GRCs =    76 (0.14%)
Initial. M4         Overflow =     4 Max =  2 (GRCs =  1) GRCs =    10 (0.02%)
Initial. M5         Overflow =    23 Max =  2 (GRCs =  9) GRCs =    65 (0.12%)
Initial. M6         Overflow =   213 Max =  3 (GRCs =  2) GRCs =   653 (1.20%)
Initial. M7         Overflow =   281 Max =  2 (GRCs =  7) GRCs =  2353 (4.34%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1110070.46
Initial. Layer M1 wire length = 89.98
Initial. Layer M2 wire length = 284859.64
Initial. Layer M3 wire length = 365264.22
Initial. Layer M4 wire length = 202952.34
Initial. Layer M5 wire length = 179941.79
Initial. Layer M6 wire length = 62264.27
Initial. Layer M7 wire length = 14698.22
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 409927
Initial. Via VIA12SQ_C count = 171441
Initial. Via VIA23SQ_C count = 171147
Initial. Via VIA34SQ_C count = 46334
Initial. Via VIA45SQ_C count = 17042
Initial. Via VIA56SQ_C count = 3003
Initial. Via VIA67SQ_C count = 960
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
50% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
60% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:11 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  269  Alloctr  271  Proc 4338 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3430 Max = 6 GRCs =  2907 (0.64%)
phase1. H routing: Overflow =  2122 Max = 6 (GRCs =  1) GRCs =  1635 (0.72%)
phase1. V routing: Overflow =  1308 Max = 5 (GRCs =  2) GRCs =  1272 (0.56%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =  1302 Max = 5 (GRCs =  2) GRCs =  1266 (0.56%)
phase1. M3         Overflow =  2019 Max = 6 (GRCs =  1) GRCs =  1532 (0.68%)
phase1. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M5         Overflow =    99 Max = 2 (GRCs =  1) GRCs =    98 (0.04%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    28 Max =  2 GRCs =    23 (0.02%)
phase1. H routing: Overflow =    27 Max =  2 (GRCs =  5) GRCs =    22 (0.04%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    20 Max =  2 (GRCs =  5) GRCs =    15 (0.03%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1146707.97
phase1. Layer M1 wire length = 453.32
phase1. Layer M2 wire length = 286034.45
phase1. Layer M3 wire length = 356767.96
phase1. Layer M4 wire length = 231921.75
phase1. Layer M5 wire length = 190728.88
phase1. Layer M6 wire length = 69704.54
phase1. Layer M7 wire length = 11097.07
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 427044
phase1. Via VIA12SQ_C count = 171420
phase1. Via VIA23SQ_C count = 170349
phase1. Via VIA34SQ_C count = 55228
phase1. Via VIA45SQ_C count = 24519
phase1. Via VIA56SQ_C count = 4397
phase1. Via VIA67SQ_C count = 1131
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net sd_CK has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_34 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_42 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_41 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_28 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_33 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_48 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n46 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n145 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n11 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n14 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n58 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n276 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n289 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n291 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n292 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n296 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n334 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n335 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n176 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n188 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
Number of multi gcell level routed nets = 87
[End of Whole Chip Routing] Elapsed real time: 0:00:37 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[End of Whole Chip Routing] Stage (MB): Used  192  Alloctr  192  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  269  Alloctr  271  Proc 4338 

Congestion utilization per direction:
Average vertical track utilization   = 17.08 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 18.18 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -23  Proc    0 
[GR: Done] Total (MB): Used  247  Alloctr  250  Proc 4338 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:47 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[GR: Done] Stage (MB): Used  240  Alloctr  242  Proc    0 
[GR: Done] Total (MB): Used  247  Alloctr  250  Proc 4338 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:47 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4338 
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1   12019965.00  12019388.00      0.00     21528       0.386  349143531520.00       45102            0.40      2521
Place-opt optimization Phase 14 Iter  2   12019965.00  12019388.00      0.00     21528       0.386  356822384640.00       45102            0.41      2521
Place-opt optimization Phase 14 Iter  3   12019965.00  12019388.00      0.00     21528       0.386  358744948736.00       45102            0.41      2521
Place-opt optimization Phase 14 Iter  4   12019965.00  12019388.00      0.00     21528       0.386  359221297152.00       45102            0.42      2521
Place-opt optimization Phase 14 Iter  5   12019965.00  12019388.00      0.00     21528       0.386  360185561088.00       45102            0.42      2521
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U222/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U222/Y skipped

Place-opt optimization Phase 15 Iter  1   11896361.00  11895924.00      0.00     21169       0.386  364647841792.00       45288            0.49      2521

Place-opt optimization Phase 16 Iter  1   11896361.00  11895924.00      0.00     21197       0.386  364647841792.00       45288            0.49      2521

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-05-20 11:54:05 / Session: 0.50 hr / Command: 0.42 hr / Memory: 2522 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-05-20 11:54:15 / Session: 0.50 hr / Command: 0.43 hr / Memory: 2522 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-05-20 11:54:25 / Session: 0.50 hr / Command: 0.43 hr / Memory: 2522 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-20 11:54:34 / Session: 0.50 hr / Command: 0.43 hr / Memory: 2522 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1   11896361.00  11895924.00      0.00     21169       0.386  364647841792.00       45288            0.50      2521
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.34130', effective utilization is '0.35079'. (OPT-055)
chip utilization before DTDP: 0.35

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Snapped 45652 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4338 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:09 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   70  Alloctr   71  Proc    0 
[End of Read DB] Total (MB): Used   78  Alloctr   79  Proc 4338 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   84  Alloctr   85  Proc 4338 
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_34 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_42 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_41 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_28 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_33 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_48 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n46 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n145 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/n334 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n335 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 48322
Number of nets to route  = 48025
Number of single or zero port nets = 30
267 nets are fully connected,
 of which 267 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  105  Proc 4338 
Average gCell capacity  5.01     on layer (1)    M1
Average gCell capacity  6.73     on layer (2)    M2
Average gCell capacity  3.97     on layer (3)    M3
Average gCell capacity  4.05     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   23  Alloctr   24  Proc    0 
[End of Build Congestion map] Total (MB): Used  128  Alloctr  129  Proc 4338 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   49  Alloctr   50  Proc    0 
[End of Build Data] Total (MB): Used  128  Alloctr  129  Proc 4338 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  232  Alloctr  233  Proc 4370 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Initial Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Initial Routing] Total (MB): Used  268  Alloctr  269  Proc 4370 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10710 Max = 8 GRCs = 12075 (2.66%)
Initial. H routing: Overflow =  6971 Max = 6 (GRCs =  2) GRCs =  7896 (3.48%)
Initial. V routing: Overflow =  3739 Max = 8 (GRCs =  1) GRCs =  4179 (1.84%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M2         Overflow =  3411 Max = 8 (GRCs =  1) GRCs =  3338 (1.47%)
Initial. M3         Overflow =  5957 Max = 6 (GRCs =  2) GRCs =  4864 (2.14%)
Initial. M4         Overflow =    56 Max = 2 (GRCs =  3) GRCs =    56 (0.02%)
Initial. M5         Overflow =   717 Max = 3 (GRCs =  1) GRCs =   750 (0.33%)
Initial. M6         Overflow =   271 Max = 3 (GRCs =  2) GRCs =   785 (0.35%)
Initial. M7         Overflow =   293 Max = 2 (GRCs = 28) GRCs =  2279 (1.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   643 Max =  4 GRCs =  3227 (2.98%)
Initial. H routing: Overflow =   366 Max =  4 (GRCs =  1) GRCs =  2423 (4.47%)
Initial. V routing: Overflow =   277 Max =  3 (GRCs =  2) GRCs =   804 (1.48%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max =  1 (GRCs = 15) GRCs =    15 (0.03%)
Initial. M3         Overflow =    49 Max =  4 (GRCs =  1) GRCs =    80 (0.15%)
Initial. M4         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     6 (0.01%)
Initial. M5         Overflow =    22 Max =  3 (GRCs =  1) GRCs =    64 (0.12%)
Initial. M6         Overflow =   269 Max =  3 (GRCs =  2) GRCs =   783 (1.44%)
Initial. M7         Overflow =   293 Max =  2 (GRCs = 28) GRCs =  2279 (4.20%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1115005.22
Initial. Layer M1 wire length = 34.38
Initial. Layer M2 wire length = 298309.57
Initial. Layer M3 wire length = 374465.99
Initial. Layer M4 wire length = 198189.17
Initial. Layer M5 wire length = 170522.38
Initial. Layer M6 wire length = 60376.60
Initial. Layer M7 wire length = 13107.12
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 403870
Initial. Via VIA12SQ_C count = 171485
Initial. Via VIA23SQ_C count = 169434
Initial. Via VIA34SQ_C count = 44721
Initial. Via VIA45SQ_C count = 14662
Initial. Via VIA56SQ_C count = 2776
Initial. Via VIA67SQ_C count = 792
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  269  Alloctr  270  Proc 4370 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4182 Max = 6 GRCs =  3384 (0.75%)
phase1. H routing: Overflow =  2450 Max = 6 (GRCs =  1) GRCs =  1769 (0.78%)
phase1. V routing: Overflow =  1732 Max = 6 (GRCs =  1) GRCs =  1615 (0.71%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =  1729 Max = 6 (GRCs =  1) GRCs =  1612 (0.71%)
phase1. M3         Overflow =  2344 Max = 6 (GRCs =  1) GRCs =  1666 (0.73%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =   100 Max = 2 (GRCs =  4) GRCs =    96 (0.04%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    25 Max =  2 GRCs =    21 (0.02%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  4) GRCs =    19 (0.04%)
phase1. V routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    15 Max =  2 (GRCs =  4) GRCs =    11 (0.02%)
phase1. M4         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1141788.57
phase1. Layer M1 wire length = 148.62
phase1. Layer M2 wire length = 296412.35
phase1. Layer M3 wire length = 368613.19
phase1. Layer M4 wire length = 220462.83
phase1. Layer M5 wire length = 178662.16
phase1. Layer M6 wire length = 66617.30
phase1. Layer M7 wire length = 10872.11
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 416591
phase1. Via VIA12SQ_C count = 171518
phase1. Via VIA23SQ_C count = 169232
phase1. Via VIA34SQ_C count = 51010
phase1. Via VIA45SQ_C count = 20057
phase1. Via VIA56SQ_C count = 3858
phase1. Via VIA67SQ_C count = 916
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net sd_CK has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_34 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_42 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_41 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_28 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_33 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_48 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n46 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n145 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n11 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n14 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n58 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n276 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n289 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n291 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n292 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n296 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n334 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n335 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n176 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n188 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:34 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[End of Whole Chip Routing] Stage (MB): Used  191  Alloctr  191  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  269  Alloctr  270  Proc 4370 

Congestion utilization per direction:
Average vertical track utilization   = 16.72 %
Peak    vertical track utilization   = 157.14 %
Average horizontal track utilization = 17.24 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -23  Proc    0 
[GR: Done] Total (MB): Used  247  Alloctr  249  Proc 4370 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:44 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:45
[GR: Done] Stage (MB): Used  240  Alloctr  242  Proc   32 
[GR: Done] Total (MB): Used  247  Alloctr  249  Proc 4370 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:44 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:45
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4370 
Using per-layer congestion maps for congestion reduction.
Information: 41.08% of design has horizontal routing density above target_routing_density of 0.80.
Information: 23.04% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 92.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.39 to 0.45. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.31555e+10
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48289, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48286, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 679. (TIM-112)
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 7
Scenario test_best, iteration 4: expecting at least 7
Scenario test_best, iteration 5: expecting at least 7
Scenario test_best, iteration 6: expecting at least 7
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Doing activity propagation for mode 'funcu' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best_constrained (POW-052)
Scenario func_best_constrained, iteration 1: expecting at least 5
Scenario func_best_constrained, iteration 2: expecting at least 6
Scenario func_best_constrained, iteration 3: expecting at least 6
Scenario func_best_constrained, iteration 4: expecting at least 6
Scenario func_best_constrained, iteration 5: expecting at least 6
Scenario func_best_constrained, iteration 6: expecting at least 6
Scenario func_best_constrained, iteration 7: expecting at least 7
Scenario func_best_constrained, iteration 8: expecting at least 8
Scenario func_best_constrained, iteration 9: expecting at least 9
Scenario func_best_constrained, iteration 10: expecting at least 10
Scenario func_best_constrained, iteration 11: expecting at least 11
Scenario func_best_constrained, iteration 12: expecting at least 12
Scenario func_best_constrained, iteration 13: expecting at least 13
Scenario func_best_constrained, iteration 14: expecting at least 14
Information: Doing activity propagation for mode 'atspeed' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario atspeed_shift (POW-052)
Scenario atspeed_shift, iteration 1: expecting at least 5
Scenario atspeed_shift, iteration 2: expecting at least 6
Scenario atspeed_shift, iteration 3: expecting at least 6
Scenario atspeed_shift, iteration 4: expecting at least 6
Scenario atspeed_shift, iteration 5: expecting at least 6
Scenario atspeed_shift, iteration 6: expecting at least 6
Information: Propagated activity on scenario atspeed_capture identical to that on atspeed_shift (POW-006)
Information: Doing activity propagation for mode 'scan' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario stuck_at_shift (POW-052)
Scenario stuck_at_shift, iteration 1: expecting at least 5
Scenario stuck_at_shift, iteration 2: expecting at least 6
Scenario stuck_at_shift, iteration 3: expecting at least 7
Scenario stuck_at_shift, iteration 4: expecting at least 8
Scenario stuck_at_shift, iteration 5: expecting at least 8
Scenario stuck_at_shift, iteration 6: expecting at least 8
Scenario stuck_at_shift, iteration 7: expecting at least 8
Scenario stuck_at_shift, iteration 8: expecting at least 8
Information: Propagated activity on scenario stuck_at_capture identical to that on stuck_at_shift (POW-006)
Information: Propagated activity on scenario func_worst_constrained identical to that on func_best_constrained (POW-006)
****** eLpp weights ******
Number of nets: 48289, of which 48181 non-clock nets
Number of nets with 0 toggle rate: 590
Max toggle rate = 0.833333, average toggle rate = 0.00258218
Max non-clock toggle rate = 0.416667
Weight range = (0, 172.608)
*** 36 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48289
Amt power = 0.1
Weight range: (0.9, 18.1608)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=test_worst
Information: Adding extra scenario atspeed_capture.
Information: Adding extra scenario func_worst.
Information: Adding extra scenario func_worst_constrained.
Information: Adding extra scenario stuck_at_capture.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.31345e+10
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083590 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101261 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48289, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48286, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 679. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.3400 seconds to build cellmap data
Total 1.5500 seconds to load 48380 cell instances into cellmap, 45284 cells are off site row
Moveable cells: 45652; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0306, cell height 1.6733, cell area 3.3990 for total 45652 placed and application fixed cells
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 68593, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68590, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 679. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 110151
DFT: post-opt wirelength: 63977
DFT: post-opt wirelength difference: -46173 (ratio: -41.918514 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 7:21 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 275 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        46377        Yes DEFAULT_VA
      105360         1930        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (457 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (2 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (42 sec)
Legalization complete (1304 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  48307
number of references:               275
number of site rows:                448
number of locations attempted:  1563953
number of locations failed:      483129  (30.9%)

Legality of references at locations:
237 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8823     186706     49175 ( 26.3%)     125472     46615 ( 37.2%)  AO22X1_HVT
  2313      45581     23192 ( 50.9%)      36091     19265 ( 53.4%)  SDFFARX1_LVT
  3483      75412     17124 ( 22.7%)      47956     16080 ( 33.5%)  OR2X1_HVT
  2020      45878     11964 ( 26.1%)      29184     11143 ( 38.2%)  AO22X1_LVT
  2272      47064     10382 ( 22.1%)      28592      9581 ( 33.5%)  AND2X1_HVT
   938      18718      9545 ( 51.0%)      14966      7650 ( 51.1%)  SDFFNARX1_HVT
  1327      26571      8369 ( 31.5%)      16155      6925 ( 42.9%)  FADDX1_LVT
  1658      35388      7729 ( 21.8%)      21592      7143 ( 33.1%)  AND2X1_LVT
  2185      43730      6210 ( 14.2%)      23820      5410 ( 22.7%)  NAND2X0_LVT
  1069      23342      5589 ( 23.9%)      13896      5101 ( 36.7%)  OR2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         56        39 ( 69.6%)         40        35 ( 87.5%)  DFFNX2_HVT
     1         67        47 ( 70.1%)         39        32 ( 82.1%)  LSUPX4_HVT
     1         56        38 ( 67.9%)         48        39 ( 81.2%)  HADDX2_HVT
     2         48        27 ( 56.2%)         40        33 ( 82.5%)  SDFFASX2_LVT
     4        144        83 ( 57.6%)        120        83 ( 69.2%)  AOI222X2_HVT
     1         56        35 ( 62.5%)         56        35 ( 62.5%)  AO222X2_RVT
     3         72        34 ( 47.2%)         40        36 ( 90.0%)  SDFFNX2_LVT
     3         64        37 ( 57.8%)         64        40 ( 62.5%)  AND4X4_LVT
     6        176        97 ( 55.1%)        152       100 ( 65.8%)  OAI22X2_LVT
     2         48        24 ( 50.0%)         32        24 ( 75.0%)  NOR2X0_RVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX1_LVT
      448       224 ( 50.0%)  LSUPX2_HVT
      448       224 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45579 (609808 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.555 um ( 0.33 row height)
rms weighted cell displacement:   0.555 um ( 0.33 row height)
max cell displacement:            3.005 um ( 1.80 row height)
avg cell displacement:            0.483 um ( 0.29 row height)
avg weighted cell displacement:   0.483 um ( 0.29 row height)
number of cells moved:            45230
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/U398 (AND2X1_LVT)
  Input location: (179.986,400)
  Legal location: (180.696,402.92)
  Displacement:   3.005 um ( 1.80 row height)
Cell: I_RISC_CORE/U46 (NBUFFX2_HVT)
  Input location: (280.474,400)
  Legal location: (280.408,402.92)
  Displacement:   2.921 um ( 1.75 row height)
Cell: I_RISC_CORE/U210 (AND3X1_HVT)
  Input location: (260.974,400)
  Legal location: (260.952,402.92)
  Displacement:   2.920 um ( 1.75 row height)
Cell: I_SDRAM_TOP/icc_clock93 (TIEH_HVT)
  Input location: (802.613,117.386)
  Legal location: (800.552,115.336)
  Displacement:   2.907 um ( 1.74 row height)
Cell: I_SDRAM_TOP/icc_clock104 (TIEL_HVT)
  Input location: (806.688,108.106)
  Legal location: (804.808,110.32)
  Displacement:   2.904 um ( 1.74 row height)
Cell: I_RISC_CORE/U184 (HADDX1_HVT)
  Input location: (175.521,400.86)
  Legal location: (172.944,401.248)
  Displacement:   2.606 um ( 1.56 row height)
Cell: I_RISC_CORE/U388 (AND2X1_LVT)
  Input location: (174.132,400.242)
  Legal location: (171.728,401.248)
  Displacement:   2.606 um ( 1.56 row height)
Cell: I_RISC_CORE/U383 (AND2X1_LVT)
  Input location: (177.047,400)
  Legal location: (174.92,401.248)
  Displacement:   2.466 um ( 1.47 row height)
Cell: I_BLENDER_1/U6749 (AO222X1_HVT)
  Input location: (688.054,267.967)
  Legal location: (685.64,267.488)
  Displacement:   2.461 um ( 1.47 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3333 (OR2X1_HVT)
  Input location: (502.306,117.891)
  Legal location: (502.328,120.352)
  Displacement:   2.461 um ( 1.47 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 269399
NPLDRC Place Cache: hit rate  79.2%  (269399 / 1292710)
NPLDRC Access Cache: unique cache elements 327588
NPLDRC Access Cache: hit rate  74.7%  (327588 / 1292441)
Completed Legalization, Elapsed time =   0:21:50 
Moved 45208 out of 48325 cells, ratio = 0.935499
Total displacement = 27169.091797(um)
Max displacement = 4.111100(um), I_SDRAM_TOP/icc_clock93 (802.613098, 117.386002, 0) => (800.552002, 115.335999, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.17(um)
  0 ~  20% cells displacement <=      0.28(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.48(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.67(um)
  0 ~  70% cells displacement <=      0.76(um)
  0 ~  80% cells displacement <=      0.85(um)
  0 ~  90% cells displacement <=      1.05(um)
  0 ~ 100% cells displacement <=      4.11(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083590 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101261 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48216, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48213, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 679. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-20 12:24:30 / Session: 1.00 hr / Command: 0.93 hr / Memory: 2661 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-05-20 12:24:41 / Session: 1.01 hr / Command: 0.93 hr / Memory: 2661 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-05-20 12:24:49 / Session: 1.01 hr / Command: 0.94 hr / Memory: 2661 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1   11896361.00  11895924.00      0.00     10751       0.386  362492624896.00       45215            1.01      2660
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083590 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101261 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48216, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48213, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 679. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-20 12:25:43 / Session: 1.02 hr / Command: 0.95 hr / Memory: 2661 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1   11937414.00  11936985.00      0.00     21595       0.386  362492624896.00       45215            1.03      2660
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.4800 seconds to load 48307 cell instances into cellmap
Moveable cells: 45579; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0313, cell height 1.6733, cell area 3.4002 for total 45579 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.4000 seconds to load 48307 cell instances into cellmap
Moveable cells: 45579; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0313, cell height 1.6733, cell area 3.4002 for total 45579 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1   11937414.00  11936985.00      0.00     21595       0.386  362492624896.00       45215            1.04      2660
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 27 Iter  2   11937414.00  11936985.00      0.00     21595       0.386  362492624896.00       45215            1.04      2660
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U240/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U240/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U236/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U236/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U281/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U281/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U247/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U247/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U288/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U288/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U300/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U300/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U239/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U239/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U248/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U248/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U232/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U232/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U49/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U49/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U222/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U222/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U233/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U233/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U234/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U234/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U235/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U235/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U47/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U47/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U231/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U231/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U55/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U55/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U328/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U328/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U322/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U322/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U305/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U305/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U331/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U331/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U306/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U306/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U320/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U320/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U313/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U313/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U315/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U315/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U311/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U311/Y skipped
