WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250066 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250066 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 5198838 heartbeat IPC: 1.924 cumulative IPC: 1.266 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13276394 heartbeat IPC: 1.238 cumulative IPC: 1.247 (Simulation time: 00 hr 04 min 31 sec)
Simulation finished CPU 0 instructions: 20000000 cycles: 16028670 cumulative IPC: 1.248 (Simulation time: 00 hr 05 min 50 sec)
Simulation complete CPU 0 instructions: 20000000 cycles: 16028670 cumulative IPC: 1.248 (Simulation time: 00 hr 05 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/631.deepsjeng_s-928B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.248 instructions: 20000000 cycles: 16028670
CPU 0 Branch Prediction Accuracy: 89.36% MPKI: 15.99 Average ROB Occupancy at Mispredict: 27.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0229
BRANCH_INDIRECT: 0.00865
BRANCH_CONDITIONAL: 15.5
BRANCH_DIRECT_CALL: 0.023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.403

LLC TOTAL        ACCESS:      14330 HIT:       3338 MISS:      10992
LLC LOAD         ACCESS:       5895 HIT:        279 MISS:       5616
LLC RFO          ACCESS:        605 HIT:        159 MISS:        446
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2825 HIT:       2825 MISS:          0
LLC TRANSLATION  ACCESS:       5005 HIT:         75 MISS:       4930
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 123 cycles
cpu0_DTLB TOTAL        ACCESS:    4722073 HIT:    4701978 MISS:      20095
cpu0_DTLB LOAD         ACCESS:    4722073 HIT:    4701978 MISS:      20095
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 107.7 cycles
cpu0_ITLB TOTAL        ACCESS:    1393179 HIT:    1393179 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1393179 HIT:    1393179 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    6345608 HIT:    6287324 MISS:      58284
cpu0_L1D LOAD         ACCESS:    3860837 HIT:    3829215 MISS:      31622
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2477723 HIT:    2457757 MISS:      19966
cpu0_L1D TRANSLATION  ACCESS:       7048 HIT:        352 MISS:       6696
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.21 cycles
cpu0_L1I TOTAL        ACCESS:    1650697 HIT:    1627965 MISS:      22732
cpu0_L1I LOAD         ACCESS:    1650697 HIT:    1627965 MISS:      22732
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.918 cycles
cpu0_L2C TOTAL        ACCESS:      52648 HIT:      41132 MISS:      11516
cpu0_L2C LOAD         ACCESS:      28604 HIT:      22709 MISS:       5895
cpu0_L2C RFO          ACCESS:       6146 HIT:       5541 MISS:        605
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      11226 HIT:      11215 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:       6672 HIT:       1667 MISS:       5005
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 138.3 cycles
cpu0_STLB TOTAL        ACCESS:       5080 HIT:       1592 MISS:       3488
cpu0_STLB LOAD         ACCESS:       5080 HIT:       1592 MISS:       3488
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 647.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4683
  ROW_BUFFER_MISS:       6309
 AVG DBUS CONGESTED CYCLE: 3.963
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          2
