# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ALU.srcs/sources_1/new/HA.v"
verilog xil_defaultlib  "../../../ALU.srcs/sources_1/new/FS.v"
verilog xil_defaultlib  "../../../ALU.srcs/sources_1/new/FA.v"
verilog xil_defaultlib  "../../../ALU.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../ALU.srcs/sources_1/new/Subtractor.v"
verilog xil_defaultlib  "../../../ALU.srcs/sources_1/new/My_ALU.v"
verilog xil_defaultlib  "../../../ALU.srcs/sim_1/new/ALU_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
