set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {cyMlp.vo cyMlp_v.sdo}}
	{{"Fast Model"} {cyMlp_fast.vo cyMlp_v_fast.sdo}}
}
