/*
 * Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_MSM_GCC_7X30_H
#define _DT_BINDINGS_CLK_MSM_GCC_7X30_H

#define TCXO_CLK			0
#define LPXO_CLK			1
#define PLL1_CLK			2
#define PLL1_VOTE_CLK			3
#define PLL2_CLK			4
#define PLL2_VOTE_CLK			5
#define PLL3_CLK			6
#define PLL3_VOTE_CLK			7
#define PLL4_CLK			8
#define PLL4_VOTE_CLK			9
#define GLBL_ROOT_CLK			10
#define AXI_LI_APPS_CLK			11
#define AXI_LI_ADSP_A_CLK			12
#define AXI_LI_JPEG_CLK			13
#define AXI_LI_VFE_CLK			14
#define AXI_LI_VG_CLK			15
#define AXI_GRP_2D_CLK			16
#define AXI_LI_GRP_CLK			17
#define AXI_ROTATOR_CLK			18
#define ADM_CLK			19
#define ADM_P_CLK			20
#define ADSP_CLK			21
#define CAMIF_PAD_P_CLK			22
#define CAM_M_CLK			23
#define CE_CLK			24
#define CODEC_SSBI_CLK			25
#define CSI0_SRC			26
#define CSI0_CLK			27
#define CSI0_P_CLK			28
#define CSI0_VFE_CLK			29
#define EBI1_CLK			30
#define EBI1_FIXED_CLK			31
#define ECODEC_CLK			32
#define EMDH_CLK			33
#define EMDH_P_CLK			34
#define GP_CLK			35
#define GRP_2D_SRC			36
#define GRP_2D_CLK			37
#define GRP_2D_P_CLK			38
#define GRP_3D_SRC			39
#define GRP_3D_CLK			40
#define GRP_3D_P_CLK			41
#define HDMI_CLK			42
#define I2C_SRC			43
#define I2C_CLK			44
#define I2C_2_SRC			45
#define I2C_2_CLK			46
#define IMEM_CLK			47
#define JPEG_SRC			48
#define JPEG_CLK			49
#define JPEG_P_CLK			50
#define LPA_CODEC_SRC			51
#define LPA_CODEC_CLK			52
#define LPA_CORE_CLK			53
#define LPA_P_CLK			54
#define MDC_SRC			55
#define MDC_CLK			56
#define MDP_SRC			57
#define MDP_CLK			58
#define MDP_LCDC_PCLK_SRC			59
#define MDP_LCDC_PCLK_CLK			60
#define MDP_LCDC_PAD_PCLK_CLK			61
#define MDP_P_CLK			62
#define MDP_VSYNC_SRC			63
#define MDP_VSYNC_CLK			64
#define MFC_SRC			65
#define MFC_CLK			66
#define MFC_DIV2_CLK			67
#define MFC_P_CLK			68
#define MI2S_CODEC_RX_M_SRC			69
#define MI2S_CODEC_RX_M_CLK			70
#define MI2S_CODEC_RX_S_CLK			71
#define MI2S_CODEC_TX_M_SRC			72
#define MI2S_CODEC_TX_M_CLK			73
#define MI2S_CODEC_TX_S_CLK			74
#define MI2S_M_SRC			75
#define MI2S_M_CLK			76
#define MI2S_S_CLK			77
#define PMDH_CLK			78
#define PMDH_P_CLK			79
#define QUP_I2C_SRC			80
#define QUP_I2C_CLK			81
#define ROTATOR_IMEM_CLK			82
#define ROTATOR_P_CLK			83
#define SDAC_SRC			84
#define SDAC_CLK			85
#define SDAC_M_CLK			86
#define SDC1_SRC			87
#define SDC1_CLK			88
#define SDC1_P_CLK			89
#define SDC2_SRC			90
#define SDC2_CLK			91
#define SDC2_P_CLK			92
#define SDC3_SRC			93
#define SDC3_CLK			94
#define SDC3_P_CLK			95
#define SDC4_SRC			96
#define SDC4_CLK			97
#define SDC4_P_CLK			98
#define SPI_SRC			99
#define SPI_CLK			100
#define SPI_P_CLK			101
#define TSIF_P_CLK			102
#define TSIF_REF_CLK			103
#define TV_SRC			104
#define TV_DAC_CLK			105
#define TV_ENC_CLK			106
#define UART1DM_SRC			107
#define UART1DM_CLK			108
#define UART1DM_P_CLK			109
#define UART1_SRC			110
#define UART1_CLK			111
#define UART2DM_SRC			112
#define UART2DM_CLK			113
#define UART2DM_P_CLK			114
#define UART2_SRC			115
#define UART2_CLK			116
#define UART3_CLK			117
#define USB_HS2_CLK			118
#define USB_HS2_CORE_CLK			119
#define USB_HS2_P_CLK			120
#define USB_HS3_CLK			121
#define USB_HS3_CORE_CLK			122
#define USB_HS3_P_CLK			123
#define USB_HS_CLK			124
#define USB_HS_CORE_CLK			125
#define USB_HS_P_CLK			126
#define USB_HS_SRC			127
#define USB_PHY_CLK			128
#define VFE_SRC			129
#define VFE_CLK			130
#define VFE_CAMIF_CLK			131
#define VFE_MDC_CLK			132
#define VFE_P_CLK			133
#define VPE_SRC			134
#define VPE_CLK			135

#endif
