0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Exam2Debuggin/Exam2Debuggin.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sim_1/new/t1_sim.sv,1733814233,systemVerilog,,,,t1_sim,,,,,,,,
/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/counter_4bit.sv,1733815032,systemVerilog,,/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/d_flipflop.sv,,counter_4bit,,,,,,,,
/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/d_flipflop.sv,1733814904,systemVerilog,,/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/d_latch_asyn_rstn.sv,,d_flipflop,,,,,,,,
/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/d_latch_asyn_rstn.sv,1733814746,systemVerilog,,/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/mux2x1.sv,,d_latch_asyn_rstn,,,,,,,,
/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/mux2x1.sv,1733813973,systemVerilog,,/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sim_1/new/t1_sim.sv,,mux2x1,,,,,,,,
