{
  "module_name": "max98925.h",
  "hash_id": "7447a01408e4c24eaa25a693299a11dba39f4f0dc412770ac9d00a2b09ee610c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98925.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98925_H\n#define _MAX98925_H\n\n#define\tMAX98925_VERSION\t0x51\n#define\tMAX98925_VERSION1\t0x80\n#define MAX98925_VBAT_DATA\t\t0x00\n#define MAX98925_VBST_DATA\t\t0x01\n#define MAX98925_LIVE_STATUS0\t\t0x02\n#define MAX98925_LIVE_STATUS1\t\t0x03\n#define MAX98925_LIVE_STATUS2\t\t0x04\n#define MAX98925_STATE0\t\t\t0x05\n#define MAX98925_STATE1\t\t\t0x06\n#define MAX98925_STATE2\t\t\t0x07\n#define MAX98925_FLAG0\t\t\t0x08\n#define MAX98925_FLAG1\t\t\t0x09\n#define MAX98925_FLAG2\t\t\t0x0A\n#define MAX98925_IRQ_ENABLE0\t\t0x0B\n#define MAX98925_IRQ_ENABLE1\t\t0x0C\n#define MAX98925_IRQ_ENABLE2\t\t0x0D\n#define MAX98925_IRQ_CLEAR0\t\t0x0E\n#define MAX98925_IRQ_CLEAR1\t\t0x0F\n#define MAX98925_IRQ_CLEAR2\t\t0x10\n#define MAX98925_MAP0\t\t\t0x11\n#define MAX98925_MAP1\t\t\t0x12\n#define MAX98925_MAP2\t\t\t0x13\n#define MAX98925_MAP3\t\t\t0x14\n#define MAX98925_MAP4\t\t\t0x15\n#define MAX98925_MAP5\t\t\t0x16\n#define MAX98925_MAP6\t\t\t0x17\n#define MAX98925_MAP7\t\t\t0x18\n#define MAX98925_MAP8\t\t\t0x19\n#define MAX98925_DAI_CLK_MODE1\t\t0x1A\n#define MAX98925_DAI_CLK_MODE2\t\t0x1B\n#define MAX98925_DAI_CLK_DIV_M_MSBS\t0x1C\n#define MAX98925_DAI_CLK_DIV_M_LSBS\t0x1D\n#define MAX98925_DAI_CLK_DIV_N_MSBS\t0x1E\n#define MAX98925_DAI_CLK_DIV_N_LSBS\t0x1F\n#define MAX98925_FORMAT\t\t\t0x20\n#define MAX98925_TDM_SLOT_SELECT\t0x21\n#define MAX98925_DOUT_CFG_VMON\t\t0x22\n#define MAX98925_DOUT_CFG_IMON\t\t0x23\n#define MAX98925_DOUT_CFG_VBAT\t\t0x24\n#define MAX98925_DOUT_CFG_VBST\t\t0x25\n#define MAX98925_DOUT_CFG_FLAG\t\t0x26\n#define MAX98925_DOUT_HIZ_CFG1\t\t0x27\n#define MAX98925_DOUT_HIZ_CFG2\t\t0x28\n#define MAX98925_DOUT_HIZ_CFG3\t\t0x29\n#define MAX98925_DOUT_HIZ_CFG4\t\t0x2A\n#define MAX98925_DOUT_DRV_STRENGTH\t0x2B\n#define MAX98925_FILTERS\t\t0x2C\n#define MAX98925_GAIN\t\t\t0x2D\n#define MAX98925_GAIN_RAMPING\t\t0x2E\n#define MAX98925_SPK_AMP\t\t0x2F\n#define MAX98925_THRESHOLD\t\t0x30\n#define MAX98925_ALC_ATTACK\t\t0x31\n#define MAX98925_ALC_ATTEN_RLS\t\t0x32\n#define MAX98925_ALC_HOLD_RLS\t\t0x33\n#define MAX98925_ALC_CONFIGURATION\t0x34\n#define MAX98925_BOOST_CONVERTER\t0x35\n#define MAX98925_BLOCK_ENABLE\t\t0x36\n#define MAX98925_CONFIGURATION\t\t0x37\n#define MAX98925_GLOBAL_ENABLE\t\t0x38\n#define MAX98925_BOOST_LIMITER\t\t0x3A\n#define MAX98925_REV_VERSION\t\t0xFF\n\n#define MAX98925_REG_CNT               (MAX98925_R03A_BOOST_LIMITER+1)\n\n \n\n \n#define M98925_THERMWARN_STATUS_MASK\t\t\t(1<<3)\n#define M98925_THERMWARN_STATUS_SHIFT\t\t\t3\n#define M98925_THERMWARN_STATUS_WIDTH\t\t\t1\n#define M98925_THERMSHDN_STATUS_MASK\t\t\t(1<<1)\n#define M98925_THERMSHDN_STATUS_SHIFT\t\t\t1\n#define M98925_THERMSHDN_STATUS_WIDTH\t\t\t1\n\n \n#define M98925_SPKCURNT_STATUS_MASK\t\t\t(1<<5)\n#define M98925_SPKCURNT_STATUS_SHIFT\t\t\t5\n#define M98925_SPKCURNT_STATUS_WIDTH\t\t\t1\n#define M98925_WATCHFAIL_STATUS_MASK\t\t\t(1<<4)\n#define M98925_WATCHFAIL_STATUS_SHIFT\t\t\t4\n#define M98925_WATCHFAIL_STATUS_WIDTH\t\t\t1\n#define M98925_ALCINFH_STATUS_MASK\t\t\t(1<<3)\n#define M98925_ALCINFH_STATUS_SHIFT\t\t\t3\n#define M98925_ALCINFH_STATUS_WIDTH\t\t\t1\n#define M98925_ALCACT_STATUS_MASK\t\t\t(1<<2)\n#define M98925_ALCACT_STATUS_SHIFT\t\t\t2\n#define M98925_ALCACT_STATUS_WIDTH\t\t\t1\n#define M98925_ALCMUT_STATUS_MASK\t\t\t(1<<1)\n#define M98925_ALCMUT_STATUS_SHIFT\t\t\t1\n#define M98925_ALCMUT_STATUS_WIDTH\t\t\t1\n#define M98925_ACLP_STATUS_MASK\t\t\t\t(1<<0)\n#define M98925_ACLP_STATUS_SHIFT\t\t\t0\n#define M98925_ACLP_STATUS_WIDTH\t\t\t1\n\n \n#define M98925_SLOTOVRN_STATUS_MASK\t\t\t(1<<6)\n#define M98925_SLOTOVRN_STATUS_SHIFT\t\t\t6\n#define M98925_SLOTOVRN_STATUS_WIDTH\t\t\t1\n#define M98925_INVALSLOT_STATUS_MASK\t\t\t(1<<5)\n#define M98925_INVALSLOT_STATUS_SHIFT\t\t\t5\n#define M98925_INVALSLOT_STATUS_WIDTH\t\t\t1\n#define M98925_SLOTCNFLT_STATUS_MASK\t\t\t(1<<4)\n#define M98925_SLOTCNFLT_STATUS_SHIFT\t\t\t4\n#define M98925_SLOTCNFLT_STATUS_WIDTH\t\t\t1\n#define M98925_VBSTOVFL_STATUS_MASK\t\t\t(1<<3)\n#define M98925_VBSTOVFL_STATUS_SHIFT\t\t\t3\n#define M98925_VBSTOVFL_STATUS_WIDTH\t\t\t1\n#define M98925_VBATOVFL_STATUS_MASK\t\t\t(1<<2)\n#define M98925_VBATOVFL_STATUS_SHIFT\t\t\t2\n#define M98925_VBATOVFL_STATUS_WIDTH\t\t\t1\n#define M98925_IMONOVFL_STATUS_MASK\t\t\t(1<<1)\n#define M98925_IMONOVFL_STATUS_SHIFT\t\t\t1\n#define M98925_IMONOVFL_STATUS_WIDTH\t\t\t1\n#define M98925_VMONOVFL_STATUS_MASK\t\t\t(1<<0)\n#define M98925_VMONOVFL_STATUS_SHIFT\t\t\t0\n#define M98925_VMONOVFL_STATUS_WIDTH\t\t\t1\n\n \n#define M98925_THERMWARN_END_STATE_MASK\t\t\t(1<<3)\n#define M98925_THERMWARN_END_STATE_SHIFT\t\t3\n#define M98925_THERMWARN_END_STATE_WIDTH\t\t1\n#define M98925_THERMWARN_BGN_STATE_MASK\t\t\t(1<<2)\n#define M98925_THERMWARN_BGN_STATE_SHIFT\t\t1\n#define M98925_THERMWARN_BGN_STATE_WIDTH\t\t1\n#define M98925_THERMSHDN_END_STATE_MASK\t\t\t(1<<1)\n#define M98925_THERMSHDN_END_STATE_SHIFT\t\t1\n#define M98925_THERMSHDN_END_STATE_WIDTH\t\t1\n#define M98925_THERMSHDN_BGN_STATE_MASK\t\t\t(1<<0)\n#define M98925_THERMSHDN_BGN_STATE_SHIFT\t\t0\n#define M98925_THERMSHDN_BGN_STATE_WIDTH\t\t1\n\n \n#define M98925_SPRCURNT_STATE_MASK\t\t\t(1<<5)\n#define M98925_SPRCURNT_STATE_SHIFT\t\t\t5\n#define M98925_SPRCURNT_STATE_WIDTH\t\t\t1\n#define M98925_WATCHFAIL_STATE_MASK\t\t\t(1<<4)\n#define M98925_WATCHFAIL_STATE_SHIFT\t\t\t4\n#define M98925_WATCHFAIL_STATE_WIDTH\t\t\t1\n#define M98925_ALCINFH_STATE_MASK\t\t\t(1<<3)\n#define M98925_ALCINFH_STATE_SHIFT\t\t\t3\n#define M98925_ALCINFH_STATE_WIDTH\t\t\t1\n#define M98925_ALCACT_STATE_MASK\t\t\t(1<<2)\n#define M98925_ALCACT_STATE_SHIFT\t\t\t2\n#define M98925_ALCACT_STATE_WIDTH\t\t\t1\n#define M98925_ALCMUT_STATE_MASK\t\t\t(1<<1)\n#define M98925_ALCMUT_STATE_SHIFT\t\t\t1\n#define M98925_ALCMUT_STATE_WIDTH\t\t\t1\n#define M98925_ALCP_STATE_MASK\t\t\t\t(1<<0)\n#define M98925_ALCP_STATE_SHIFT\t\t\t\t0\n#define M98925_ALCP_STATE_WIDTH\t\t\t\t1\n\n \n#define M98925_SLOTOVRN_STATE_MASK\t\t\t(1<<6)\n#define M98925_SLOTOVRN_STATE_SHIFT\t\t\t6\n#define M98925_SLOTOVRN_STATE_WIDTH\t\t\t1\n#define M98925_INVALSLOT_STATE_MASK\t\t\t(1<<5)\n#define M98925_INVALSLOT_STATE_SHIFT\t\t\t5\n#define M98925_INVALSLOT_STATE_WIDTH\t\t\t1\n#define M98925_SLOTCNFLT_STATE_MASK\t\t\t(1<<4)\n#define M98925_SLOTCNFLT_STATE_SHIFT\t\t\t4\n#define M98925_SLOTCNFLT_STATE_WIDTH\t\t\t1\n#define M98925_VBSTOVFL_STATE_MASK\t\t\t(1<<3)\n#define M98925_VBSTOVFL_STATE_SHIFT\t\t\t3\n#define M98925_VBSTOVFL_STATE_WIDTH\t\t\t1\n#define M98925_VBATOVFL_STATE_MASK\t\t\t(1<<2)\n#define M98925_VBATOVFL_STATE_SHIFT\t\t\t2\n#define M98925_VBATOVFL_STATE_WIDTH\t\t\t1\n#define M98925_IMONOVFL_STATE_MASK\t\t\t(1<<1)\n#define M98925_IMONOVFL_STATE_SHIFT\t\t\t1\n#define M98925_IMONOVFL_STATE_WIDTH\t\t\t1\n#define M98925_VMONOVFL_STATE_MASK\t\t\t(1<<0)\n#define M98925_VMONOVFL_STATE_SHIFT\t\t\t0\n#define M98925_VMONOVFL_STATE_WIDTH\t\t\t1\n\n \n#define M98925_THERMWARN_END_FLAG_MASK\t\t\t(1<<3)\n#define M98925_THERMWARN_END_FLAG_SHIFT\t\t\t3\n#define M98925_THERMWARN_END_FLAG_WIDTH\t\t\t1\n#define M98925_THERMWARN_BGN_FLAG_MASK\t\t\t(1<<2)\n#define M98925_THERMWARN_BGN_FLAG_SHIFT\t\t\t2\n#define M98925_THERMWARN_BGN_FLAG_WIDTH\t\t\t1\n#define M98925_THERMSHDN_END_FLAG_MASK\t\t\t(1<<1)\n#define M98925_THERMSHDN_END_FLAG_SHIFT\t\t\t1\n#define M98925_THERMSHDN_END_FLAG_WIDTH\t\t\t1\n#define M98925_THERMSHDN_BGN_FLAG_MASK\t\t\t(1<<0)\n#define M98925_THERMSHDN_BGN_FLAG_SHIFT\t\t\t0\n#define M98925_THERMSHDN_BGN_FLAG_WIDTH\t\t\t1\n\n \n#define M98925_SPKCURNT_FLAG_MASK\t\t\t(1<<5)\n#define M98925_SPKCURNT_FLAG_SHIFT\t\t\t5\n#define M98925_SPKCURNT_FLAG_WIDTH\t\t\t1\n#define M98925_WATCHFAIL_FLAG_MASK\t\t\t(1<<4)\n#define M98925_WATCHFAIL_FLAG_SHIFT\t\t\t4\n#define M98925_WATCHFAIL_FLAG_WIDTH\t\t\t1\n#define M98925_ALCINFH_FLAG_MASK\t\t\t(1<<3)\n#define M98925_ALCINFH_FLAG_SHIFT\t\t\t3\n#define M98925_ALCINFH_FLAG_WIDTH\t\t\t1\n#define M98925_ALCACT_FLAG_MASK\t\t\t\t(1<<2)\n#define M98925_ALCACT_FLAG_SHIFT\t\t\t2\n#define M98925_ALCACT_FLAG_WIDTH\t\t\t1\n#define M98925_ALCMUT_FLAG_MASK\t\t\t\t(1<<1)\n#define M98925_ALCMUT_FLAG_SHIFT\t\t\t1\n#define M98925_ALCMUT_FLAG_WIDTH\t\t\t1\n#define M98925_ALCP_FLAG_MASK\t\t\t\t(1<<0)\n#define M98925_ALCP_FLAG_SHIFT\t\t\t\t0\n#define M98925_ALCP_FLAG_WIDTH\t\t\t\t1\n\n \n#define M98925_SLOTOVRN_FLAG_MASK\t\t\t(1<<6)\n#define M98925_SLOTOVRN_FLAG_SHIFT\t\t\t6\n#define M98925_SLOTOVRN_FLAG_WIDTH\t\t\t1\n#define M98925_INVALSLOT_FLAG_MASK\t\t\t(1<<5)\n#define M98925_INVALSLOT_FLAG_SHIFT\t\t\t5\n#define M98925_INVALSLOT_FLAG_WIDTH\t\t\t1\n#define M98925_SLOTCNFLT_FLAG_MASK\t\t\t(1<<4)\n#define M98925_SLOTCNFLT_FLAG_SHIFT\t\t\t4\n#define M98925_SLOTCNFLT_FLAG_WIDTH\t\t\t1\n#define M98925_VBSTOVFL_FLAG_MASK\t\t\t(1<<3)\n#define M98925_VBSTOVFL_FLAG_SHIFT\t\t\t3\n#define M98925_VBSTOVFL_FLAG_WIDTH\t\t\t1\n#define M98925_VBATOVFL_FLAG_MASK\t\t\t(1<<2)\n#define M98925_VBATOVFL_FLAG_SHIFT\t\t\t2\n#define M98925_VBATOVFL_FLAG_WIDTH\t\t\t1\n#define M98925_IMONOVFL_FLAG_MASK\t\t\t(1<<1)\n#define M98925_IMONOVFL_FLAG_SHIFT\t\t\t1\n#define M98925_IMONOVFL_FLAG_WIDTH\t\t\t1\n#define M98925_VMONOVFL_FLAG_MASK\t\t\t(1<<0)\n#define M98925_VMONOVFL_FLAG_SHIFT\t\t\t0\n#define M98925_VMONOVFL_FLAG_WIDTH\t\t\t1\n\n \n#define M98925_THERMWARN_END_EN_MASK\t\t\t(1<<3)\n#define M98925_THERMWARN_END_EN_SHIFT\t\t\t3\n#define M98925_THERMWARN_END_EN_WIDTH\t\t\t1\n#define M98925_THERMWARN_BGN_EN_MASK\t\t\t(1<<2)\n#define M98925_THERMWARN_BGN_EN_SHIFT\t\t\t2\n#define M98925_THERMWARN_BGN_EN_WIDTH\t\t\t1\n#define M98925_THERMSHDN_END_EN_MASK\t\t\t(1<<1)\n#define M98925_THERMSHDN_END_EN_SHIFT\t\t\t1\n#define M98925_THERMSHDN_END_EN_WIDTH\t\t\t1\n#define M98925_THERMSHDN_BGN_EN_MASK\t\t\t(1<<0)\n#define M98925_THERMSHDN_BGN_EN_SHIFT\t\t\t0\n#define M98925_THERMSHDN_BGN_EN_WIDTH\t\t\t1\n\n \n#define M98925_SPKCURNT_EN_MASK\t\t\t\t(1<<5)\n#define M98925_SPKCURNT_EN_SHIFT\t\t\t5\n#define M98925_SPKCURNT_EN_WIDTH\t\t\t1\n#define M98925_WATCHFAIL_EN_MASK\t\t\t(1<<4)\n#define M98925_WATCHFAIL_EN_SHIFT\t\t\t4\n#define M98925_WATCHFAIL_EN_WIDTH\t\t\t1\n#define M98925_ALCINFH_EN_MASK\t\t\t\t(1<<3)\n#define M98925_ALCINFH_EN_SHIFT\t\t\t\t3\n#define M98925_ALCINFH_EN_WIDTH\t\t\t\t1\n#define M98925_ALCACT_EN_MASK\t\t\t\t(1<<2)\n#define M98925_ALCACT_EN_SHIFT\t\t\t\t2\n#define M98925_ALCACT_EN_WIDTH\t\t\t\t1\n#define M98925_ALCMUT_EN_MASK\t\t\t\t(1<<1)\n#define M98925_ALCMUT_EN_SHIFT\t\t\t\t1\n#define M98925_ALCMUT_EN_WIDTH\t\t\t\t1\n#define M98925_ALCP_EN_MASK\t\t\t\t\t(1<<0)\n#define M98925_ALCP_EN_SHIFT\t\t\t\t0\n#define M98925_ALCP_EN_WIDTH\t\t\t\t1\n\n \n#define M98925_SLOTOVRN_EN_MASK\t\t\t\t\t(1<<6)\n#define M98925_SLOTOVRN_EN_SHIFT\t\t\t\t6\n#define M98925_SLOTOVRN_EN_WIDTH\t\t\t\t1\n#define M98925_INVALSLOT_EN_MASK\t\t\t\t(1<<5)\n#define M98925_INVALSLOT_EN_SHIFT\t\t\t\t5\n#define M98925_INVALSLOT_EN_WIDTH\t\t\t\t1\n#define M98925_SLOTCNFLT_EN_MASK\t\t\t\t(1<<4)\n#define M98925_SLOTCNFLT_EN_SHIFT\t\t\t\t4\n#define M98925_SLOTCNFLT_EN_WIDTH\t\t\t\t1\n#define M98925_VBSTOVFL_EN_MASK\t\t\t\t\t(1<<3)\n#define M98925_VBSTOVFL_EN_SHIFT\t\t\t\t3\n#define M98925_VBSTOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_VBATOVFL_EN_MASK\t\t\t\t\t(1<<2)\n#define M98925_VBATOVFL_EN_SHIFT\t\t\t\t2\n#define M98925_VBATOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_IMONOVFL_EN_MASK\t\t\t\t\t(1<<1)\n#define M98925_IMONOVFL_EN_SHIFT\t\t\t\t1\n#define M98925_IMONOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_VMONOVFL_EN_MASK\t\t\t\t\t(1<<0)\n#define M98925_VMONOVFL_EN_SHIFT\t\t\t\t0\n#define M98925_VMONOVFL_EN_WIDTH\t\t\t\t1\n\n \n#define M98925_THERMWARN_END_CLR_MASK\t\t\t(1<<3)\n#define M98925_THERMWARN_END_CLR_SHIFT\t\t\t3\n#define M98925_THERMWARN_END_CLR_WIDTH\t\t\t1\n#define M98925_THERMWARN_BGN_CLR_MASK\t\t\t(1<<2)\n#define M98925_THERMWARN_BGN_CLR_SHIFT\t\t\t2\n#define M98925_THERMWARN_BGN_CLR_WIDTH\t\t\t1\n#define M98925_THERMSHDN_END_CLR_MASK\t\t\t(1<<1)\n#define M98925_THERMSHDN_END_CLR_SHIFT\t\t\t1\n#define M98925_THERMSHDN_END_CLR_WIDTH\t\t\t1\n#define M98925_THERMSHDN_BGN_CLR_MASK\t\t\t(1<<0)\n#define M98925_THERMSHDN_BGN_CLR_SHIFT\t\t\t0\n#define M98925_THERMSHDN_BGN_CLR_WIDTH\t\t\t1\n\n \n#define M98925_SPKCURNT_CLR_MASK\t\t\t\t(1<<5)\n#define M98925_SPKCURNT_CLR_SHIFT\t\t\t\t5\n#define M98925_SPKCURNT_CLR_WIDTH\t\t\t\t1\n#define M98925_WATCHFAIL_CLR_MASK\t\t\t\t(1<<4)\n#define M98925_WATCHFAIL_CLR_SHIFT\t\t\t\t4\n#define M98925_WATCHFAIL_CLR_WIDTH\t\t\t\t1\n#define M98925_ALCINFH_CLR_MASK\t\t\t\t\t(1<<3)\n#define M98925_ALCINFH_CLR_SHIFT\t\t\t\t3\n#define M98925_ALCINFH_CLR_WIDTH\t\t\t\t1\n#define M98925_ALCACT_CLR_MASK\t\t\t\t\t(1<<2)\n#define M98925_ALCACT_CLR_SHIFT\t\t\t\t\t2\n#define M98925_ALCACT_CLR_WIDTH\t\t\t\t\t1\n#define M98925_ALCMUT_CLR_MASK\t\t\t\t\t(1<<1)\n#define M98925_ALCMUT_CLR_SHIFT\t\t\t\t\t1\n#define M98925_ALCMUT_CLR_WIDTH\t\t\t\t\t1\n#define M98925_ALCP_CLR_MASK\t\t\t\t\t(1<<0)\n#define M98925_ALCP_CLR_SHIFT\t\t\t\t\t0\n#define M98925_ALCP_CLR_WIDTH\t\t\t\t\t1\n\n \n#define M98925_SLOTOVRN_CLR_MASK\t\t\t\t(1<<6)\n#define M98925_SLOTOVRN_CLR_SHIFT\t\t\t\t6\n#define M98925_SLOTOVRN_CLR_WIDTH\t\t\t\t1\n#define M98925_INVALSLOT_CLR_MASK\t\t\t\t(1<<5)\n#define M98925_INVALSLOT_CLR_SHIFT\t\t\t\t5\n#define M98925_INVALSLOT_CLR_WIDTH\t\t\t\t1\n#define M98925_SLOTCNFLT_CLR_MASK\t\t\t\t(1<<4)\n#define M98925_SLOTCNFLT_CLR_SHIFT\t\t\t\t4\n#define M98925_SLOTCNFLT_CLR_WIDTH\t\t\t\t1\n#define M98925_VBSTOVFL_CLR_MASK\t\t\t\t(1<<3)\n#define M98925_VBSTOVFL_CLR_SHIFT\t\t\t\t3\n#define M98925_VBSTOVFL_CLR_WIDTH\t\t\t\t1\n#define M98925_VBATOVFL_CLR_MASK\t\t\t\t(1<<2)\n#define M98925_VBATOVFL_CLR_SHIFT\t\t\t\t2\n#define M98925_VBATOVFL_CLR_WIDTH\t\t\t\t1\n#define M98925_IMONOVFL_CLR_MASK\t\t\t\t(1<<1)\n#define M98925_IMONOVFL_CLR_SHIFT\t\t\t\t1\n#define M98925_IMONOVFL_CLR_WIDTH\t\t\t\t1\n#define M98925_VMONOVFL_CLR_MASK\t\t\t\t(1<<0)\n#define M98925_VMONOVFL_CLR_SHIFT\t\t\t\t0\n#define M98925_VMONOVFL_CLR_WIDTH\t\t\t\t1\n\n \n#define M98925_ER_THERMWARN_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_THERMWARN_EN_SHIFT\t\t\t7\n#define M98925_ER_THERMWARN_EN_WIDTH\t\t\t1\n#define M98925_ER_THERMWARN_MAP_MASK\t\t\t(0x07<<4)\n#define M98925_ER_THERMWARN_MAP_SHIFT\t\t\t4\n#define M98925_ER_THERMWARN_MAP_WIDTH\t\t\t3\n\n \n#define M98925_ER_ALCMUT_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_ALCMUT_EN_SHIFT\t\t\t\t7\n#define M98925_ER_ALCMUT_EN_WIDTH\t\t\t\t1\n#define M98925_ER_ALCMUT_MAP_MASK\t\t\t\t(0x07<<4)\n#define M98925_ER_ALCMUT_MAP_SHIFT\t\t\t\t4\n#define M98925_ER_ALCMUT_MAP_WIDTH\t\t\t\t3\n#define M98925_ER_ALCP_EN_MASK\t\t\t\t\t(1<<3)\n#define M98925_ER_ALCP_EN_SHIFT\t\t\t\t\t3\n#define M98925_ER_ALCP_EN_WIDTH\t\t\t\t\t1\n#define M98925_ER_ALCP_MAP_MASK\t\t\t\t\t(0x07<<0)\n#define M98925_ER_ALCP_MAP_SHIFT\t\t\t\t0\n#define M98925_ER_ALCP_MAP_WIDTH\t\t\t\t3\n\n \n#define M98925_ER_ALCINFH_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_ALCINFH_EN_SHIFT\t\t\t\t7\n#define M98925_ER_ALCINFH_EN_WIDTH\t\t\t\t1\n#define M98925_ER_ALCINFH_MAP_MASK\t\t\t\t(0x07<<4)\n#define M98925_ER_ALCINFH_MAP_SHIFT\t\t\t\t4\n#define M98925_ER_ALCINFH_MAP_WIDTH\t\t\t\t3\n#define M98925_ER_ALCACT_EN_MASK\t\t\t\t(1<<3)\n#define M98925_ER_ALCACT_EN_SHIFT\t\t\t\t3\n#define M98925_ER_ALCACT_EN_WIDTH\t\t\t\t1\n#define M98925_ER_ALCACT_MAP_MASK\t\t\t\t(0x07<<0)\n#define M98925_ER_ALCACT_MAP_SHIFT\t\t\t\t0\n#define M98925_ER_ALCACT_MAP_WIDTH\t\t\t\t3\n\n \n#define M98925_ER_SPKCURNT_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_SPKCURNT_EN_SHIFT\t\t\t\t7\n#define M98925_ER_SPKCURNT_EN_WIDTH\t\t\t\t1\n#define M98925_ER_SPKCURNT_MAP_MASK\t\t\t\t(0x07<<4)\n#define M98925_ER_SPKCURNT_MAP_SHIFT\t\t\t4\n#define M98925_ER_SPKCURNT_MAP_WIDTH\t\t\t3\n\n \n \n\n \n#define M98925_ER_IMONOVFL_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_IMONOVFL_EN_SHIFT\t\t\t\t7\n#define M98925_ER_IMONOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_ER_IMONOVFL_MAP_MASK\t\t\t\t(0x07<<4)\n#define M98925_ER_IMONOVFL_MAP_SHIFT\t\t\t4\n#define M98925_ER_IMONOVFL_MAP_WIDTH\t\t\t3\n#define M98925_ER_VMONOVFL_EN_MASK\t\t\t\t(1<<3)\n#define M98925_ER_VMONOVFL_EN_SHIFT\t\t\t\t3\n#define M98925_ER_VMONOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_ER_VMONOVFL_MAP_MASK\t\t\t\t(0x07<<0)\n#define M98925_ER_VMONOVFL_MAP_SHIFT\t\t\t0\n#define M98925_ER_VMONOVFL_MAP_WIDTH\t\t\t3\n\n \n#define M98925_ER_VBSTOVFL_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_VBSTOVFL_EN_SHIFT\t\t\t\t7\n#define M98925_ER_VBSTOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_ER_VBSTOVFL_MAP_MASK\t\t\t\t(0x07<<4)\n#define M98925_ER_VBSTOVFL_MAP_SHIFT\t\t\t4\n#define M98925_ER_VBSTOVFL_MAP_WIDTH\t\t\t3\n#define M98925_ER_VBATOVFL_EN_MASK\t\t\t\t(1<<3)\n#define M98925_ER_VBATOVFL_EN_SHIFT\t\t\t\t3\n#define M98925_ER_VBATOVFL_EN_WIDTH\t\t\t\t1\n#define M98925_ER_VBATOVFL_MAP_MASK\t\t\t\t(0x07<<0)\n#define M98925_ER_VBATOVFL_MAP_SHIFT\t\t\t0\n#define M98925_ER_VBATOVFL_MAP_WIDTH\t\t\t3\n\n \n#define M98925_ER_INVALSLOT_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ER_INVALSLOT_EN_SHIFT\t\t\t7\n#define M98925_ER_INVALSLOT_EN_WIDTH\t\t\t1\n#define M98925_ER_INVALSLOT_MAP_MASK\t\t\t(0x07<<4)\n#define M98925_ER_INVALSLOT_MAP_SHIFT\t\t\t4\n#define M98925_ER_INVALSLOT_MAP_WIDTH\t\t\t3\n#define M98925_ER_SLOTCNFLT_EN_MASK\t\t\t\t(1<<3)\n#define M98925_ER_SLOTCNFLT_EN_SHIFT\t\t\t3\n#define M98925_ER_SLOTCNFLT_EN_WIDTH\t\t\t1\n#define M98925_ER_SLOTCNFLT_MAP_MASK\t\t\t(0x07<<0)\n#define M98925_ER_SLOTCNFLT_MAP_SHIFT\t\t\t0\n#define M98925_ER_SLOTCNFLT_MAP_WIDTH\t\t\t3\n\n \n#define M98925_ER_SLOTOVRN_EN_MASK\t(1<<3)\n#define M98925_ER_SLOTOVRN_EN_SHIFT\t3\n#define M98925_ER_SLOTOVRN_EN_WIDTH\t1\n#define M98925_ER_SLOTOVRN_MAP_MASK\t(0x07<<0)\n#define M98925_ER_SLOTOVRN_MAP_SHIFT\t0\n#define M98925_ER_SLOTOVRN_MAP_WIDTH\t3\n\n \n#define M98925_DAI_CLK_SOURCE_MASK\t(1<<6)\n#define M98925_DAI_CLK_SOURCE_SHIFT\t6\n#define M98925_DAI_CLK_SOURCE_WIDTH\t1\n#define M98925_MDLL_MULT_MASK\t\t(0x0F<<0)\n#define M98925_MDLL_MULT_SHIFT\t\t0\n#define M98925_MDLL_MULT_WIDTH\t\t4\n\n#define M98925_MDLL_MULT_MCLKx8\t\t6\n#define M98925_MDLL_MULT_MCLKx16\t8\n\n \n#define M98925_DAI_SR_MASK\t\t\t(0x0F<<4)\n#define M98925_DAI_SR_SHIFT\t\t\t4\n#define M98925_DAI_SR_WIDTH\t\t\t4\n#define M98925_DAI_MAS_MASK\t\t\t(1<<3)\n#define M98925_DAI_MAS_SHIFT\t\t\t3\n#define M98925_DAI_MAS_WIDTH\t\t\t1\n#define M98925_DAI_BSEL_MASK\t\t\t(0x07<<0)\n#define M98925_DAI_BSEL_SHIFT\t\t\t0\n#define M98925_DAI_BSEL_WIDTH\t\t\t3\n\n#define M98925_DAI_BSEL_32 (0 << M98925_DAI_BSEL_SHIFT)\n#define M98925_DAI_BSEL_48 (1 << M98925_DAI_BSEL_SHIFT)\n#define M98925_DAI_BSEL_64 (2 << M98925_DAI_BSEL_SHIFT)\n#define M98925_DAI_BSEL_256 (6 << M98925_DAI_BSEL_SHIFT)\n\n \n#define M98925_DAI_M_MSBS_MASK\t\t\t\t\t(0xFF<<0)\n#define M98925_DAI_M_MSBS_SHIFT\t\t\t\t\t0\n#define M98925_DAI_M_MSBS_WIDTH\t\t\t\t\t8\n\n \n#define M98925_DAI_M_LSBS_MASK\t\t\t\t\t(0xFF<<0)\n#define M98925_DAI_M_LSBS_SHIFT\t\t\t\t\t0\n#define M98925_DAI_M_LSBS_WIDTH\t\t\t\t\t8\n\n \n#define M98925_DAI_N_MSBS_MASK\t\t\t\t\t(0x7F<<0)\n#define M98925_DAI_N_MSBS_SHIFT\t\t\t\t\t0\n#define M98925_DAI_N_MSBS_WIDTH\t\t\t\t\t7\n\n \n#define M98925_DAI_N_LSBS_MASK\t\t\t\t\t(0xFF<<0)\n#define M98925_DAI_N_LSBS_SHIFT\t\t\t\t\t0\n#define M98925_DAI_N_LSBS_WIDTH\t\t\t\t\t8\n\n \n#define M98925_DAI_CHANSZ_MASK\t\t\t\t\t(0x03<<6)\n#define M98925_DAI_CHANSZ_SHIFT\t\t\t\t\t6\n#define M98925_DAI_CHANSZ_WIDTH\t\t\t\t\t2\n#define M98925_DAI_EXTBCLK_HIZ_MASK\t\t\t\t(1<<4)\n#define M98925_DAI_EXTBCLK_HIZ_SHIFT\t\t\t4\n#define M98925_DAI_EXTBCLK_HIZ_WIDTH\t\t\t1\n#define M98925_DAI_WCI_MASK\t\t\t\t\t\t(1<<3)\n#define M98925_DAI_WCI_SHIFT\t\t\t\t\t3\n#define M98925_DAI_WCI_WIDTH\t\t\t\t\t1\n#define M98925_DAI_BCI_MASK\t\t\t\t\t\t(1<<2)\n#define M98925_DAI_BCI_SHIFT\t\t\t\t\t2\n#define M98925_DAI_BCI_WIDTH\t\t\t\t\t1\n#define M98925_DAI_DLY_MASK\t\t\t\t\t\t(1<<1)\n#define M98925_DAI_DLY_SHIFT\t\t\t\t\t1\n#define M98925_DAI_DLY_WIDTH\t\t\t\t\t1\n#define M98925_DAI_TDM_MASK\t\t\t\t\t\t(1<<0)\n#define M98925_DAI_TDM_SHIFT\t\t\t\t\t0\n#define M98925_DAI_TDM_WIDTH\t\t\t\t\t1\n\n#define M98925_DAI_CHANSZ_16 (1 << M98925_DAI_CHANSZ_SHIFT)\n#define M98925_DAI_CHANSZ_24 (2 << M98925_DAI_CHANSZ_SHIFT)\n#define M98925_DAI_CHANSZ_32 (3 << M98925_DAI_CHANSZ_SHIFT)\n\n \n#define M98925_DAI_DO_EN_MASK\t\t\t\t\t(1<<7)\n#define M98925_DAI_DO_EN_SHIFT\t\t\t\t\t7\n#define M98925_DAI_DO_EN_WIDTH\t\t\t\t\t1\n#define M98925_DAI_DIN_EN_MASK\t\t\t\t\t(1<<6)\n#define M98925_DAI_DIN_EN_SHIFT\t\t\t\t\t6\n#define M98925_DAI_DIN_EN_WIDTH\t\t\t\t\t1\n#define M98925_DAI_INR_SOURCE_MASK\t\t\t\t(0x07<<3)\n#define M98925_DAI_INR_SOURCE_SHIFT\t\t\t\t3\n#define M98925_DAI_INR_SOURCE_WIDTH\t\t\t\t3\n#define M98925_DAI_INL_SOURCE_MASK\t\t\t\t(0x07<<0)\n#define M98925_DAI_INL_SOURCE_SHIFT\t\t\t\t0\n#define M98925_DAI_INL_SOURCE_WIDTH\t\t\t\t3\n\n \n#define M98925_DAI_VMON_EN_MASK\t\t\t\t\t(1<<5)\n#define M98925_DAI_VMON_EN_SHIFT\t\t\t\t5\n#define M98925_DAI_VMON_EN_WIDTH\t\t\t\t1\n#define M98925_DAI_VMON_SLOT_MASK\t\t\t\t(0x1F<<0)\n#define M98925_DAI_VMON_SLOT_SHIFT\t\t\t\t0\n#define M98925_DAI_VMON_SLOT_WIDTH\t\t\t\t5\n\n#define M98925_DAI_VMON_SLOT_00_01 (0 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_01_02 (1 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_02_03 (2 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_03_04 (3 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_04_05 (4 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_05_06 (5 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_06_07 (6 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_07_08 (7 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_08_09 (8 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_09_0A (9 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_0A_0B (10 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_0B_0C (11 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_0C_0D (12 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_0D_0E (13 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_0E_0F (14 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_0F_10 (15 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_10_11 (16 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_11_12 (17 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_12_13 (18 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_13_14 (19 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_14_15 (20 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_15_16 (21 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_16_17 (22 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_17_18 (23 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_18_19 (24 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_19_1A (25 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_1A_1B (26 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_1B_1C (27 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_1C_1D (28 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_1D_1E (29 << M98925_DAI_VMON_SLOT_SHIFT)\n#define M98925_DAI_VMON_SLOT_1E_1F (30 << M98925_DAI_VMON_SLOT_SHIFT)\n\n \n#define M98925_DAI_IMON_EN_MASK\t\t\t\t\t(1<<5)\n#define M98925_DAI_IMON_EN_SHIFT\t\t\t\t5\n#define M98925_DAI_IMON_EN_WIDTH\t\t\t\t1\n#define M98925_DAI_IMON_SLOT_MASK\t\t\t\t(0x1F<<0)\n#define M98925_DAI_IMON_SLOT_SHIFT\t\t\t\t0\n#define M98925_DAI_IMON_SLOT_WIDTH\t\t\t\t5\n\n#define M98925_DAI_IMON_SLOT_00_01 (0 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_01_02 (1 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_02_03 (2 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_03_04 (3 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_04_05 (4 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_05_06 (5 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_06_07 (6 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_07_08 (7 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_08_09 (8 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_09_0A (9 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_0A_0B (10 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_0B_0C (11 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_0C_0D (12 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_0D_0E (13 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_0E_0F (14 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_0F_10 (15 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_10_11 (16 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_11_12 (17 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_12_13 (18 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_13_14 (19 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_14_15 (20 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_15_16 (21 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_16_17 (22 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_17_18 (23 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_18_19 (24 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_19_1A (25 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_1A_1B (26 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_1B_1C (27 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_1C_1D (28 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_1D_1E (29 << M98925_DAI_IMON_SLOT_SHIFT)\n#define M98925_DAI_IMON_SLOT_1E_1F (30 << M98925_DAI_IMON_SLOT_SHIFT)\n\n \n#define M98925_DAI_VBAT_EN_MASK\t\t\t\t\t(1<<5)\n#define M98925_DAI_VBAT_EN_SHIFT\t\t\t\t5\n#define M98925_DAI_VBAT_EN_WIDTH\t\t\t\t1\n#define M98925_DAI_VBAT_SLOT_MASK\t\t\t\t(0x1F<<0)\n#define M98925_DAI_VBAT_SLOT_SHIFT\t\t\t\t0\n#define M98925_DAI_VBAT_SLOT_WIDTH\t\t\t\t5\n\n \n#define M98925_DAI_VBST_EN_MASK\t\t\t\t\t(1<<5)\n#define M98925_DAI_VBST_EN_SHIFT\t\t\t\t5\n#define M98925_DAI_VBST_EN_WIDTH\t\t\t\t1\n#define M98925_DAI_VBST_SLOT_MASK\t\t\t\t(0x1F<<0)\n#define M98925_DAI_VBST_SLOT_SHIFT\t\t\t\t0\n#define M98925_DAI_VBST_SLOT_WIDTH\t\t\t\t5\n\n \n#define M98925_DAI_FLAG_EN_MASK\t\t\t\t\t(1<<5)\n#define M98925_DAI_FLAG_EN_SHIFT\t\t\t\t5\n#define M98925_DAI_FLAG_EN_WIDTH\t\t\t\t1\n#define M98925_DAI_FLAG_SLOT_MASK\t\t\t\t(0x1F<<0)\n#define M98925_DAI_FLAG_SLOT_SHIFT\t\t\t\t0\n#define M98925_DAI_FLAG_SLOT_WIDTH\t\t\t\t5\n\n \n#define M98925_DAI_SLOT_HIZ_CFG1_MASK\t\t\t(0xFF<<0)\n#define M98925_DAI_SLOT_HIZ_CFG1_SHIFT\t\t\t0\n#define M98925_DAI_SLOT_HIZ_CFG1_WIDTH\t\t\t8\n\n \n#define M98925_DAI_SLOT_HIZ_CFG2_MASK\t\t\t(0xFF<<0)\n#define M98925_DAI_SLOT_HIZ_CFG2_SHIFT\t\t\t0\n#define M98925_DAI_SLOT_HIZ_CFG2_WIDTH\t\t\t8\n\n \n#define M98925_DAI_SLOT_HIZ_CFG3_MASK\t\t\t(0xFF<<0)\n#define M98925_DAI_SLOT_HIZ_CFG3_SHIFT\t\t\t0\n#define M98925_DAI_SLOT_HIZ_CFG3_WIDTH\t\t\t8\n\n \n#define M98925_DAI_SLOT_HIZ_CFG4_MASK\t\t\t(0xFF<<0)\n#define M98925_DAI_SLOT_HIZ_CFG4_SHIFT\t\t\t0\n#define M98925_DAI_SLOT_HIZ_CFG4_WIDTH\t\t\t8\n\n \n#define M98925_DAI_OUT_DRIVE_MASK\t\t\t\t(0x03<<0)\n#define M98925_DAI_OUT_DRIVE_SHIFT\t\t\t\t0\n#define M98925_DAI_OUT_DRIVE_WIDTH\t\t\t\t2\n\n \n#define M98925_ADC_DITHER_EN_MASK\t\t\t\t(1<<7)\n#define M98925_ADC_DITHER_EN_SHIFT\t\t\t\t7\n#define M98925_ADC_DITHER_EN_WIDTH\t\t\t\t1\n#define M98925_IV_DCB_EN_MASK\t\t\t\t\t(1<<6)\n#define M98925_IV_DCB_EN_SHIFT\t\t\t\t\t6\n#define M98925_IV_DCB_EN_WIDTH\t\t\t\t\t1\n#define M98925_DAC_DITHER_EN_MASK\t\t\t\t(1<<4)\n#define M98925_DAC_DITHER_EN_SHIFT\t\t\t\t4\n#define M98925_DAC_DITHER_EN_WIDTH\t\t\t\t1\n#define M98925_DAC_FILTER_MODE_MASK\t\t\t\t(1<<3)\n#define M98925_DAC_FILTER_MODE_SHIFT\t\t\t3\n#define M98925_DAC_FILTER_MODE_WIDTH\t\t\t1\n#define M98925_DAC_HPF_MASK\t\t\t\t(0x07<<0)\n#define M98925_DAC_HPF_SHIFT\t\t\t\t\t0\n#define M98925_DAC_HPF_WIDTH\t\t\t\t\t3\n#define M98925_DAC_HPF_DISABLE\t\t(0 << M98925_DAC_HPF_SHIFT)\n#define M98925_DAC_HPF_DC_BLOCK\t\t(1 << M98925_DAC_HPF_SHIFT)\n#define M98925_DAC_HPF_EN_100\t\t(2 << M98925_DAC_HPF_SHIFT)\n#define M98925_DAC_HPF_EN_200\t\t(3 << M98925_DAC_HPF_SHIFT)\n#define M98925_DAC_HPF_EN_400\t\t(4 << M98925_DAC_HPF_SHIFT)\n#define M98925_DAC_HPF_EN_800\t\t(5 << M98925_DAC_HPF_SHIFT)\n\n \n#define M98925_DAC_IN_SEL_MASK\t\t\t\t\t(0x03<<5)\n#define M98925_DAC_IN_SEL_SHIFT\t\t\t\t\t5\n#define M98925_DAC_IN_SEL_WIDTH\t\t\t\t\t2\n#define M98925_SPK_GAIN_MASK\t\t\t\t\t(0x1F<<0)\n#define M98925_SPK_GAIN_SHIFT\t\t\t\t\t0\n#define M98925_SPK_GAIN_WIDTH\t\t\t\t\t5\n\n#define M98925_DAC_IN_SEL_LEFT_DAI (0 << M98925_DAC_IN_SEL_SHIFT)\n#define M98925_DAC_IN_SEL_RIGHT_DAI (1 << M98925_DAC_IN_SEL_SHIFT)\n#define M98925_DAC_IN_SEL_SUMMED_DAI (2 << M98925_DAC_IN_SEL_SHIFT)\n#define M98925_DAC_IN_SEL_DIV2_SUMMED_DAI (3 << M98925_DAC_IN_SEL_SHIFT)\n\n \n#define M98925_SPK_RMP_EN_MASK\t\t(1<<1)\n#define M98925_SPK_RMP_EN_SHIFT\t\t1\n#define M98925_SPK_RMP_EN_WIDTH\t\t1\n#define M98925_SPK_ZCD_EN_MASK\t\t(1<<0)\n#define M98925_SPK_ZCD_EN_SHIFT\t\t0\n#define M98925_SPK_ZCD_EN_WIDTH\t\t1\n\n \n#define M98925_SPK_MODE_MASK\t\t(1<<0)\n#define M98925_SPK_MODE_SHIFT\t\t0\n#define M98925_SPK_MODE_WIDTH\t\t1\n\n \n#define M98925_ALC_EN_MASK\t\t\t(1<<5)\n#define M98925_ALC_EN_SHIFT\t\t\t5\n#define M98925_ALC_EN_WIDTH\t\t\t1\n#define M98925_ALC_TH_MASK\t\t\t(0x1F<<0)\n#define M98925_ALC_TH_SHIFT\t\t\t0\n#define M98925_ALC_TH_WIDTH\t\t\t5\n\n \n#define M98925_ALC_ATK_STEP_MASK\t(0x0F<<4)\n#define M98925_ALC_ATK_STEP_SHIFT\t4\n#define M98925_ALC_ATK_STEP_WIDTH\t4\n#define M98925_ALC_ATK_RATE_MASK\t(0x7<<0)\n#define M98925_ALC_ATK_RATE_SHIFT\t0\n#define M98925_ALC_ATK_RATE_WIDTH\t3\n\n \n#define M98925_ALC_MAX_ATTEN_MASK\t(0x0F<<4)\n#define M98925_ALC_MAX_ATTEN_SHIFT\t4\n#define M98925_ALC_MAX_ATTEN_WIDTH\t4\n#define M98925_ALC_RLS_RATE_MASK\t(0x7<<0)\n#define M98925_ALC_RLS_RATE_SHIFT\t0\n#define M98925_ALC_RLS_RATE_WIDTH\t3\n\n \n#define M98925_ALC_RLS_TGR_MASK\t\t(1<<0)\n#define M98925_ALC_RLS_TGR_SHIFT\t0\n#define M98925_ALC_RLS_TGR_WIDTH\t1\n\n \n#define M98925_ALC_MUTE_EN_MASK\t\t(1<<7)\n#define M98925_ALC_MUTE_EN_SHIFT\t7\n#define M98925_ALC_MUTE_EN_WIDTH\t1\n#define M98925_ALC_MUTE_DLY_MASK\t(0x07<<4)\n#define M98925_ALC_MUTE_DLY_SHIFT\t4\n#define M98925_ALC_MUTE_DLY_WIDTH\t3\n#define M98925_ALC_RLS_DBT_MASK\t\t(0x07<<0)\n#define M98925_ALC_RLS_DBT_SHIFT\t0\n#define M98925_ALC_RLS_DBT_WIDTH\t3\n\n \n#define M98925_BST_SYNC_MASK\t\t(1<<7)\n#define M98925_BST_SYNC_SHIFT\t\t7\n#define M98925_BST_SYNC_WIDTH\t\t1\n#define M98925_BST_PHASE_MASK\t\t(0x03<<4)\n#define M98925_BST_PHASE_SHIFT\t\t4\n#define M98925_BST_PHASE_WIDTH\t\t2\n#define M98925_BST_SKIP_MODE_MASK\t(0x03<<0)\n#define M98925_BST_SKIP_MODE_SHIFT\t0\n#define M98925_BST_SKIP_MODE_WIDTH\t2\n\n \n#define M98925_BST_EN_MASK\t\t\t(1<<7)\n#define M98925_BST_EN_SHIFT\t\t\t7\n#define M98925_BST_EN_WIDTH\t\t\t1\n#define M98925_WATCH_EN_MASK\t\t(1<<6)\n#define M98925_WATCH_EN_SHIFT\t\t6\n#define M98925_WATCH_EN_WIDTH\t\t1\n#define M98925_CLKMON_EN_MASK\t\t(1<<5)\n#define M98925_CLKMON_EN_SHIFT\t\t5\n#define M98925_CLKMON_EN_WIDTH\t\t1\n#define M98925_SPK_EN_MASK\t\t\t(1<<4)\n#define M98925_SPK_EN_SHIFT\t\t\t4\n#define M98925_SPK_EN_WIDTH\t\t\t1\n#define M98925_ADC_VBST_EN_MASK\t\t(1<<3)\n#define M98925_ADC_VBST_EN_SHIFT\t3\n#define M98925_ADC_VBST_EN_WIDTH\t1\n#define M98925_ADC_VBAT_EN_MASK\t\t(1<<2)\n#define M98925_ADC_VBAT_EN_SHIFT\t2\n#define M98925_ADC_VBAT_EN_WIDTH\t1\n#define M98925_ADC_IMON_EN_MASK\t\t(1<<1)\n#define M98925_ADC_IMON_EN_SHIFT\t1\n#define M98925_ADC_IMON_EN_WIDTH\t1\n#define M98925_ADC_VMON_EN_MASK\t\t(1<<0)\n#define M98925_ADC_VMON_EN_SHIFT\t0\n#define M98925_ADC_VMON_EN_WIDTH\t1\n\n \n#define M98925_BST_VOUT_MASK\t\t(0x0F<<4)\n#define M98925_BST_VOUT_SHIFT\t\t4\n#define M98925_BST_VOUT_WIDTH\t\t4\n#define M98925_THERMWARN_LEVEL_MASK\t(0x03<<2)\n#define M98925_THERMWARN_LEVEL_SHIFT\t\t\t2\n#define M98925_THERMWARN_LEVEL_WIDTH\t\t\t2\n#define M98925_WATCH_TIME_MASK\t\t\t(0x03<<0)\n#define M98925_WATCH_TIME_SHIFT\t\t\t0\n#define M98925_WATCH_TIME_WIDTH\t\t\t2\n\n \n#define M98925_EN_MASK\t\t\t(1<<7)\n#define M98925_EN_SHIFT\t\t\t7\n#define M98925_EN_WIDTH\t\t\t1\n\n \n#define M98925_BST_ILIM_MASK\t(0x1F<<3)\n#define M98925_BST_ILIM_SHIFT\t3\n#define M98925_BST_ILIM_WIDTH\t5\n\n \n#define M98925_REV_ID_MASK\t(0xFF<<0)\n#define M98925_REV_ID_SHIFT\t0\n#define M98925_REV_ID_WIDTH\t8\n\nstruct max98925_priv {\n\tstruct regmap *regmap;\n\tstruct snd_soc_component *component;\n\tstruct max98925_pdata *pdata;\n\tunsigned int sysclk;\n\tunsigned int v_slot;\n\tunsigned int i_slot;\n\tunsigned int spk_gain;\n\tunsigned int ch_size;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}