 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: Q-2019.12
Date   : Wed Mar 17 12:05:43 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: CTRL/cur_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PROC/candidate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  CTRL/cur_state_reg[1]/CK (DFFRX2)        0.00       0.50 r
  CTRL/cur_state_reg[1]/Q (DFFRX2)         0.74       1.24 f
  CTRL/cur_state[1] (CTRL)                 0.00       1.24 f
  PROC/cur_state[1] (PROC)                 0.00       1.24 f
  PROC/U47/Y (OR2X1)                       0.44       1.69 f
  PROC/U70/Y (NOR2X1)                      0.55       2.23 r
  PROC/U21/Y (AND2X2)                      0.54       2.77 r
  PROC/U20/Y (INVX3)                       0.40       3.17 f
  PROC/U145/Y (OAI222X1)                   0.76       3.93 r
  PROC/U93/Y (AND2X2)                      0.28       4.20 r
  PROC/U14/CO (ADDHXL)                     0.32       4.53 r
  PROC/U43/S (ADDHXL)                      0.42       4.95 r
  PROC/r452/U1_3/CO (ADDFXL)               0.92       5.88 r
  PROC/r452/U1_4/CO (CMPR32X2)             0.43       6.31 r
  PROC/r452/U3/Y (XOR3X2)                  0.55       6.85 f
  PROC/U74/Y (OR2XL)                       0.33       7.18 f
  PROC/U17/Y (NAND3X1)                     0.32       7.50 r
  PROC/U7/Y (OR2X2)                        0.23       7.73 r
  PROC/U5/Y (NAND3X2)                      0.11       7.84 f
  PROC/U37/Y (AO22X2)                      0.34       8.18 f
  PROC/U19/Y (NAND2X1)                     0.45       8.62 r
  PROC/U81/Y (INVXL)                       0.28       8.91 f
  PROC/U45/Y (OAI221X2)                    0.28       9.19 r
  PROC/U4/Y (BUFX12)                       0.22       9.41 r
  PROC/U90/Y (NOR2BX4)                     0.36       9.76 r
  PROC/U179/Y (OAI2BB2XL)                  0.34      10.11 r
  PROC/candidate_reg[0]/D (DFFRX1)         0.00      10.11 r
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  PROC/candidate_reg[0]/CK (DFFRX1)        0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
