0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/Bounce_tb.v,1603690460,verilog,,,,bounce_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/clock_divider.v,1603694883,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/clock_divider_tb.v,,clock_divider,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/clock_divider_tb.v,1603650474,verilog,,,,clock_divider_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/half_adder.v,1603657003,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/up_counter.v,,half_adder,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/half_adder_tb.v,1603657143,verilog,,,,half_adder_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/noDebounce.v,1601760970,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/Bounce_tb.v,,noDebounce,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/up_counter.v,1603677613,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/up_counter_tb.v,,Threebit_counter;up_counter,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/up_counter_tb.v,1603695291,verilog,,,,up_counter_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/withDebounce.v,1601760814,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/Bounce_tb.v,,withDebounce,,,,,,,,
