#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul 10 15:01:28 2025
# Process ID         : 30992
# Current directory  : D:/FPGA/zybo/hdmi/hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1384 D:\FPGA\zybo\hdmi\hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/hdmi/hw/vivado.log
# Journal file       : D:/FPGA/zybo/hdmi/hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 47449 MB
# Total Virtual      : 64404 MB
# Available Virtual  : 24028 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.xpr
INFO: [Project 1-313] Project file moved from 'D:/Zybo-Z7-HW/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_xbar_2
design_1_dvi2rgb_0_0
design_1_proc_sys_reset_0_0
design_1_proc_sys_reset_fclk0_0
design_1_proc_sys_reset_fclk1_0
design_1_axi_gpio_video_0
design_1_axis_subset_converter_in_0
design_1_axi_interconnect_gp0_0
design_1_xbar_3
design_1_s00_regslice_0
design_1_s01_regslice_0
design_1_m00_regslice_0
design_1_auto_pc_1
design_1_axi_interconnect_hp0_0
design_1_axi_vdma_0_0
design_1_axis_subset_converter_out_0
design_1_v_axi4s_vid_out_0_0
design_1_v_tc_in_0
design_1_v_tc_out_0
design_1_v_vid_in_axi4s_0_0

INFO: [Project 1-230] Project 'Zybo-Z7-HW.xpr' upgraded for this version of Vivado.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1356.762 ; gain = 242.965
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.2 - axi_dynclk_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Successfully read diagram <design_1> from block design file <D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1494.168 ; gain = 122.160
open_project D:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_4/bd_a19e_arinsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_5/bd_a19e_rinsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_6/bd_a19e_awinsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_7/bd_a19e_winsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_8/bd_a19e_binsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_9/bd_a19e_aroutsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_10/bd_a19e_routsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_11/bd_a19e_awoutsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_12/bd_a19e_woutsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_13/bd_a19e_boutsw_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_14/bd_a19e_arni_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_15/bd_a19e_rni_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_16/bd_a19e_awni_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_17/bd_a19e_wni_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_18/bd_a19e_bni_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_19/bd_a19e_s00mmu_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_20/bd_a19e_s00tr_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_21/bd_a19e_s00sic_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_22/bd_a19e_s00a2s_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_23/bd_a19e_sarn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_24/bd_a19e_srn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_25/bd_a19e_sawn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_26/bd_a19e_swn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_27/bd_a19e_sbn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_28/bd_a19e_m00s2a_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_29/bd_a19e_m00arn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_30/bd_a19e_m00rn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_31/bd_a19e_m00awn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_32/bd_a19e_m00wn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_33/bd_a19e_m00bn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_34/bd_a19e_m00e_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_35/bd_a19e_m01s2a_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_36/bd_a19e_m01arn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_37/bd_a19e_m01rn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_38/bd_a19e_m01awn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_39/bd_a19e_m01wn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_40/bd_a19e_m01bn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_41/bd_a19e_m01e_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_42/bd_a19e_m02s2a_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_43/bd_a19e_m02arn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_44/bd_a19e_m02rn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_45/bd_a19e_m02awn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_46/bd_a19e_m02wn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_47/bd_a19e_m02bn_0.xci' referenced by design 'bd_a19e' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/mipi/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.gen/sources_1/bd/design_1/ip/design_1_vpss_0_0/bd_1/ip/ip_48/bd_a19e_m02e_0.xci' referenced by design 'bd_a19e' could not be found.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:01:03 ; elapsed = 00:02:50 . Memory (MB): peak = 1742.594 ; gain = 99.441
update_compile_order -fileset sources_1
