pmu_irq_handler	,	F_19
ENOMEM	,	V_47
pmu_base	,	V_19
irq_set_chained_handler	,	F_34
spin_lock_init	,	F_37
IRQ_NOREQUEST	,	V_49
hwirq	,	V_41
writel_relaxed	,	F_5
IRQ_NOPROBE	,	V_50
"%s: unable to alloc irq domain gc: %d\n"	,	L_5
dove_init_pmu_legacy	,	F_35
domain_initdata	,	V_63
"#reset-cells"	,	L_14
generic_pm_domain	,	V_15
of_genpd_add_provider_simple	,	F_18
irq_desc	,	V_30
"pmu_irq"	,	L_3
np_pmu	,	V_67
pmu	,	V_5
lock	,	V_8
irq_domain	,	V_35
id	,	V_3
"%s: no interrupt specified\n"	,	L_15
rcdev_to_pmu	,	F_2
pwr_mask	,	V_24
pmu_domain_power_on	,	F_15
val	,	V_7
dove_init_pmu_irq	,	F_27
"marvell,pmu_iso_mask"	,	L_12
rc	,	V_2
domain	,	V_16
reset	,	V_12
pr_err	,	F_12
of_node	,	V_14
GFP_KERNEL	,	V_64
parent_irq	,	V_69
mask_cache	,	V_39
pmu_reset_reset	,	F_1
dove_pmu_domain_initdata	,	V_62
"dove_init_pmu_irq() failed: %d\n"	,	L_6
irq_mask	,	V_56
pm_genpd_init	,	F_17
kfree	,	F_44
flags	,	V_6
kstrdup	,	F_46
rst_mask	,	V_22
handle_level_irq	,	V_48
device_node	,	V_25
of_parse_phandle_with_args	,	F_48
power_off	,	V_28
"marvell,dove-pmu"	,	L_7
of_property_read_u32	,	F_47
"%s: unable to add irq domain\n"	,	L_4
dove_pmu_initdata	,	V_60
PMU_PWR	,	V_23
pmu_domain	,	V_17
of_phandle_args	,	V_70
handle_bad_irq	,	F_21
irq_generic_chip_ops	,	V_46
irq_domain_start	,	V_66
irq_gc_mask_set_bit	,	V_59
"marvell,pmu_pwr_mask"	,	L_11
stat	,	V_37
chip	,	V_55
__pmu_domain_register	,	F_16
pmu_reset_init	,	F_10
irq	,	V_42
regs	,	V_53
fls	,	F_22
irq_domain_associate_many	,	F_38
"resets"	,	L_13
power_on	,	V_29
irq_domain_remove	,	F_31
__init	,	T_2
of_iomap	,	F_42
of_get_child_by_name	,	F_41
of_node_put	,	F_49
for_each_available_child_of_node	,	F_45
"%s: failed to find domains sub-node\n"	,	L_9
__iomem	,	T_3
pmc_base	,	V_9
irq_gc_mask_clr_bit	,	V_57
dove_init_pmu	,	F_39
irq_gc_lock	,	F_25
u32	,	T_1
PMC_IRQ_CAUSE	,	V_38
"domains"	,	L_8
ret	,	V_11
"pmu: %s failed: %d\n"	,	L_1
irq_domain_add_linear	,	F_29
domains_node	,	V_68
domains	,	V_65
irq_get_domain_generic_chip	,	F_32
done	,	V_40
NR_PMU_IRQS	,	V_45
"reset_controller_register"	,	L_2
PMU_ISO	,	V_21
spin_unlock_irqrestore	,	F_7
readl_relaxed	,	F_4
spin_lock_irqsave	,	F_3
name	,	V_43
irq_of_parse_and_map	,	F_50
generic_handle_irq	,	F_23
irq_gc	,	V_34
pmu_reset_deassert	,	F_9
initdata	,	V_61
desc	,	V_31
iounmap	,	F_43
np	,	V_26
chip_types	,	V_52
irq_alloc_domain_generic_chips	,	F_30
pmu_domain_power_off	,	F_13
"%s: failed to map PMU\n"	,	L_10
PMC_IRQ_MASK	,	V_44
pmu_dom	,	V_18
IRQ_GC_INIT_MASK_CACHE	,	V_51
PMC_SW_RST	,	V_10
kzalloc	,	F_36
reset_controller_dev	,	V_1
irq_find_mapping	,	F_24
of_find_compatible_node	,	F_40
to_pmu_domain	,	F_14
irq_chip_generic	,	V_32
reg_base	,	V_36
gc	,	V_33
mask	,	V_54
writel	,	F_28
irq_unmask	,	V_58
pmu_data	,	V_4
pmu_reset_assert	,	F_8
BIT	,	F_6
irq_gc_unlock	,	F_26
pmu_reset	,	V_13
iso_mask	,	V_20
irq_set_handler_data	,	F_33
reset_controller_register	,	F_11
base	,	V_27
irq_desc_get_handler_data	,	F_20
