{
  "module_name": "radio_2057.h",
  "hash_id": "8e99785372fd1414b68653e445c2c7c1c42769f6cb225f40503364faeadf6c6b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/radio_2057.h",
  "human_readable_source": " \n#ifndef B43_RADIO_2057_H_\n#define B43_RADIO_2057_H_\n\n#include <linux/types.h>\n\n#include \"tables_nphy.h\"\n\n#define R2057_DACBUF_VINCM_CORE0\t\t0x000\n#define R2057_IDCODE\t\t\t\t0x001\n#define R2057_RCCAL_MASTER\t\t\t0x002\n#define R2057_RCCAL_CAP_SIZE\t\t\t0x003\n#define R2057_RCAL_CONFIG\t\t\t0x004\n#define R2057_GPAIO_CONFIG\t\t\t0x005\n#define R2057_GPAIO_SEL1\t\t\t0x006\n#define R2057_GPAIO_SEL0\t\t\t0x007\n#define R2057_CLPO_CONFIG\t\t\t0x008\n#define R2057_BANDGAP_CONFIG\t\t\t0x009\n#define R2057_BANDGAP_RCAL_TRIM\t\t\t0x00a\n#define R2057_AFEREG_CONFIG\t\t\t0x00b\n#define R2057_TEMPSENSE_CONFIG\t\t\t0x00c\n#define R2057_XTAL_CONFIG1\t\t\t0x00d\n#define R2057_XTAL_ICORE_SIZE\t\t\t0x00e\n#define R2057_XTAL_BUF_SIZE\t\t\t0x00f\n#define R2057_XTAL_PULLCAP_SIZE\t\t\t0x010\n#define R2057_RFPLL_MASTER\t\t\t0x011\n#define R2057_VCOMONITOR_VTH_L\t\t\t0x012\n#define R2057_VCOMONITOR_VTH_H\t\t\t0x013\n#define R2057_VCOCAL_BIASRESET_RFPLLREG_VOUT\t0x014\n#define R2057_VCO_VARCSIZE_IDAC\t\t\t0x015\n#define R2057_VCOCAL_COUNTVAL0\t\t\t0x016\n#define R2057_VCOCAL_COUNTVAL1\t\t\t0x017\n#define R2057_VCOCAL_INTCLK_COUNT\t\t0x018\n#define R2057_VCOCAL_MASTER\t\t\t0x019\n#define R2057_VCOCAL_NUMCAPCHANGE\t\t0x01a\n#define R2057_VCOCAL_WINSIZE\t\t\t0x01b\n#define R2057_VCOCAL_DELAY_AFTER_REFRESH\t0x01c\n#define R2057_VCOCAL_DELAY_AFTER_CLOSELOOP\t0x01d\n#define R2057_VCOCAL_DELAY_AFTER_OPENLOOP\t0x01e\n#define R2057_VCOCAL_DELAY_BEFORE_OPENLOOP\t0x01f\n#define R2057_VCO_FORCECAPEN_FORCECAP1\t\t0x020\n#define R2057_VCO_FORCECAP0\t\t\t0x021\n#define R2057_RFPLL_REFMASTER_SPAREXTALSIZE\t0x022\n#define R2057_RFPLL_PFD_RESET_PW\t\t0x023\n#define R2057_RFPLL_LOOPFILTER_R2\t\t0x024\n#define R2057_RFPLL_LOOPFILTER_R1\t\t0x025\n#define R2057_RFPLL_LOOPFILTER_C3\t\t0x026\n#define R2057_RFPLL_LOOPFILTER_C2\t\t0x027\n#define R2057_RFPLL_LOOPFILTER_C1\t\t0x028\n#define R2057_CP_KPD_IDAC\t\t\t0x029\n#define R2057_RFPLL_IDACS\t\t\t0x02a\n#define R2057_RFPLL_MISC_EN\t\t\t0x02b\n#define R2057_RFPLL_MMD0\t\t\t0x02c\n#define R2057_RFPLL_MMD1\t\t\t0x02d\n#define R2057_RFPLL_MISC_CAL_RESETN\t\t0x02e\n#define R2057_JTAGXTAL_SIZE_CPBIAS_FILTRES\t0x02f\n#define R2057_VCO_ALCREF_BBPLLXTAL_SIZE\t\t0x030\n#define R2057_VCOCAL_READCAP0\t\t\t0x031\n#define R2057_VCOCAL_READCAP1\t\t\t0x032\n#define R2057_VCOCAL_STATUS\t\t\t0x033\n#define R2057_LOGEN_PUS\t\t\t\t0x034\n#define R2057_LOGEN_PTAT_RESETS\t\t\t0x035\n#define R2057_VCOBUF_IDACS\t\t\t0x036\n#define R2057_VCOBUF_TUNE\t\t\t0x037\n#define R2057_CMOSBUF_TX2GQ_IDACS\t\t0x038\n#define R2057_CMOSBUF_TX2GI_IDACS\t\t0x039\n#define R2057_CMOSBUF_TX5GQ_IDACS\t\t0x03a\n#define R2057_CMOSBUF_TX5GI_IDACS\t\t0x03b\n#define R2057_CMOSBUF_RX2GQ_IDACS\t\t0x03c\n#define R2057_CMOSBUF_RX2GI_IDACS\t\t0x03d\n#define R2057_CMOSBUF_RX5GQ_IDACS\t\t0x03e\n#define R2057_CMOSBUF_RX5GI_IDACS\t\t0x03f\n#define R2057_LOGEN_MX2G_IDACS\t\t\t0x040\n#define R2057_LOGEN_MX2G_TUNE\t\t\t0x041\n#define R2057_LOGEN_MX5G_IDACS\t\t\t0x042\n#define R2057_LOGEN_MX5G_TUNE\t\t\t0x043\n#define R2057_LOGEN_MX5G_RCCR\t\t\t0x044\n#define R2057_LOGEN_INDBUF2G_IDAC\t\t0x045\n#define R2057_LOGEN_INDBUF2G_IBOOST\t\t0x046\n#define R2057_LOGEN_INDBUF2G_TUNE\t\t0x047\n#define R2057_LOGEN_INDBUF5G_IDAC\t\t0x048\n#define R2057_LOGEN_INDBUF5G_IBOOST\t\t0x049\n#define R2057_LOGEN_INDBUF5G_TUNE\t\t0x04a\n#define R2057_CMOSBUF_TX_RCCR\t\t\t0x04b\n#define R2057_CMOSBUF_RX_RCCR\t\t\t0x04c\n#define R2057_LOGEN_SEL_PKDET\t\t\t0x04d\n#define R2057_CMOSBUF_SHAREIQ_PTAT\t\t0x04e\n\n \n#define R2057_RXTXBIAS_CONFIG_CORE0\t\t0x04f\n#define R2057_TXGM_TXRF_PUS_CORE0\t\t0x050\n#define R2057_TXGM_IDAC_BLEED_CORE0\t\t0x051\n#define R2057_TXGM_GAIN_CORE0\t\t\t0x056\n#define R2057_TXGM2G_PKDET_PUS_CORE0\t\t0x057\n#define R2057_PAD2G_PTATS_CORE0\t\t\t0x058\n#define R2057_PAD2G_IDACS_CORE0\t\t\t0x059\n#define R2057_PAD2G_BOOST_PU_CORE0\t\t0x05a\n#define R2057_PAD2G_CASCV_GAIN_CORE0\t\t0x05b\n#define R2057_TXMIX2G_TUNE_BOOST_PU_CORE0\t0x05c\n#define R2057_TXMIX2G_LODC_CORE0\t\t0x05d\n#define R2057_PAD2G_TUNE_PUS_CORE0\t\t0x05e\n#define R2057_IPA2G_GAIN_CORE0\t\t\t0x05f\n#define R2057_TSSI2G_SPARE1_CORE0\t\t0x060\n#define R2057_TSSI2G_SPARE2_CORE0\t\t0x061\n#define R2057_IPA2G_TUNEV_CASCV_PTAT_CORE0\t0x062\n#define R2057_IPA2G_IMAIN_CORE0\t\t\t0x063\n#define R2057_IPA2G_CASCONV_CORE0\t\t0x064\n#define R2057_IPA2G_CASCOFFV_CORE0\t\t0x065\n#define R2057_IPA2G_BIAS_FILTER_CORE0\t\t0x066\n#define R2057_TX5G_PKDET_CORE0\t\t\t0x069\n#define R2057_PGA_PTAT_TXGM5G_PU_CORE0\t\t0x06a\n#define R2057_PAD5G_PTATS1_CORE0\t\t0x06b\n#define R2057_PAD5G_CLASS_PTATS2_CORE0\t\t0x06c\n#define R2057_PGA_BOOSTPTAT_IMAIN_CORE0\t\t0x06d\n#define R2057_PAD5G_CASCV_IMAIN_CORE0\t\t0x06e\n#define R2057_TXMIX5G_IBOOST_PAD_IAUX_CORE0\t0x06f\n#define R2057_PGA_BOOST_TUNE_CORE0\t\t0x070\n#define R2057_PGA_GAIN_CORE0\t\t\t0x071\n#define R2057_PAD5G_CASCOFFV_GAIN_PUS_CORE0\t0x072\n#define R2057_TXMIX5G_BOOST_TUNE_CORE0\t\t0x073\n#define R2057_PAD5G_TUNE_MISC_PUS_CORE0\t\t0x074\n#define R2057_IPA5G_IAUX_CORE0\t\t\t0x075\n#define R2057_IPA5G_GAIN_CORE0\t\t\t0x076\n#define R2057_TSSI5G_SPARE1_CORE0\t\t0x077\n#define R2057_TSSI5G_SPARE2_CORE0\t\t0x078\n#define R2057_IPA5G_CASCOFFV_PU_CORE0\t\t0x079\n#define R2057_IPA5G_PTAT_CORE0\t\t\t0x07a\n#define R2057_IPA5G_IMAIN_CORE0\t\t\t0x07b\n#define R2057_IPA5G_CASCONV_CORE0\t\t0x07c\n#define R2057_IPA5G_BIAS_FILTER_CORE0\t\t0x07d\n#define R2057_PAD_BIAS_FILTER_BWS_CORE0\t\t0x080\n#define R2057_TR2G_CONFIG1_CORE0_NU\t\t0x081\n#define R2057_TR2G_CONFIG2_CORE0_NU\t\t0x082\n#define R2057_LNA5G_RFEN_CORE0\t\t\t0x083\n#define R2057_TR5G_CONFIG2_CORE0_NU\t\t0x084\n#define R2057_RXRFBIAS_IBOOST_PU_CORE0\t\t0x085\n#define R2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0\t0x086\n#define R2057_RXGM_CMFBITAIL_AUXPTAT_CORE0\t0x087\n#define R2057_RXMIX_ICORE_RXGM_IAUX_CORE0\t0x088\n#define R2057_RXMIX_CMFBITAIL_PU_CORE0\t\t0x089\n#define R2057_LNA2_IMAIN_PTAT_PU_CORE0\t\t0x08a\n#define R2057_LNA2_IAUX_PTAT_CORE0\t\t0x08b\n#define R2057_LNA1_IMAIN_PTAT_PU_CORE0\t\t0x08c\n#define R2057_LNA15G_INPUT_MATCH_TUNE_CORE0\t0x08d\n#define R2057_RXRFBIAS_BANDSEL_CORE0\t\t0x08e\n#define R2057_TIA_CONFIG_CORE0\t\t\t0x08f\n#define R2057_TIA_IQGAIN_CORE0\t\t\t0x090\n#define R2057_TIA_IBIAS2_CORE0\t\t\t0x091\n#define R2057_TIA_IBIAS1_CORE0\t\t\t0x092\n#define R2057_TIA_SPARE_Q_CORE0\t\t\t0x093\n#define R2057_TIA_SPARE_I_CORE0\t\t\t0x094\n#define R2057_RXMIX2G_PUS_CORE0\t\t\t0x095\n#define R2057_RXMIX2G_VCMREFS_CORE0\t\t0x096\n#define R2057_RXMIX2G_LODC_QI_CORE0\t\t0x097\n#define R2057_W12G_BW_LNA2G_PUS_CORE0\t\t0x098\n#define R2057_LNA2G_GAIN_CORE0\t\t\t0x099\n#define R2057_LNA2G_TUNE_CORE0\t\t\t0x09a\n#define R2057_RXMIX5G_PUS_CORE0\t\t\t0x09b\n#define R2057_RXMIX5G_VCMREFS_CORE0\t\t0x09c\n#define R2057_RXMIX5G_LODC_QI_CORE0\t\t0x09d\n#define R2057_W15G_BW_LNA5G_PUS_CORE0\t\t0x09e\n#define R2057_LNA5G_GAIN_CORE0\t\t\t0x09f\n#define R2057_LNA5G_TUNE_CORE0\t\t\t0x0a0\n#define R2057_LPFSEL_TXRX_RXBB_PUS_CORE0\t0x0a1\n#define R2057_RXBB_BIAS_MASTER_CORE0\t\t0x0a2\n#define R2057_RXBB_VGABUF_IDACS_CORE0\t\t0x0a3\n#define R2057_LPF_VCMREF_TXBUF_VCMREF_CORE0\t0x0a4\n#define R2057_TXBUF_VINCM_CORE0\t\t\t0x0a5\n#define R2057_TXBUF_IDACS_CORE0\t\t\t0x0a6\n#define R2057_LPF_RESP_RXBUF_BW_CORE0\t\t0x0a7\n#define R2057_RXBB_CC_CORE0\t\t\t0x0a8\n#define R2057_RXBB_SPARE3_CORE0\t\t\t0x0a9\n#define R2057_RXBB_RCCAL_HPC_CORE0\t\t0x0aa\n#define R2057_LPF_IDACS_CORE0\t\t\t0x0ab\n#define R2057_LPFBYP_DCLOOP_BYP_IDAC_CORE0\t0x0ac\n#define R2057_TXBUF_GAIN_CORE0\t\t\t0x0ad\n#define R2057_AFELOOPBACK_AACI_RESP_CORE0\t0x0ae\n#define R2057_RXBUF_DEGEN_CORE0\t\t\t0x0af\n#define R2057_RXBB_SPARE2_CORE0\t\t\t0x0b0\n#define R2057_RXBB_SPARE1_CORE0\t\t\t0x0b1\n#define R2057_RSSI_MASTER_CORE0\t\t\t0x0b2\n#define R2057_W2_MASTER_CORE0\t\t\t0x0b3\n#define R2057_NB_MASTER_CORE0\t\t\t0x0b4\n#define R2057_W2_IDACS0_Q_CORE0\t\t\t0x0b5\n#define R2057_W2_IDACS1_Q_CORE0\t\t\t0x0b6\n#define R2057_W2_IDACS0_I_CORE0\t\t\t0x0b7\n#define R2057_W2_IDACS1_I_CORE0\t\t\t0x0b8\n#define R2057_RSSI_GPAIOSEL_W1_IDACS_CORE0\t0x0b9\n#define R2057_NB_IDACS_Q_CORE0\t\t\t0x0ba\n#define R2057_NB_IDACS_I_CORE0\t\t\t0x0bb\n#define R2057_BACKUP4_CORE0\t\t\t0x0c1\n#define R2057_BACKUP3_CORE0\t\t\t0x0c2\n#define R2057_BACKUP2_CORE0\t\t\t0x0c3\n#define R2057_BACKUP1_CORE0\t\t\t0x0c4\n#define R2057_SPARE16_CORE0\t\t\t0x0c5\n#define R2057_SPARE15_CORE0\t\t\t0x0c6\n#define R2057_SPARE14_CORE0\t\t\t0x0c7\n#define R2057_SPARE13_CORE0\t\t\t0x0c8\n#define R2057_SPARE12_CORE0\t\t\t0x0c9\n#define R2057_SPARE11_CORE0\t\t\t0x0ca\n#define R2057_TX2G_BIAS_RESETS_CORE0\t\t0x0cb\n#define R2057_TX5G_BIAS_RESETS_CORE0\t\t0x0cc\n#define R2057_IQTEST_SEL_PU\t\t\t0x0cd\n#define R2057_XTAL_CONFIG2\t\t\t0x0ce\n#define R2057_BUFS_MISC_LPFBW_CORE0\t\t0x0cf\n#define R2057_TXLPF_RCCAL_CORE0\t\t\t0x0d0\n#define R2057_RXBB_GPAIOSEL_RXLPF_RCCAL_CORE0\t0x0d1\n#define R2057_LPF_GAIN_CORE0\t\t\t0x0d2\n#define R2057_DACBUF_IDACS_BW_CORE0\t\t0x0d3\n\n \n#define R2057_RXTXBIAS_CONFIG_CORE1\t\t0x0d4\n#define R2057_TXGM_TXRF_PUS_CORE1\t\t0x0d5\n#define R2057_TXGM_IDAC_BLEED_CORE1\t\t0x0d6\n#define R2057_TXGM_GAIN_CORE1\t\t\t0x0db\n#define R2057_TXGM2G_PKDET_PUS_CORE1\t\t0x0dc\n#define R2057_PAD2G_PTATS_CORE1\t\t\t0x0dd\n#define R2057_PAD2G_IDACS_CORE1\t\t\t0x0de\n#define R2057_PAD2G_BOOST_PU_CORE1\t\t0x0df\n#define R2057_PAD2G_CASCV_GAIN_CORE1\t\t0x0e0\n#define R2057_TXMIX2G_TUNE_BOOST_PU_CORE1\t0x0e1\n#define R2057_TXMIX2G_LODC_CORE1\t\t0x0e2\n#define R2057_PAD2G_TUNE_PUS_CORE1\t\t0x0e3\n#define R2057_IPA2G_GAIN_CORE1\t\t\t0x0e4\n#define R2057_TSSI2G_SPARE1_CORE1\t\t0x0e5\n#define R2057_TSSI2G_SPARE2_CORE1\t\t0x0e6\n#define R2057_IPA2G_TUNEV_CASCV_PTAT_CORE1\t0x0e7\n#define R2057_IPA2G_IMAIN_CORE1\t\t\t0x0e8\n#define R2057_IPA2G_CASCONV_CORE1\t\t0x0e9\n#define R2057_IPA2G_CASCOFFV_CORE1\t\t0x0ea\n#define R2057_IPA2G_BIAS_FILTER_CORE1\t\t0x0eb\n#define R2057_TX5G_PKDET_CORE1\t\t\t0x0ee\n#define R2057_PGA_PTAT_TXGM5G_PU_CORE1\t\t0x0ef\n#define R2057_PAD5G_PTATS1_CORE1\t\t0x0f0\n#define R2057_PAD5G_CLASS_PTATS2_CORE1\t\t0x0f1\n#define R2057_PGA_BOOSTPTAT_IMAIN_CORE1\t\t0x0f2\n#define R2057_PAD5G_CASCV_IMAIN_CORE1\t\t0x0f3\n#define R2057_TXMIX5G_IBOOST_PAD_IAUX_CORE1\t0x0f4\n#define R2057_PGA_BOOST_TUNE_CORE1\t\t0x0f5\n#define R2057_PGA_GAIN_CORE1\t\t\t0x0f6\n#define R2057_PAD5G_CASCOFFV_GAIN_PUS_CORE1\t0x0f7\n#define R2057_TXMIX5G_BOOST_TUNE_CORE1\t\t0x0f8\n#define R2057_PAD5G_TUNE_MISC_PUS_CORE1\t\t0x0f9\n#define R2057_IPA5G_IAUX_CORE1\t\t\t0x0fa\n#define R2057_IPA5G_GAIN_CORE1\t\t\t0x0fb\n#define R2057_TSSI5G_SPARE1_CORE1\t\t0x0fc\n#define R2057_TSSI5G_SPARE2_CORE1\t\t0x0fd\n#define R2057_IPA5G_CASCOFFV_PU_CORE1\t\t0x0fe\n#define R2057_IPA5G_PTAT_CORE1\t\t\t0x0ff\n#define R2057_IPA5G_IMAIN_CORE1\t\t\t0x100\n#define R2057_IPA5G_CASCONV_CORE1\t\t0x101\n#define R2057_IPA5G_BIAS_FILTER_CORE1\t\t0x102\n#define R2057_PAD_BIAS_FILTER_BWS_CORE1\t\t0x105\n#define R2057_TR2G_CONFIG1_CORE1_NU\t\t0x106\n#define R2057_TR2G_CONFIG2_CORE1_NU\t\t0x107\n#define R2057_LNA5G_RFEN_CORE1\t\t\t0x108\n#define R2057_TR5G_CONFIG2_CORE1_NU\t\t0x109\n#define R2057_RXRFBIAS_IBOOST_PU_CORE1\t\t0x10a\n#define R2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1\t0x10b\n#define R2057_RXGM_CMFBITAIL_AUXPTAT_CORE1\t0x10c\n#define R2057_RXMIX_ICORE_RXGM_IAUX_CORE1\t0x10d\n#define R2057_RXMIX_CMFBITAIL_PU_CORE1\t\t0x10e\n#define R2057_LNA2_IMAIN_PTAT_PU_CORE1\t\t0x10f\n#define R2057_LNA2_IAUX_PTAT_CORE1\t\t0x110\n#define R2057_LNA1_IMAIN_PTAT_PU_CORE1\t\t0x111\n#define R2057_LNA15G_INPUT_MATCH_TUNE_CORE1\t0x112\n#define R2057_RXRFBIAS_BANDSEL_CORE1\t\t0x113\n#define R2057_TIA_CONFIG_CORE1\t\t\t0x114\n#define R2057_TIA_IQGAIN_CORE1\t\t\t0x115\n#define R2057_TIA_IBIAS2_CORE1\t\t\t0x116\n#define R2057_TIA_IBIAS1_CORE1\t\t\t0x117\n#define R2057_TIA_SPARE_Q_CORE1\t\t\t0x118\n#define R2057_TIA_SPARE_I_CORE1\t\t\t0x119\n#define R2057_RXMIX2G_PUS_CORE1\t\t\t0x11a\n#define R2057_RXMIX2G_VCMREFS_CORE1\t\t0x11b\n#define R2057_RXMIX2G_LODC_QI_CORE1\t\t0x11c\n#define R2057_W12G_BW_LNA2G_PUS_CORE1\t\t0x11d\n#define R2057_LNA2G_GAIN_CORE1\t\t\t0x11e\n#define R2057_LNA2G_TUNE_CORE1\t\t\t0x11f\n#define R2057_RXMIX5G_PUS_CORE1\t\t\t0x120\n#define R2057_RXMIX5G_VCMREFS_CORE1\t\t0x121\n#define R2057_RXMIX5G_LODC_QI_CORE1\t\t0x122\n#define R2057_W15G_BW_LNA5G_PUS_CORE1\t\t0x123\n#define R2057_LNA5G_GAIN_CORE1\t\t\t0x124\n#define R2057_LNA5G_TUNE_CORE1\t\t\t0x125\n#define R2057_LPFSEL_TXRX_RXBB_PUS_CORE1\t0x126\n#define R2057_RXBB_BIAS_MASTER_CORE1\t\t0x127\n#define R2057_RXBB_VGABUF_IDACS_CORE1\t\t0x128\n#define R2057_LPF_VCMREF_TXBUF_VCMREF_CORE1\t0x129\n#define R2057_TXBUF_VINCM_CORE1\t\t\t0x12a\n#define R2057_TXBUF_IDACS_CORE1\t\t\t0x12b\n#define R2057_LPF_RESP_RXBUF_BW_CORE1\t\t0x12c\n#define R2057_RXBB_CC_CORE1\t\t\t0x12d\n#define R2057_RXBB_SPARE3_CORE1\t\t\t0x12e\n#define R2057_RXBB_RCCAL_HPC_CORE1\t\t0x12f\n#define R2057_LPF_IDACS_CORE1\t\t\t0x130\n#define R2057_LPFBYP_DCLOOP_BYP_IDAC_CORE1\t0x131\n#define R2057_TXBUF_GAIN_CORE1\t\t\t0x132\n#define R2057_AFELOOPBACK_AACI_RESP_CORE1\t0x133\n#define R2057_RXBUF_DEGEN_CORE1\t\t\t0x134\n#define R2057_RXBB_SPARE2_CORE1\t\t\t0x135\n#define R2057_RXBB_SPARE1_CORE1\t\t\t0x136\n#define R2057_RSSI_MASTER_CORE1\t\t\t0x137\n#define R2057_W2_MASTER_CORE1\t\t\t0x138\n#define R2057_NB_MASTER_CORE1\t\t\t0x139\n#define R2057_W2_IDACS0_Q_CORE1\t\t\t0x13a\n#define R2057_W2_IDACS1_Q_CORE1\t\t\t0x13b\n#define R2057_W2_IDACS0_I_CORE1\t\t\t0x13c\n#define R2057_W2_IDACS1_I_CORE1\t\t\t0x13d\n#define R2057_RSSI_GPAIOSEL_W1_IDACS_CORE1\t0x13e\n#define R2057_NB_IDACS_Q_CORE1\t\t\t0x13f\n#define R2057_NB_IDACS_I_CORE1\t\t\t0x140\n#define R2057_BACKUP4_CORE1\t\t\t0x146\n#define R2057_BACKUP3_CORE1\t\t\t0x147\n#define R2057_BACKUP2_CORE1\t\t\t0x148\n#define R2057_BACKUP1_CORE1\t\t\t0x149\n#define R2057_SPARE16_CORE1\t\t\t0x14a\n#define R2057_SPARE15_CORE1\t\t\t0x14b\n#define R2057_SPARE14_CORE1\t\t\t0x14c\n#define R2057_SPARE13_CORE1\t\t\t0x14d\n#define R2057_SPARE12_CORE1\t\t\t0x14e\n#define R2057_SPARE11_CORE1\t\t\t0x14f\n#define R2057_TX2G_BIAS_RESETS_CORE1\t\t0x150\n#define R2057_TX5G_BIAS_RESETS_CORE1\t\t0x151\n#define R2057_SPARE8_CORE1\t\t\t0x152\n#define R2057_SPARE7_CORE1\t\t\t0x153\n#define R2057_BUFS_MISC_LPFBW_CORE1\t\t0x154\n#define R2057_TXLPF_RCCAL_CORE1\t\t\t0x155\n#define R2057_RXBB_GPAIOSEL_RXLPF_RCCAL_CORE1\t0x156\n#define R2057_LPF_GAIN_CORE1\t\t\t0x157\n#define R2057_DACBUF_IDACS_BW_CORE1\t\t0x158\n\n#define R2057_DACBUF_VINCM_CORE1\t\t0x159\n#define R2057_RCCAL_START_R1_Q1_P1\t\t0x15a\n#define R2057_RCCAL_X1\t\t\t\t0x15b\n#define R2057_RCCAL_TRC0\t\t\t0x15c\n#define R2057_RCCAL_TRC1\t\t\t0x15d\n#define R2057_RCCAL_DONE_OSCCAP\t\t\t0x15e\n#define R2057_RCCAL_N0_0\t\t\t0x15f\n#define R2057_RCCAL_N0_1\t\t\t0x160\n#define R2057_RCCAL_N1_0\t\t\t0x161\n#define R2057_RCCAL_N1_1\t\t\t0x162\n#define R2057_RCAL_STATUS\t\t\t0x163\n#define R2057_XTALPUOVR_PINCTRL\t\t\t0x164\n#define R2057_OVR_REG0\t\t\t\t0x165\n#define R2057_OVR_REG1\t\t\t\t0x166\n#define R2057_OVR_REG2\t\t\t\t0x167\n#define R2057_OVR_REG3\t\t\t\t0x168\n#define R2057_OVR_REG4\t\t\t\t0x169\n#define R2057_RCCAL_SCAP_VAL\t\t\t0x16a\n#define R2057_RCCAL_BCAP_VAL\t\t\t0x16b\n#define R2057_RCCAL_HPC_VAL\t\t\t0x16c\n#define R2057_RCCAL_OVERRIDES\t\t\t0x16d\n\n \n#define R2057_TX0_IQCAL_GAIN_BW\t\t\t0x170\n#define R2057_TX0_LOFT_FINE_I\t\t\t0x171\n#define R2057_TX0_LOFT_FINE_Q\t\t\t0x172\n#define R2057_TX0_LOFT_COARSE_I\t\t\t0x173\n#define R2057_TX0_LOFT_COARSE_Q\t\t\t0x174\n#define R2057_TX0_TX_SSI_MASTER\t\t\t0x175\n#define R2057_TX0_IQCAL_VCM_HG\t\t\t0x176\n#define R2057_TX0_IQCAL_IDAC\t\t\t0x177\n#define R2057_TX0_TSSI_VCM\t\t\t0x178\n#define R2057_TX0_TX_SSI_MUX\t\t\t0x179\n#define R2057_TX0_TSSIA\t\t\t\t0x17a\n#define R2057_TX0_TSSIG\t\t\t\t0x17b\n#define R2057_TX0_TSSI_MISC1\t\t\t0x17c\n#define R2057_TX0_TXRXCOUPLE_2G_ATTEN\t\t0x17d\n#define R2057_TX0_TXRXCOUPLE_2G_PWRUP\t\t0x17e\n#define R2057_TX0_TXRXCOUPLE_5G_ATTEN\t\t0x17f\n#define R2057_TX0_TXRXCOUPLE_5G_PWRUP\t\t0x180\n\n \n#define R2057_TX1_IQCAL_GAIN_BW\t\t\t0x190\n#define R2057_TX1_LOFT_FINE_I\t\t\t0x191\n#define R2057_TX1_LOFT_FINE_Q\t\t\t0x192\n#define R2057_TX1_LOFT_COARSE_I\t\t\t0x193\n#define R2057_TX1_LOFT_COARSE_Q\t\t\t0x194\n#define R2057_TX1_TX_SSI_MASTER\t\t\t0x195\n#define R2057_TX1_IQCAL_VCM_HG\t\t\t0x196\n#define R2057_TX1_IQCAL_IDAC\t\t\t0x197\n#define R2057_TX1_TSSI_VCM\t\t\t0x198\n#define R2057_TX1_TX_SSI_MUX\t\t\t0x199\n#define R2057_TX1_TSSIA\t\t\t\t0x19a\n#define R2057_TX1_TSSIG\t\t\t\t0x19b\n#define R2057_TX1_TSSI_MISC1\t\t\t0x19c\n#define R2057_TX1_TXRXCOUPLE_2G_ATTEN\t\t0x19d\n#define R2057_TX1_TXRXCOUPLE_2G_PWRUP\t\t0x19e\n#define R2057_TX1_TXRXCOUPLE_5G_ATTEN\t\t0x19f\n#define R2057_TX1_TXRXCOUPLE_5G_PWRUP\t\t0x1a0\n\n#define R2057_AFE_VCM_CAL_MASTER_CORE0\t\t0x1a1\n#define R2057_AFE_SET_VCM_I_CORE0\t\t0x1a2\n#define R2057_AFE_SET_VCM_Q_CORE0\t\t0x1a3\n#define R2057_AFE_STATUS_VCM_IQADC_CORE0\t0x1a4\n#define R2057_AFE_STATUS_VCM_I_CORE0\t\t0x1a5\n#define R2057_AFE_STATUS_VCM_Q_CORE0\t\t0x1a6\n#define R2057_AFE_VCM_CAL_MASTER_CORE1\t\t0x1a7\n#define R2057_AFE_SET_VCM_I_CORE1\t\t0x1a8\n#define R2057_AFE_SET_VCM_Q_CORE1\t\t0x1a9\n#define R2057_AFE_STATUS_VCM_IQADC_CORE1\t0x1aa\n#define R2057_AFE_STATUS_VCM_I_CORE1\t\t0x1ab\n#define R2057_AFE_STATUS_VCM_Q_CORE1\t\t0x1ac\n\n#define R2057v7_DACBUF_VINCM_CORE0\t\t0x1ad\n#define R2057v7_RCCAL_MASTER\t\t\t0x1ae\n#define R2057v7_TR2G_CONFIG3_CORE0_NU\t\t0x1af\n#define R2057v7_TR2G_CONFIG3_CORE1_NU\t\t0x1b0\n#define R2057v7_LOGEN_PUS1\t\t\t0x1b1\n#define R2057v7_OVR_REG5\t\t\t0x1b2\n#define R2057v7_OVR_REG6\t\t\t0x1b3\n#define R2057v7_OVR_REG7\t\t\t0x1b4\n#define R2057v7_OVR_REG8\t\t\t0x1b5\n#define R2057v7_OVR_REG9\t\t\t0x1b6\n#define R2057v7_OVR_REG10\t\t\t0x1b7\n#define R2057v7_OVR_REG11\t\t\t0x1b8\n#define R2057v7_OVR_REG12\t\t\t0x1b9\n#define R2057v7_OVR_REG13\t\t\t0x1ba\n#define R2057v7_OVR_REG14\t\t\t0x1bb\n#define R2057v7_OVR_REG15\t\t\t0x1bc\n#define R2057v7_OVR_REG16\t\t\t0x1bd\n#define R2057v7_OVR_REG1\t\t\t0x1be\n#define R2057v7_OVR_REG18\t\t\t0x1bf\n#define R2057v7_OVR_REG19\t\t\t0x1c0\n#define R2057v7_OVR_REG20\t\t\t0x1c1\n#define R2057v7_OVR_REG21\t\t\t0x1c2\n#define R2057v7_OVR_REG2\t\t\t0x1c3\n#define R2057v7_OVR_REG23\t\t\t0x1c4\n#define R2057v7_OVR_REG24\t\t\t0x1c5\n#define R2057v7_OVR_REG25\t\t\t0x1c6\n#define R2057v7_OVR_REG26\t\t\t0x1c7\n#define R2057v7_OVR_REG27\t\t\t0x1c8\n#define R2057v7_OVR_REG28\t\t\t0x1c9\n#define R2057v7_IQTEST_SEL_PU2\t\t\t0x1ca\n\n#define R2057_VCM_MASK\t\t\t\t0x7\n\nstruct b43_nphy_chantabent_rev7 {\n\t \n\tu16 freq;\n\t \n\tu8 radio_vcocal_countval0;\n\tu8 radio_vcocal_countval1;\n\tu8 radio_rfpll_refmaster_sparextalsize;\n\tu8 radio_rfpll_loopfilter_r1;\n\tu8 radio_rfpll_loopfilter_c2;\n\tu8 radio_rfpll_loopfilter_c1;\n\tu8 radio_cp_kpd_idac;\n\tu8 radio_rfpll_mmd0;\n\tu8 radio_rfpll_mmd1;\n\tu8 radio_vcobuf_tune;\n\tu8 radio_logen_mx2g_tune;\n\tu8 radio_logen_mx5g_tune;\n\tu8 radio_logen_indbuf2g_tune;\n\tu8 radio_logen_indbuf5g_tune;\n\tu8 radio_txmix2g_tune_boost_pu_core0;\n\tu8 radio_pad2g_tune_pus_core0;\n\tu8 radio_pga_boost_tune_core0;\n\tu8 radio_txmix5g_boost_tune_core0;\n\tu8 radio_pad5g_tune_misc_pus_core0;\n\tu8 radio_lna2g_tune_core0;\n\tu8 radio_lna5g_tune_core0;\n\tu8 radio_txmix2g_tune_boost_pu_core1;\n\tu8 radio_pad2g_tune_pus_core1;\n\tu8 radio_pga_boost_tune_core1;\n\tu8 radio_txmix5g_boost_tune_core1;\n\tu8 radio_pad5g_tune_misc_pus_core1;\n\tu8 radio_lna2g_tune_core1;\n\tu8 radio_lna5g_tune_core1;\n\t \n\tstruct b43_phy_n_sfo_cfg phy_regs;\n};\n\nstruct b43_nphy_chantabent_rev7_2g {\n\t \n\tu16 freq;\n\t \n\tu8 radio_vcocal_countval0;\n\tu8 radio_vcocal_countval1;\n\tu8 radio_rfpll_refmaster_sparextalsize;\n\tu8 radio_rfpll_loopfilter_r1;\n\tu8 radio_rfpll_loopfilter_c2;\n\tu8 radio_rfpll_loopfilter_c1;\n\tu8 radio_cp_kpd_idac;\n\tu8 radio_rfpll_mmd0;\n\tu8 radio_rfpll_mmd1;\n\tu8 radio_vcobuf_tune;\n\tu8 radio_logen_mx2g_tune;\n\tu8 radio_logen_indbuf2g_tune;\n\tu8 radio_txmix2g_tune_boost_pu_core0;\n\tu8 radio_pad2g_tune_pus_core0;\n\tu8 radio_lna2g_tune_core0;\n\tu8 radio_txmix2g_tune_boost_pu_core1;\n\tu8 radio_pad2g_tune_pus_core1;\n\tu8 radio_lna2g_tune_core1;\n\t \n\tstruct b43_phy_n_sfo_cfg phy_regs;\n};\n\nvoid r2057_upload_inittabs(struct b43_wldev *dev);\n\nvoid r2057_get_chantabent_rev7(struct b43_wldev *dev, u16 freq,\n\t\t\t       const struct b43_nphy_chantabent_rev7 **tabent_r7,\n\t\t\t       const struct b43_nphy_chantabent_rev7_2g **tabent_r7_2g);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}