#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5594eeebb770 .scope module, "tb_shift_register" "tb_shift_register" 2 3;
 .timescale -9 -12;
v0x5594eeed6a90_0 .var "clk", 0 0;
v0x5594eeed6b50_0 .var "data_in", 0 0;
v0x5594eeed6bf0_0 .net "data_out", 7 0, v0x5594eeeabb10_0;  1 drivers
v0x5594eeed6c90_0 .var "reset_n", 0 0;
v0x5594eeed6d30_0 .var "shift_enable", 0 0;
E_0x5594eee82210 .event posedge, v0x5594eeeab0f0_0;
S_0x5594eeeadf80 .scope task, "check_data_out" "check_data_out" 2 69, 2 69 0, S_0x5594eeebb770;
 .timescale -9 -12;
v0x5594eeeaa5f0_0 .var "expected_value", 7 0;
v0x5594eeeaa820_0 .var "test_name", 100 0;
TD_tb_shift_register.check_data_out ;
    %load/vec4 v0x5594eeed6bf0_0;
    %load/vec4 v0x5594eeeaa5f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 74 "$display", "Test %s failed: Expected %b, but got %b", v0x5594eeeaa820_0, v0x5594eeeaa5f0_0, v0x5594eeed6bf0_0 {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 77 "$display", "Test %s passed", v0x5594eeeaa820_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5594eeed6640 .scope module, "my_shift_register" "shift_register" 2 11, 3 1 0, S_0x5594eeebb770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
v0x5594eeeab0f0_0 .net "clk", 0 0, v0x5594eeed6a90_0;  1 drivers
v0x5594eeeab310_0 .net "data_in", 0 0, v0x5594eeed6b50_0;  1 drivers
v0x5594eeeabb10_0 .var "data_out", 7 0;
v0x5594eeeabd10_0 .net "reset_n", 0 0, v0x5594eeed6c90_0;  1 drivers
v0x5594eeeac680_0 .net "shift_enable", 0 0, v0x5594eeed6d30_0;  1 drivers
E_0x5594eeeb9a30/0 .event negedge, v0x5594eeeabd10_0;
E_0x5594eeeb9a30/1 .event posedge, v0x5594eeeab0f0_0;
E_0x5594eeeb9a30 .event/or E_0x5594eeeb9a30/0, E_0x5594eeeb9a30/1;
    .scope S_0x5594eeed6640;
T_1 ;
    %wait E_0x5594eeeb9a30;
    %load/vec4 v0x5594eeeabd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5594eeeabb10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5594eeeac680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5594eeeabb10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5594eeeab310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5594eeeabb10_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5594eeebb770;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5594eeed6a90_0;
    %inv;
    %store/vec4 v0x5594eeed6a90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5594eeebb770;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594eeed6c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6c90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594eeed6c90_0, 0, 1;
    %wait E_0x5594eee82210;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5594eeeaa5f0_0, 0, 8;
    %pushi/vec4 2764760778, 0, 94;
    %concati/vec4 116, 0, 7;
    %store/vec4 v0x5594eeeaa820_0, 0, 101;
    %fork TD_tb_shift_register.check_data_out, S_0x5594eeeadf80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594eeed6d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594eeed6b50_0, 0, 1;
    %wait E_0x5594eee82210;
    %wait E_0x5594eee82210;
    %wait E_0x5594eee82210;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x5594eeeaa5f0_0, 0, 8;
    %pushi/vec4 2798703308, 0, 78;
    %concati/vec4 7610417, 0, 23;
    %store/vec4 v0x5594eeeaa820_0, 0, 101;
    %fork TD_tb_shift_register.check_data_out, S_0x5594eeeadf80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6b50_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5594eee82210;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x5594eee82210;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5594eeeaa5f0_0, 0, 8;
    %pushi/vec4 2798703308, 0, 78;
    %concati/vec4 7610418, 0, 23;
    %store/vec4 v0x5594eeeaa820_0, 0, 101;
    %fork TD_tb_shift_register.check_data_out, S_0x5594eeeadf80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594eeed6b50_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5594eee82210;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x5594eee82210;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5594eeeaa5f0_0, 0, 8;
    %pushi/vec4 2798703308, 0, 78;
    %concati/vec4 7610419, 0, 23;
    %store/vec4 v0x5594eeeaa820_0, 0, 101;
    %fork TD_tb_shift_register.check_data_out, S_0x5594eeeadf80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594eeed6d30_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5594eee82210;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %wait E_0x5594eee82210;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5594eeeaa5f0_0, 0, 8;
    %pushi/vec4 3498090897, 0, 39;
    %concati/vec4 2781709705, 0, 32;
    %concati/vec4 744842281, 0, 30;
    %store/vec4 v0x5594eeeaa820_0, 0, 101;
    %fork TD_tb_shift_register.check_data_out, S_0x5594eeeadf80;
    %join;
    %vpi_call 2 64 "$display", "All tests passed!" {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenches/shift_register_tb.v";
    "src/shift_register.v";
