- ğŸ‘‹ Hi, Iâ€™m @philipabbey
- ğŸ‘€ Iâ€™m interested in FPGA and ASIC
- ğŸŒ± Iâ€™m currently learning detailed physical synthesis strategies for "implementation"
- ğŸ’ï¸ Iâ€™m looking to collaborate on nothing presently

A slightly messy 24 years of experience across a range of technologies mostly at the pioneering or low maturity end of the scale. 11+ years in ASIC & FPGA design, and authoring supporting software. Having delivered ASIC and then FPGA designs for 10 years I had 15 years in other roles before returning to FPGA design. 21 years in industrial research roles. Dabble in software in my "free time".

<!---
- ğŸ“« How to reach me ...
philipabbey/philipabbey is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
