{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702226407314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702226407315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:40:07 2023 " "Processing started: Sun Dec 10 19:40:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702226407315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226407315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32bit -c alu32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32bit -c alu32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226407315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702226407484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702226407484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit " "Found entity 1: alu_32bit" {  } { { "alu_32bit.v" "" { Text "/home/ahmete/hw1/alu_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_32bit " "Found entity 1: mod_32bit" {  } { { "mod_32bit.v" "" { Text "/home/ahmete/hw1/mod_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "/home/ahmete/hw1/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder4bit " "Found entity 1: cla_adder4bit" {  } { { "cla_adder4bit.v" "" { Text "/home/ahmete/hw1/cla_adder4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_than32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file less_than32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 less_than32bit " "Found entity 1: less_than32bit" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_add_32bit " "Found entity 1: sub_add_32bit" {  } { { "sub_add_32bit.v" "" { Text "/home/ahmete/hw1/sub_add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "cla_32bit.v" "" { Text "/home/ahmete/hw1/cla_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "/home/ahmete/hw1/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "/home/ahmete/hw1/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "/home/ahmete/hw1/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "/home/ahmete/hw1/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_bit.v" "" { Text "/home/ahmete/hw1/mux_8x1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_4bit " "Found entity 1: mux_8x1_4bit" {  } { { "mux_8x1_4bit.v" "" { Text "/home/ahmete/hw1/mux_8x1_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "/home/ahmete/hw1/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/ahmete/hw1/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226413173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226413173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 alu_32bit.v(23) " "Verilog HDL Implicit Net warning at alu_32bit.v(23): created implicit net for \"temp1\"" {  } { { "alu_32bit.v" "" { Text "/home/ahmete/hw1/alu_32bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out cla_32bit.v(13) " "Verilog HDL Implicit Net warning at cla_32bit.v(13): created implicit net for \"c_out\"" {  } { { "cla_32bit.v" "" { Text "/home/ahmete/hw1/cla_32bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32bit " "Elaborating entity \"alu_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702226413205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:ins1 " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:ins1\"" {  } { { "alu_32bit.v" "ins1" { Text "/home/ahmete/hw1/alu_32bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:ins2 " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:ins2\"" {  } { { "alu_32bit.v" "ins2" { Text "/home/ahmete/hw1/alu_32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:ins3 " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:ins3\"" {  } { { "alu_32bit.v" "ins3" { Text "/home/ahmete/hw1/alu_32bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:ins4 " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:ins4\"" {  } { { "alu_32bit.v" "ins4" { Text "/home/ahmete/hw1/alu_32bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add_32bit sub_add_32bit:ins5 " "Elaborating entity \"sub_add_32bit\" for hierarchy \"sub_add_32bit:ins5\"" {  } { { "alu_32bit.v" "ins5" { Text "/home/ahmete/hw1/alu_32bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit sub_add_32bit:ins5\|cla_32bit:cla1 " "Elaborating entity \"cla_32bit\" for hierarchy \"sub_add_32bit:ins5\|cla_32bit:cla1\"" {  } { { "sub_add_32bit.v" "cla1" { Text "/home/ahmete/hw1/sub_add_32bit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder4bit sub_add_32bit:ins5\|cla_32bit:cla1\|cla_adder4bit:F0_3 " "Elaborating entity \"cla_adder4bit\" for hierarchy \"sub_add_32bit:ins5\|cla_32bit:cla1\|cla_adder4bit:F0_3\"" {  } { { "cla_32bit.v" "F0_3" { Text "/home/ahmete/hw1/cla_32bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than32bit less_than32bit:ins7 " "Elaborating entity \"less_than32bit\" for hierarchy \"less_than32bit:ins7\"" {  } { { "alu_32bit.v" "ins7" { Text "/home/ahmete/hw1/alu_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413251 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(9) " "Verilog HDL warning at less_than32bit.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(10) " "Verilog HDL warning at less_than32bit.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(11) " "Verilog HDL warning at less_than32bit.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(12) " "Verilog HDL warning at less_than32bit.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(13) " "Verilog HDL warning at less_than32bit.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(14) " "Verilog HDL warning at less_than32bit.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(15) " "Verilog HDL warning at less_than32bit.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(16) " "Verilog HDL warning at less_than32bit.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(17) " "Verilog HDL warning at less_than32bit.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(18) " "Verilog HDL warning at less_than32bit.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(19) " "Verilog HDL warning at less_than32bit.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(20) " "Verilog HDL warning at less_than32bit.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(21) " "Verilog HDL warning at less_than32bit.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(22) " "Verilog HDL warning at less_than32bit.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(23) " "Verilog HDL warning at less_than32bit.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413252 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(24) " "Verilog HDL warning at less_than32bit.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(25) " "Verilog HDL warning at less_than32bit.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(26) " "Verilog HDL warning at less_than32bit.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(27) " "Verilog HDL warning at less_than32bit.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(28) " "Verilog HDL warning at less_than32bit.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(29) " "Verilog HDL warning at less_than32bit.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(30) " "Verilog HDL warning at less_than32bit.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(31) " "Verilog HDL warning at less_than32bit.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(32) " "Verilog HDL warning at less_than32bit.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(33) " "Verilog HDL warning at less_than32bit.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(34) " "Verilog HDL warning at less_than32bit.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(35) " "Verilog HDL warning at less_than32bit.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(36) " "Verilog HDL warning at less_than32bit.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(37) " "Verilog HDL warning at less_than32bit.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(38) " "Verilog HDL warning at less_than32bit.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(39) " "Verilog HDL warning at less_than32bit.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 less_than32bit.v(40) " "Verilog HDL warning at less_than32bit.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "less_than32bit.v" "" { Text "/home/ahmete/hw1/less_than32bit.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226413253 "|alu_32bit|less_than32bit:ins7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_32bit mod_32bit:ins8 " "Elaborating entity \"mod_32bit\" for hierarchy \"mod_32bit:ins8\"" {  } { { "alu_32bit.v" "ins8" { Text "/home/ahmete/hw1/alu_32bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod_32bit:ins8\|mod_cu:state_machine " "Elaborating entity \"mod_cu\" for hierarchy \"mod_32bit:ins8\|mod_cu:state_machine\"" {  } { { "mod_32bit.v" "state_machine" { Text "/home/ahmete/hw1/mod_32bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod_32bit:ins8\|mod_dp:data_path " "Elaborating entity \"mod_dp\" for hierarchy \"mod_32bit:ins8\|mod_dp:data_path\"" {  } { { "mod_32bit.v" "data_path" { Text "/home/ahmete/hw1/mod_32bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_32bit mux_8x1_32bit:m1 " "Elaborating entity \"mux_8x1_32bit\" for hierarchy \"mux_8x1_32bit:m1\"" {  } { { "alu_32bit.v" "m1" { Text "/home/ahmete/hw1/alu_32bit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_4bit mux_8x1_32bit:m1\|mux_8x1_4bit:m1 " "Elaborating entity \"mux_8x1_4bit\" for hierarchy \"mux_8x1_32bit:m1\|mux_8x1_4bit:m1\"" {  } { { "mux_8x1_32bit.v" "m1" { Text "/home/ahmete/hw1/mux_8x1_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_1bit mux_8x1_32bit:m1\|mux_8x1_4bit:m1\|mux_8x1_1bit:m1 " "Elaborating entity \"mux_8x1_1bit\" for hierarchy \"mux_8x1_32bit:m1\|mux_8x1_4bit:m1\|mux_8x1_1bit:m1\"" {  } { { "mux_8x1_4bit.v" "m1" { Text "/home/ahmete/hw1/mux_8x1_4bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226413296 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[0\] mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~1 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~1\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[1\] mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~5 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~5\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[2\] mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~9 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~9\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[3\] mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~13 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~13\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[4\] mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~17 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~17\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[5\] mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~21 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~21\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[6\] mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~25 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~25\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[7\] mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~29 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~29\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[8\] mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~33 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~33\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[9\] mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~37 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~37\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[10\] mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~41 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~41\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[11\] mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~45 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~45\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[12\] mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~49 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~49\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[13\] mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~53 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~53\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[14\] mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~57 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~57\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[15\] mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~61 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~61\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[16\] mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~65 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~65\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[17\] mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~69 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~69\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[18\] mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~73 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~73\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[19\] mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~77 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~77\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[20\] mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~81 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~81\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[21\] mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~85 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~85\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[22\] mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~89 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~89\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[23\] mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~93 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~93\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[24\] mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~97 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~97\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[25\] mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~101 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~101\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[26\] mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~105 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~105\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[27\] mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~109 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~109\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[28\] mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~113 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~113\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[29\] mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~117 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~117\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[30\] mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~121 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~121\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|temp\[31\] mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~125 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~125\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|temp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[0\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[0\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~1 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[0\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[0\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~1\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[1\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[1\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~5 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[1\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[1\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~5\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[2\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[2\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~9 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[2\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[2\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~9\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[3\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[3\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~13 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[3\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[3\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~13\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[4\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[4\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~17 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[4\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[4\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~17\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[5\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[5\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~21 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[5\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[5\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~21\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[6\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[6\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~25 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[6\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[6\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~25\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[7\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[7\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~29 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[7\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[7\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~29\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[8\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[8\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~33 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[8\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[8\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~33\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[9\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[9\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~37 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[9\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[9\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~37\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[10\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[10\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~41 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[10\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[10\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~41\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[11\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[11\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~45 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[11\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[11\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~45\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[12\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[12\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~49 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[12\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[12\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~49\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[13\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[13\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~53 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[13\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[13\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~53\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[14\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[14\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~57 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[14\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[14\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~57\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[15\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[15\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~61 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[15\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[15\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~61\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[16\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[16\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~65 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[16\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[16\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~65\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[17\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[17\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~69 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[17\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[17\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~69\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[18\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[18\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~73 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[18\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[18\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~73\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[19\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[19\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~77 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[19\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[19\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~77\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[20\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[20\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~81 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[20\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[20\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~81\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[21\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[21\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~85 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[21\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[21\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~85\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[22\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[22\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~89 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[22\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[22\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~89\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[23\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[23\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~93 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[23\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[23\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~93\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[24\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[24\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~97 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[24\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[24\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~97\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[25\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[25\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~101 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[25\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[25\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~101\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[26\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[26\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~105 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[26\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[26\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~105\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[27\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[27\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~109 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[27\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[27\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~109\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[28\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[28\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~113 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[28\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[28\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~113\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[29\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[29\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~117 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[29\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[29\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~117\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[30\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[30\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~121 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[30\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[30\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~121\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[31\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[31\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~125 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[31\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t1\[31\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~125\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t1[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[0\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[0\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~1 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[0\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[0\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[0\]~1\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[31\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[31\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~125 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[31\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[31\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[31\]~125\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[30\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[30\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~121 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[30\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[30\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[30\]~121\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[29\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[29\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~117 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[29\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[29\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[29\]~117\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[28\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[28\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~113 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[28\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[28\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[28\]~113\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[24\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[24\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~97 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[24\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[24\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[24\]~97\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[25\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[25\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~101 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[25\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[25\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[25\]~101\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[20\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[20\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~81 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[20\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[20\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[20\]~81\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[21\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[21\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~85 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[21\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[21\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[21\]~85\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[16\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[16\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~65 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[16\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[16\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[16\]~65\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[17\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[17\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~69 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[17\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[17\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[17\]~69\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[12\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[12\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~49 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[12\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[12\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[12\]~49\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[13\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[13\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~53 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[13\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[13\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[13\]~53\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[8\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[8\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~33 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[8\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[8\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[8\]~33\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[9\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[9\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~37 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[9\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[9\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[9\]~37\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[4\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[4\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~17 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[4\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[4\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[4\]~17\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[5\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[5\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~21 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[5\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[5\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[5\]~21\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[3\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[3\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~13 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[3\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[3\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[3\]~13\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[1\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[1\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~5 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[1\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[1\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[1\]~5\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[2\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[2\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~9 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[2\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[2\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[2\]~9\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[7\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[7\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~29 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[7\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[7\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[7\]~29\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[6\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[6\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~25 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[6\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[6\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[6\]~25\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[11\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[11\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~45 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[11\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[11\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[11\]~45\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[10\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[10\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~41 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[10\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[10\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[10\]~41\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[15\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[15\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~61 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[15\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[15\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[15\]~61\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[14\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[14\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~57 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[14\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[14\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[14\]~57\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[19\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[19\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~77 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[19\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[19\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[19\]~77\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[18\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[18\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~73 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[18\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[18\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[18\]~73\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[23\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[23\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~93 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[23\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[23\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[23\]~93\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[22\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[22\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~89 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[22\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[22\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[22\]~89\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[27\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[27\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~109 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[27\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[27\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[27\]~109\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[26\] mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[26\]~_emulated mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~105 " "Register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[26\]\" is converted into an equivalent circuit using register \"mod_32bit:ins8\|mod_dp:data_path\|res_s_t\[26\]~_emulated\" and latch \"mod_32bit:ins8\|mod_dp:data_path\|temp\[26\]~105\"" {  } { { "mod_dp.v" "" { Text "/home/ahmete/hw1/mod_dp.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702226413973 "|alu_32bit|mod_32bit:ins8|mod_dp:data_path|res_s_t[26]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702226413973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702226414370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702226415182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226415182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "600 " "Implemented 600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702226415230 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702226415230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "499 " "Implemented 499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702226415230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702226415230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702226415238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:40:15 2023 " "Processing ended: Sun Dec 10 19:40:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702226415238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702226415238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702226415238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226415238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702226415801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702226415801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:40:15 2023 " "Processing started: Sun Dec 10 19:40:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702226415801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702226415801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu32bit -c alu32bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu32bit -c alu32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702226415801 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702226415823 ""}
{ "Info" "0" "" "Project  = alu32bit" {  } {  } 0 0 "Project  = alu32bit" 0 0 "Fitter" 0 0 1702226415824 ""}
{ "Info" "0" "" "Revision = alu32bit" {  } {  } 0 0 "Revision = alu32bit" 0 0 "Fitter" 0 0 1702226415824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702226415923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702226415923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu32bit 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"alu32bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702226415927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702226415967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702226415967 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702226416320 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702226416332 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702226416376 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702226416509 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702226421777 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 132 global CLKCTRL_G10 " "clk~inputCLKENA0 with 132 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702226422037 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702226422037 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702226422038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702226422042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702226422042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702226422044 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702226422045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702226422045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702226422046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702226422046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702226422047 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702226422047 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702226422087 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702226427162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32bit.sdc " "Synopsys Design Constraints File file not found: 'alu32bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702226427163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702226427163 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702226427168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702226427169 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702226427169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702226427180 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702226427301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702226429175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702226432200 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702226433875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702226433876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702226434786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/ahmete/hw1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702226440484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702226440484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702226446944 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702226446944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702226446947 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702226448547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702226448589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702226449167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702226449167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702226450072 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702226453709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1928 " "Peak virtual memory: 1928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702226454429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:40:54 2023 " "Processing ended: Sun Dec 10 19:40:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702226454429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702226454429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702226454429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702226454429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702226455172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702226455172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:40:55 2023 " "Processing started: Sun Dec 10 19:40:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702226455172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702226455172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu32bit -c alu32bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu32bit -c alu32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702226455172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702226455637 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702226460346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702226460727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:41:00 2023 " "Processing ended: Sun Dec 10 19:41:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702226460727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702226460727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702226460727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702226460727 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702226460819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702226461287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702226461287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:41:01 2023 " "Processing started: Sun Dec 10 19:41:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702226461287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702226461287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu32bit -c alu32bit " "Command: quartus_sta alu32bit -c alu32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702226461288 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702226461321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702226461677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702226461677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226461717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226461717 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702226462197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32bit.sdc " "Synopsys Design Constraints File file not found: 'alu32bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702226462220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226462220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702226462222 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702226462222 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702226462222 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702226462224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702226462225 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702226462225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702226462231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702226462251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702226462251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.239 " "Worst-case setup slack is -7.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.239            -457.458 clk  " "   -7.239            -457.458 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226462252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226462253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.124 " "Worst-case recovery slack is -2.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124            -190.912 clk  " "   -2.124            -190.912 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226462254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 clk  " "    0.962               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226462255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -147.154 clk  " "   -0.724            -147.154 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 rst  " "    0.124               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226462255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226462255 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702226462266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702226462293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702226463592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702226463689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702226463693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702226463693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.175 " "Worst-case setup slack is -7.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.175            -442.355 clk  " "   -7.175            -442.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226463694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226463695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.882 " "Worst-case recovery slack is -1.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.882            -169.534 clk  " "   -1.882            -169.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226463696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.727 " "Worst-case removal slack is 0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 clk  " "    0.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226463697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -146.864 clk  " "   -0.724            -146.864 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 rst  " "    0.187               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226463698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226463698 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702226463708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702226463903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702226464754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702226464813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702226464815 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702226464815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.173 " "Worst-case setup slack is -3.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173            -223.651 clk  " "   -3.173            -223.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.011 " "Worst-case hold slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clk  " "   -0.011              -0.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.229 " "Worst-case recovery slack is -1.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229            -113.737 clk  " "   -1.229            -113.737 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.318 " "Worst-case removal slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 clk  " "    0.318               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.140 " "Worst-case minimum pulse width slack is -0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -2.814 rst  " "   -0.140              -2.814 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -11.515 clk  " "   -0.091             -11.515 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464820 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702226464830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702226464958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702226464960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702226464960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.884 " "Worst-case setup slack is -2.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.884            -198.431 clk  " "   -2.884            -198.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.030 " "Worst-case hold slack is -0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.047 clk  " "   -0.030              -0.047 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.058 " "Worst-case recovery slack is -1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058             -98.014 clk  " "   -1.058             -98.014 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.232 " "Worst-case removal slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clk  " "    0.232               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.104 " "Worst-case minimum pulse width slack is -0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -1.741 rst  " "   -0.104              -1.741 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -11.629 clk  " "   -0.091             -11.629 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702226464964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702226464964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702226466113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702226466118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702226466144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:41:06 2023 " "Processing ended: Sun Dec 10 19:41:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702226466144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702226466144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702226466144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702226466144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702226466833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702226466833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:41:06 2023 " "Processing started: Sun Dec 10 19:41:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702226466833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702226466833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu32bit -c alu32bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu32bit -c alu32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702226466833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702226467336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32bit.vo /home/ahmete/hw1/simulation/modelsim/ simulation " "Generated file alu32bit.vo in folder \"/home/ahmete/hw1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702226467464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702226467490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:41:07 2023 " "Processing ended: Sun Dec 10 19:41:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702226467490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702226467490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702226467490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702226467490 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702226467609 ""}
