## Project Deliverables

### ~~Midpoint Checkin~~
- ~~Input Conditioner Edges~~
- ~~Shift Register~~
- ~~Midpoint Module~~
- ~~FPGA Implementation~~

### SPI Memory
- ~~Shift Register Module~~
- Data Memory Module
- Address Latch Module
- Buffer Module
- DFF Module
- Finite State Machine
    + Paper FSM
    + Implementation

### SPI Memory Testing
- Verilog test bench for FSM
- ~~Verilog tests for Shift Register~~
- Verilog tests for complete SPI Memory

### Report
- Input Conditioner
    + ~~Waveforms~~
    + Structural Schematic
    + Debounce glitch time analysis
- Shift register
    + Test bench strategy
- SPI Memory
    + Testing strategy
- Work Plan Reflection
