Classic Timing Analyzer report for Proj_Hardware
Sat May 18 01:13:27 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.566 ns                         ; reset                      ; UnidadeControle:CtrlUnit|MemToReg[1] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.162 ns                        ; mux_srcB:ALUSrcB|out[0]    ; LessThan                             ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.102 ns                        ; reset                      ; UnidadeControle:CtrlUnit|state[6]    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 39.12 MHz ( period = 25.562 ns ) ; mux_srcB:ALUSrcB|out[0]    ; UnidadeControle:CtrlUnit|state[0]    ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:IR|Instr15_0[12] ; mux_srcB:ALUSrcB|out[12]             ; clock      ; clock    ; 606          ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                                      ;            ;          ; 606          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 39.12 MHz ( period = 25.562 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 39.24 MHz ( period = 25.486 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.414 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 39.45 MHz ( period = 25.350 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 39.47 MHz ( period = 25.338 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 39.47 MHz ( period = 25.338 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 39.57 MHz ( period = 25.274 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.109 ns                ;
; N/A                                     ; 39.59 MHz ( period = 25.262 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.103 ns                ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 39.74 MHz ( period = 25.162 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.054 ns                ;
; N/A                                     ; 39.96 MHz ( period = 25.028 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 40.13 MHz ( period = 24.916 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.691 ns                ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.664 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.836 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.662 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.816 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.635 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.814 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.804 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.768 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.615 ns                ;
; N/A                                     ; 40.42 MHz ( period = 24.738 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.834 ns                ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.586 ns                ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 40.51 MHz ( period = 24.688 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.586 ns                ;
; N/A                                     ; 40.61 MHz ( period = 24.624 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.557 ns                ;
; N/A                                     ; 40.62 MHz ( period = 24.616 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.612 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 40.66 MHz ( period = 24.592 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.531 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.556 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.512 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 40.87 MHz ( period = 24.468 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 40.93 MHz ( period = 24.434 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 40.97 MHz ( period = 24.408 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 40.98 MHz ( period = 24.404 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 41.00 MHz ( period = 24.392 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.430 ns                ;
; N/A                                     ; 41.08 MHz ( period = 24.344 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 41.09 MHz ( period = 24.336 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 41.10 MHz ( period = 24.332 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 41.17 MHz ( period = 24.292 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.389 ns                ;
; N/A                                     ; 41.17 MHz ( period = 24.292 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.381 ns                ;
; N/A                                     ; 41.18 MHz ( period = 24.286 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.617 ns                ;
; N/A                                     ; 41.19 MHz ( period = 24.280 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.360 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.232 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.361 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.210 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 41.33 MHz ( period = 24.194 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 41.34 MHz ( period = 24.188 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.563 ns                ;
; N/A                                     ; 41.38 MHz ( period = 24.168 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.311 ns                ;
; N/A                                     ; 41.42 MHz ( period = 24.144 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.313 ns                ;
; N/A                                     ; 41.45 MHz ( period = 24.124 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.112 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.110 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 41.51 MHz ( period = 24.088 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.282 ns                ;
; N/A                                     ; 41.53 MHz ( period = 24.080 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 41.54 MHz ( period = 24.074 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.514 ns                ;
; N/A                                     ; 41.55 MHz ( period = 24.068 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 41.59 MHz ( period = 24.046 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.496 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.024 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.487 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.012 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.982 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.970 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.968 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.229 ns                ;
; N/A                                     ; 41.75 MHz ( period = 23.950 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.474 ns                ;
; N/A                                     ; 41.80 MHz ( period = 23.926 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.876 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 41.89 MHz ( period = 23.870 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.412 ns                ;
; N/A                                     ; 41.90 MHz ( period = 23.868 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.161 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.862 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.409 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.850 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.409 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.812 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.382 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.808 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.141 ns                ;
; N/A                                     ; 42.01 MHz ( period = 23.802 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.376 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.750 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 42.13 MHz ( period = 23.738 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.369 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.726 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.363 ns                ;
; N/A                                     ; 42.19 MHz ( period = 23.700 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.327 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.696 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.100 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.688 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.686 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.313 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.670 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.333 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.626 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.314 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.612 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.064 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.612 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 42.38 MHz ( period = 23.594 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.298 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.588 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.548 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.544 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.009 ns                ;
; N/A                                     ; 42.49 MHz ( period = 23.536 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 42.56 MHz ( period = 23.494 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.249 ns                ;
; N/A                                     ; 42.58 MHz ( period = 23.484 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.995 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.472 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.446 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 42.79 MHz ( period = 23.372 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.940 ns                ;
; N/A                                     ; 42.79 MHz ( period = 23.368 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.933 ns                ;
; N/A                                     ; 42.82 MHz ( period = 23.356 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.937 ns                ;
; N/A                                     ; 42.87 MHz ( period = 23.326 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.134 ns                ;
; N/A                                     ; 42.96 MHz ( period = 23.276 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.107 ns                ;
; N/A                                     ; 43.04 MHz ( period = 23.232 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.876 ns                ;
; N/A                                     ; 43.07 MHz ( period = 23.220 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.857 ns                ;
; N/A                                     ; 43.09 MHz ( period = 23.208 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.202 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.094 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.156 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.830 ns                ;
; N/A                                     ; 43.21 MHz ( period = 23.144 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.822 ns                ;
; N/A                                     ; 43.21 MHz ( period = 23.144 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.832 ns                ;
; N/A                                     ; 43.23 MHz ( period = 23.132 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.826 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 43.33 MHz ( period = 23.078 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.796 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.070 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.029 ns                ;
; N/A                                     ; 43.39 MHz ( period = 23.046 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 43.40 MHz ( period = 23.044 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.781 ns                ;
; N/A                                     ; 43.42 MHz ( period = 23.032 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.777 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.020 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.771 ns                ;
; N/A                                     ; 43.46 MHz ( period = 23.008 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.765 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.966 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 43.55 MHz ( period = 22.962 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.752 ns                ;
; N/A                                     ; 43.58 MHz ( period = 22.948 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.720 ns                ;
; N/A                                     ; 43.65 MHz ( period = 22.908 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.716 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.886 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.718 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.850 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.689 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.834 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 43.82 MHz ( period = 22.822 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.742 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 44.01 MHz ( period = 22.722 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.607 ns                ;
; N/A                                     ; 44.03 MHz ( period = 22.710 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.587 ns                ;
; N/A                                     ; 44.05 MHz ( period = 22.702 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.613 ns                ;
; N/A                                     ; 44.08 MHz ( period = 22.688 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.682 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 44.12 MHz ( period = 22.666 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 44.17 MHz ( period = 22.638 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.626 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.578 ns                ;
; N/A                                     ; 44.21 MHz ( period = 22.620 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.553 ns                ;
; N/A                                     ; 44.22 MHz ( period = 22.612 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.804 ns                ;
; N/A                                     ; 44.23 MHz ( period = 22.608 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.557 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.606 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 44.32 MHz ( period = 22.562 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.511 ns                ;
; N/A                                     ; 44.33 MHz ( period = 22.560 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 44.39 MHz ( period = 22.526 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.529 ns                ;
; N/A                                     ; 44.45 MHz ( period = 22.498 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.482 ns                ;
; N/A                                     ; 44.47 MHz ( period = 22.486 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.476 ns                ;
; N/A                                     ; 44.48 MHz ( period = 22.484 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.496 ns                ;
; N/A                                     ; 44.48 MHz ( period = 22.484 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 44.52 MHz ( period = 22.462 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 44.61 MHz ( period = 22.418 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.479 ns                ;
; N/A                                     ; 44.62 MHz ( period = 22.412 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 44.67 MHz ( period = 22.386 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 44.67 MHz ( period = 22.386 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 44.76 MHz ( period = 22.342 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 44.77 MHz ( period = 22.338 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 44.80 MHz ( period = 22.320 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 44.85 MHz ( period = 22.298 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.264 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.626 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.244 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.196 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 45.07 MHz ( period = 22.190 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 45.07 MHz ( period = 22.188 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.591 ns                ;
; N/A                                     ; 45.14 MHz ( period = 22.154 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.150 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 45.20 MHz ( period = 22.126 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 45.20 MHz ( period = 22.124 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 45.22 MHz ( period = 22.114 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 45.24 MHz ( period = 22.102 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.309 ns                ;
; N/A                                     ; 45.27 MHz ( period = 22.088 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.542 ns                ;
; N/A                                     ; 45.30 MHz ( period = 22.076 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.564 ns                ;
; N/A                                     ; 45.30 MHz ( period = 22.074 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 45.36 MHz ( period = 22.048 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.516 ns                ;
; N/A                                     ; 45.37 MHz ( period = 22.042 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 45.43 MHz ( period = 22.014 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 45.47 MHz ( period = 21.994 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 45.49 MHz ( period = 21.984 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 45.51 MHz ( period = 21.972 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 45.53 MHz ( period = 21.962 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.207 ns                ;
; N/A                                     ; 45.53 MHz ( period = 21.962 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.252 ns                ;
; N/A                                     ; 45.57 MHz ( period = 21.944 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 45.72 MHz ( period = 21.872 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.432 ns                ;
; N/A                                     ; 45.73 MHz ( period = 21.868 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.465 ns                ;
; N/A                                     ; 45.77 MHz ( period = 21.846 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 45.83 MHz ( period = 21.822 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.190 ns                ;
; N/A                                     ; 45.91 MHz ( period = 21.782 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 45.93 MHz ( period = 21.770 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 45.99 MHz ( period = 21.746 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.156 ns                ;
; N/A                                     ; 45.99 MHz ( period = 21.742 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.131 ns                ;
; N/A                                     ; 46.12 MHz ( period = 21.682 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 46.15 MHz ( period = 21.670 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 46.16 MHz ( period = 21.664 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 46.32 MHz ( period = 21.590 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 46.34 MHz ( period = 21.580 ns )                    ; mux_srcB:ALUSrcB|out[17] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 46.38 MHz ( period = 21.560 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.283 ns                ;
; N/A                                     ; 46.41 MHz ( period = 21.546 ns )                    ; mux_srcB:ALUSrcB|out[14] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; mux_srcB:ALUSrcB|out[17] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 46.50 MHz ( period = 21.504 ns )                    ; mux_srcB:ALUSrcB|out[17] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 46.52 MHz ( period = 21.494 ns )                    ; mux_srcB:ALUSrcB|out[11] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.023 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 0.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[18]                     ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[13]                     ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[8]                      ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[12]                     ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 0.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 0.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[29]                     ; mux_srcB:ALUSrcB|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[31]                     ; mux_srcB:ALUSrcB|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 0.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[10]                     ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[20]                     ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[13]                     ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[2]                      ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[3]                      ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[25]                     ; mux_srcB:ALUSrcB|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[8]                      ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[3]                      ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[19]                     ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[28]                     ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[6]~DUPLICATE            ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[0]                      ; mux_srcB:ALUSrcB|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[21]                     ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[30]                     ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[11]                     ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[22]                     ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[25]                     ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[24]                     ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[5]                      ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[3]                ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[26]     ; clock      ; clock    ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[31]     ; clock      ; clock    ; None                       ; None                       ; 2.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mega_mux:MemToRegMux|out[12] ; clock      ; clock    ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[14]                     ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[4]                      ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[22]                     ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.886 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; tsu                                                                                         ;
+-------+--------------+------------+-------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                   ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------+----------+
; N/A   ; None         ; 5.566 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1] ; clock    ;
; N/A   ; None         ; 5.383 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]   ; clock    ;
; N/A   ; None         ; 5.143 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3] ; clock    ;
; N/A   ; None         ; 5.094 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0] ; clock    ;
; N/A   ; None         ; 5.016 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]   ; clock    ;
; N/A   ; None         ; 4.882 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2] ; clock    ;
; N/A   ; None         ; 4.882 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0] ; clock    ;
; N/A   ; None         ; 4.828 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1] ; clock    ;
; N/A   ; None         ; 4.586 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]    ; clock    ;
; N/A   ; None         ; 4.494 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]    ; clock    ;
; N/A   ; None         ; 4.033 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite      ; clock    ;
; N/A   ; None         ; 3.710 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite     ; clock    ;
; N/A   ; None         ; 3.710 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite ; clock    ;
; N/A   ; None         ; 3.636 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem    ; clock    ;
; N/A   ; None         ; 3.515 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite    ; clock    ;
; N/A   ; None         ; 3.477 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite     ; clock    ;
; N/A   ; None         ; 3.393 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]    ; clock    ;
; N/A   ; None         ; 3.252 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]    ; clock    ;
; N/A   ; None         ; 3.245 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite    ; clock    ;
; N/A   ; None         ; 3.233 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]    ; clock    ;
; N/A   ; None         ; 3.233 ns   ; reset ; UnidadeControle:CtrlUnit|USExt       ; clock    ;
; N/A   ; None         ; 3.155 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]    ; clock    ;
; N/A   ; None         ; 3.086 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]    ; clock    ;
; N/A   ; None         ; 3.054 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]    ; clock    ;
; N/A   ; None         ; 1.709 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]     ; clock    ;
; N/A   ; None         ; 1.699 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR       ; clock    ;
; N/A   ; None         ; 1.686 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]     ; clock    ;
; N/A   ; None         ; 1.623 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]    ; clock    ;
; N/A   ; None         ; 1.579 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]     ; clock    ;
; N/A   ; None         ; 1.554 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]    ; clock    ;
; N/A   ; None         ; 1.420 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]  ; clock    ;
; N/A   ; None         ; 1.418 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]  ; clock    ;
; N/A   ; None         ; 1.387 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]  ; clock    ;
; N/A   ; None         ; 1.264 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]    ; clock    ;
; N/A   ; None         ; 1.194 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]  ; clock    ;
; N/A   ; None         ; 1.180 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]  ; clock    ;
; N/A   ; None         ; 0.341 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]    ; clock    ;
+-------+--------------+------------+-------+--------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                              ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+------------+------------+
; N/A                                     ; None                                                ; 17.162 ns  ; mux_srcB:ALUSrcB|out[0]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.124 ns  ; mux_srcA:ALUSrcA|out[0]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.895 ns  ; mux_srcB:ALUSrcB|out[1]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.839 ns  ; mux_srcB:ALUSrcB|out[3]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.799 ns  ; mux_srcB:ALUSrcB|out[5]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.689 ns  ; mux_srcB:ALUSrcB|out[2]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.659 ns  ; mux_srcB:ALUSrcB|out[6]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.598 ns  ; mux_srcA:ALUSrcA|out[3]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.549 ns  ; mux_srcA:ALUSrcA|out[1]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.527 ns  ; mux_srcB:ALUSrcB|out[7]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.478 ns  ; mux_srcA:ALUSrcA|out[7]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.418 ns  ; mux_srcA:ALUSrcA|out[5]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.393 ns  ; mux_srcA:ALUSrcA|out[6]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.356 ns  ; mux_srcA:ALUSrcA|out[2]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.290 ns  ; mux_srcA:ALUSrcA|out[4]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.229 ns  ; mux_srcB:ALUSrcB|out[4]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.065 ns  ; mux_srcB:ALUSrcB|out[11]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.059 ns  ; mux_srcB:ALUSrcB|out[8]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.997 ns  ; mux_srcB:ALUSrcB|out[9]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; mux_srcB:ALUSrcB|out[16]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; mux_srcB:ALUSrcB|out[10]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.736 ns  ; mux_srcB:ALUSrcB|out[12]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.587 ns  ; mux_srcA:ALUSrcA|out[9]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.550 ns  ; mux_srcA:ALUSrcA|out[8]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.479 ns  ; mux_srcA:ALUSrcA|out[10]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.378 ns  ; mux_srcB:ALUSrcB|out[13]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.154 ns  ; mux_srcB:ALUSrcB|out[14]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.131 ns  ; UnidadeControle:CtrlUnit|ALUOp[2] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.120 ns  ; mux_srcB:ALUSrcB|out[15]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.117 ns  ; mux_srcA:ALUSrcA|out[11]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.069 ns  ; UnidadeControle:CtrlUnit|ALUOp[0] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; UnidadeControle:CtrlUnit|ALUOp[1] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; mux_srcA:ALUSrcA|out[13]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.028 ns  ; mux_srcA:ALUSrcA|out[12]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; mux_srcB:ALUSrcB|out[17]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.908 ns  ; mux_srcA:ALUSrcA|out[15]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; mux_srcB:ALUSrcB|out[18]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.803 ns  ; mux_srcA:ALUSrcA|out[14]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.664 ns  ; mux_srcB:ALUSrcB|out[22]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.442 ns  ; mux_srcB:ALUSrcB|out[20]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.421 ns  ; mux_srcB:ALUSrcB|out[23]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.373 ns  ; mux_srcA:ALUSrcA|out[18]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.259 ns  ; mux_srcB:ALUSrcB|out[19]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.207 ns  ; mux_srcA:ALUSrcA|out[16]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.111 ns  ; mux_srcB:ALUSrcB|out[24]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.028 ns  ; mux_srcA:ALUSrcA|out[17]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.982 ns  ; mux_srcB:ALUSrcB|out[28]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.908 ns  ; mux_srcB:ALUSrcB|out[25]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.889 ns  ; mux_srcB:ALUSrcB|out[29]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.819 ns  ; mux_srcB:ALUSrcB|out[21]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.712 ns  ; mux_srcA:ALUSrcA|out[25]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.685 ns  ; mux_srcA:ALUSrcA|out[20]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.517 ns  ; mux_srcA:ALUSrcA|out[19]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.512 ns  ; mux_srcB:ALUSrcB|out[30]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.454 ns  ; mux_srcA:ALUSrcA|out[21]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.376 ns  ; mux_srcA:ALUSrcA|out[22]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.345 ns  ; mux_srcB:ALUSrcB|out[27]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.230 ns  ; mux_srcA:ALUSrcA|out[23]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 13.103 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 13.059 ns  ; mux_srcB:ALUSrcB|out[26]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 12.882 ns  ; mux_srcA:ALUSrcA|out[24]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 12.846 ns  ; mux_srcA:ALUSrcA|out[28]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 12.742 ns  ; mux_srcA:ALUSrcA|out[26]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 12.388 ns  ; mux_srcA:ALUSrcA|out[27]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 12.281 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[25] ; clock      ;
; N/A                                     ; None                                                ; 12.265 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[2]  ; clock      ;
; N/A                                     ; None                                                ; 12.154 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 12.149 ns  ; Banco_reg:registers|Reg12[21]     ; RegBIn[21] ; clock      ;
; N/A                                     ; None                                                ; 12.128 ns  ; mux_srcB:ALUSrcB|out[31]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 12.110 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 12.100 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 12.018 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.982 ns  ; Banco_reg:registers|Reg2[26]      ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 11.963 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[20] ; clock      ;
; N/A                                     ; None                                                ; 11.950 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 11.944 ns  ; mux_srcA:ALUSrcA|out[29]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 11.914 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[29] ; clock      ;
; N/A                                     ; None                                                ; 11.892 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.891 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.889 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.861 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[10] ; clock      ;
; N/A                                     ; None                                                ; 11.860 ns  ; Banco_reg:registers|Reg18[0]      ; RegAIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.847 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.837 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.794 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.777 ns  ; Banco_reg:registers|Reg1[19]      ; RegBIn[19] ; clock      ;
; N/A                                     ; None                                                ; 11.775 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[16] ; clock      ;
; N/A                                     ; None                                                ; 11.758 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 11.740 ns  ; Banco_reg:registers|Reg26[6]      ; RegAIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.739 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[16] ; clock      ;
; N/A                                     ; None                                                ; 11.703 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[25] ; clock      ;
; N/A                                     ; None                                                ; 11.697 ns  ; Banco_reg:registers|Reg8[0]       ; RegAIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.686 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.660 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 11.637 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.628 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[30] ; clock      ;
; N/A                                     ; None                                                ; 11.609 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[10] ; clock      ;
; N/A                                     ; None                                                ; 11.605 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.605 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.604 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.601 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[10] ; clock      ;
; N/A                                     ; None                                                ; 11.598 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[20] ; clock      ;
; N/A                                     ; None                                                ; 11.585 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[7]  ; clock      ;
; N/A                                     ; None                                                ; 11.582 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.572 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[19] ; clock      ;
; N/A                                     ; None                                                ; 11.547 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[19] ; clock      ;
; N/A                                     ; None                                                ; 11.546 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.540 ns  ; Banco_reg:registers|Reg31[17]     ; RegBIn[17] ; clock      ;
; N/A                                     ; None                                                ; 11.528 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[25] ; clock      ;
; N/A                                     ; None                                                ; 11.525 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.519 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.510 ns  ; Banco_reg:registers|Reg12[21]     ; RegAIn[21] ; clock      ;
; N/A                                     ; None                                                ; 11.501 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.489 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[11] ; clock      ;
; N/A                                     ; None                                                ; 11.483 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.474 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.466 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[22] ; clock      ;
; N/A                                     ; None                                                ; 11.461 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.441 ns  ; Banco_reg:registers|Reg3[25]      ; RegAIn[25] ; clock      ;
; N/A                                     ; None                                                ; 11.425 ns  ; Banco_reg:registers|Reg20[6]      ; RegAIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.421 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[25] ; clock      ;
; N/A                                     ; None                                                ; 11.412 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.401 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[19] ; clock      ;
; N/A                                     ; None                                                ; 11.389 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.386 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[17] ; clock      ;
; N/A                                     ; None                                                ; 11.383 ns  ; Banco_reg:registers|Reg5[25]      ; RegAIn[25] ; clock      ;
; N/A                                     ; None                                                ; 11.379 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[22] ; clock      ;
; N/A                                     ; None                                                ; 11.377 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[20] ; clock      ;
; N/A                                     ; None                                                ; 11.375 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[17] ; clock      ;
; N/A                                     ; None                                                ; 11.366 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[28] ; clock      ;
; N/A                                     ; None                                                ; 11.362 ns  ; Banco_reg:registers|Reg25[0]      ; RegBIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.346 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[22] ; clock      ;
; N/A                                     ; None                                                ; 11.319 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 11.316 ns  ; Banco_reg:registers|Reg28[6]      ; RegAIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.316 ns  ; Banco_reg:registers|Reg24[0]      ; RegAIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.314 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[11] ; clock      ;
; N/A                                     ; None                                                ; 11.312 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.300 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[10] ; clock      ;
; N/A                                     ; None                                                ; 11.291 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[12] ; clock      ;
; N/A                                     ; None                                                ; 11.281 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[25] ; clock      ;
; N/A                                     ; None                                                ; 11.262 ns  ; Banco_reg:registers|Reg8[23]      ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.261 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[12] ; clock      ;
; N/A                                     ; None                                                ; 11.257 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[8]  ; clock      ;
; N/A                                     ; None                                                ; 11.245 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[12] ; clock      ;
; N/A                                     ; None                                                ; 11.243 ns  ; Banco_reg:registers|Reg30[26]     ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 11.243 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[12] ; clock      ;
; N/A                                     ; None                                                ; 11.237 ns  ; Banco_reg:registers|Reg14[26]     ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 11.227 ns  ; Banco_reg:registers|Reg24[6]      ; RegAIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.217 ns  ; Banco_reg:registers|Reg24[23]     ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.217 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[4]  ; clock      ;
; N/A                                     ; None                                                ; 11.216 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.215 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.210 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[8]  ; clock      ;
; N/A                                     ; None                                                ; 11.209 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[12] ; clock      ;
; N/A                                     ; None                                                ; 11.202 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.202 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.198 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[22] ; clock      ;
; N/A                                     ; None                                                ; 11.193 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.181 ns  ; Banco_reg:registers|Reg10[28]     ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 11.158 ns  ; Banco_reg:registers|Reg18[26]     ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 11.149 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.117 ns  ; Banco_reg:registers|Reg19[31]     ; RegBIn[31] ; clock      ;
; N/A                                     ; None                                                ; 11.116 ns  ; Banco_reg:registers|Reg22[0]      ; RegBIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.111 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[11] ; clock      ;
; N/A                                     ; None                                                ; 11.107 ns  ; Banco_reg:registers|Reg27[17]     ; RegBIn[17] ; clock      ;
; N/A                                     ; None                                                ; 11.102 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.098 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.098 ns  ; Banco_reg:registers|Reg11[14]     ; RegAIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.093 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.089 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[30] ; clock      ;
; N/A                                     ; None                                                ; 11.078 ns  ; Banco_reg:registers|Reg0[23]      ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.077 ns  ; Banco_reg:registers|Reg10[26]     ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 11.069 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[5]  ; clock      ;
; N/A                                     ; None                                                ; 11.064 ns  ; Banco_reg:registers|Reg2[23]      ; RegBIn[23] ; clock      ;
; N/A                                     ; None                                                ; 11.060 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[20] ; clock      ;
; N/A                                     ; None                                                ; 11.059 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[22] ; clock      ;
; N/A                                     ; None                                                ; 11.051 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.047 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[10] ; clock      ;
; N/A                                     ; None                                                ; 11.043 ns  ; Banco_reg:registers|Reg1[22]      ; RegBIn[22] ; clock      ;
; N/A                                     ; None                                                ; 11.036 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.024 ns  ; Banco_reg:registers|Reg19[27]     ; RegBIn[27] ; clock      ;
; N/A                                     ; None                                                ; 11.016 ns  ; Banco_reg:registers|Reg17[28]     ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 11.015 ns  ; mux_srcA:ALUSrcA|out[30]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 11.014 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[14] ; clock      ;
; N/A                                     ; None                                                ; 11.012 ns  ; Banco_reg:registers|Reg19[12]     ; RegAIn[12] ; clock      ;
; N/A                                     ; None                                                ; 11.000 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[19] ; clock      ;
; N/A                                     ; None                                                ; 10.996 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[21] ; clock      ;
; N/A                                     ; None                                                ; 10.992 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[29] ; clock      ;
; N/A                                     ; None                                                ; 10.992 ns  ; Banco_reg:registers|Reg1[22]      ; RegAIn[22] ; clock      ;
; N/A                                     ; None                                                ; 10.986 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[14] ; clock      ;
; N/A                                     ; None                                                ; 10.976 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[23] ; clock      ;
; N/A                                     ; None                                                ; 10.973 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[22] ; clock      ;
; N/A                                     ; None                                                ; 10.968 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[26] ; clock      ;
; N/A                                     ; None                                                ; 10.959 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[9]  ; clock      ;
; N/A                                     ; None                                                ; 10.950 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[27] ; clock      ;
; N/A                                     ; None                                                ; 10.944 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[15] ; clock      ;
; N/A                                     ; None                                                ; 10.937 ns  ; Banco_reg:registers|Reg23[28]     ; RegBIn[28] ; clock      ;
; N/A                                     ; None                                                ; 10.937 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[11] ; clock      ;
; N/A                                     ; None                                                ; 10.937 ns  ; Banco_reg:registers|Reg2[3]       ; RegBIn[3]  ; clock      ;
; N/A                                     ; None                                                ; 10.935 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[10] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                   ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; th                                                                                                ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                   ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+
; N/A           ; None        ; -0.102 ns ; reset ; UnidadeControle:CtrlUnit|state[6]    ; clock    ;
; N/A           ; None        ; -0.941 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]  ; clock    ;
; N/A           ; None        ; -0.955 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]  ; clock    ;
; N/A           ; None        ; -1.025 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]    ; clock    ;
; N/A           ; None        ; -1.148 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]  ; clock    ;
; N/A           ; None        ; -1.179 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]  ; clock    ;
; N/A           ; None        ; -1.181 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]  ; clock    ;
; N/A           ; None        ; -1.315 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]    ; clock    ;
; N/A           ; None        ; -1.340 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]     ; clock    ;
; N/A           ; None        ; -1.384 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]    ; clock    ;
; N/A           ; None        ; -1.447 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]     ; clock    ;
; N/A           ; None        ; -1.460 ns ; reset ; UnidadeControle:CtrlUnit|MemWR       ; clock    ;
; N/A           ; None        ; -1.470 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]     ; clock    ;
; N/A           ; None        ; -2.815 ns ; reset ; UnidadeControle:CtrlUnit|state[0]    ; clock    ;
; N/A           ; None        ; -2.847 ns ; reset ; UnidadeControle:CtrlUnit|state[5]    ; clock    ;
; N/A           ; None        ; -2.916 ns ; reset ; UnidadeControle:CtrlUnit|state[2]    ; clock    ;
; N/A           ; None        ; -2.994 ns ; reset ; UnidadeControle:CtrlUnit|state[3]    ; clock    ;
; N/A           ; None        ; -2.994 ns ; reset ; UnidadeControle:CtrlUnit|USExt       ; clock    ;
; N/A           ; None        ; -3.006 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite    ; clock    ;
; N/A           ; None        ; -3.013 ns ; reset ; UnidadeControle:CtrlUnit|state[1]    ; clock    ;
; N/A           ; None        ; -3.154 ns ; reset ; UnidadeControle:CtrlUnit|state[4]    ; clock    ;
; N/A           ; None        ; -3.238 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite     ; clock    ;
; N/A           ; None        ; -3.276 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite    ; clock    ;
; N/A           ; None        ; -3.397 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem    ; clock    ;
; N/A           ; None        ; -3.471 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite     ; clock    ;
; N/A           ; None        ; -3.471 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite ; clock    ;
; N/A           ; None        ; -3.794 ns ; reset ; UnidadeControle:CtrlUnit|AWrite      ; clock    ;
; N/A           ; None        ; -4.255 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]    ; clock    ;
; N/A           ; None        ; -4.347 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]    ; clock    ;
; N/A           ; None        ; -4.589 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1] ; clock    ;
; N/A           ; None        ; -4.643 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2] ; clock    ;
; N/A           ; None        ; -4.643 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0] ; clock    ;
; N/A           ; None        ; -4.777 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]   ; clock    ;
; N/A           ; None        ; -4.855 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0] ; clock    ;
; N/A           ; None        ; -4.904 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3] ; clock    ;
; N/A           ; None        ; -5.144 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]   ; clock    ;
; N/A           ; None        ; -5.327 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1] ; clock    ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 01:13:27 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
Info: Clock "clock" has Internal fmax of 39.12 MHz between source register "mux_srcB:ALUSrcB|out[0]" and destination register "UnidadeControle:CtrlUnit|state[0]" (period= 25.562 ns)
    Info: + Longest register to register delay is 9.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.228 ns) + CELL(0.053 ns) = 0.281 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[0]~1'
        Info: 3: + IC(0.348 ns) + CELL(0.228 ns) = 0.857 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[1]~2'
        Info: 4: + IC(0.544 ns) + CELL(0.053 ns) = 1.454 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[3]~23DUPLICATE'
        Info: 5: + IC(0.208 ns) + CELL(0.053 ns) = 1.715 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[4]~5'
        Info: 6: + IC(0.219 ns) + CELL(0.154 ns) = 2.088 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.353 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 8: + IC(0.232 ns) + CELL(0.053 ns) = 2.638 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 9: + IC(0.239 ns) + CELL(0.053 ns) = 2.930 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 10: + IC(0.208 ns) + CELL(0.053 ns) = 3.191 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 11: + IC(0.486 ns) + CELL(0.053 ns) = 3.730 ns; Loc. = LCCOMB_X15_Y14_N2; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 12: + IC(0.402 ns) + CELL(0.053 ns) = 4.185 ns; Loc. = LCCOMB_X15_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 4.459 ns; Loc. = LCCOMB_X15_Y14_N26; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 4.731 ns; Loc. = LCCOMB_X15_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 15: + IC(0.221 ns) + CELL(0.053 ns) = 5.005 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[25]~16'
        Info: 16: + IC(0.315 ns) + CELL(0.053 ns) = 5.373 ns; Loc. = LCCOMB_X14_Y14_N10; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[27]~17'
        Info: 17: + IC(0.576 ns) + CELL(0.053 ns) = 6.002 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[29]~18'
        Info: 18: + IC(0.278 ns) + CELL(0.346 ns) = 6.626 ns; Loc. = LCCOMB_X14_Y13_N22; Fanout = 9; COMB Node = 'Ula32:ALU|carry_temp[31]~19'
        Info: 19: + IC(0.578 ns) + CELL(0.154 ns) = 7.358 ns; Loc. = LCCOMB_X15_Y12_N18; Fanout = 2; COMB Node = 'Ula32:ALU|Menor'
        Info: 20: + IC(0.626 ns) + CELL(0.053 ns) = 8.037 ns; Loc. = LCCOMB_X14_Y14_N28; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux18~13'
        Info: 21: + IC(0.544 ns) + CELL(0.272 ns) = 8.853 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux18~14'
        Info: 22: + IC(0.000 ns) + CELL(0.155 ns) = 9.008 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 96; REG Node = 'UnidadeControle:CtrlUnit|state[0]'
        Info: Total cell delay = 2.104 ns ( 23.36 % )
        Info: Total interconnect delay = 6.904 ns ( 76.64 % )
    Info: - Smallest clock skew is -3.683 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1377; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 96; REG Node = 'UnidadeControle:CtrlUnit|state[0]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "clock" to source register is 6.146 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.152 ns) + CELL(0.712 ns) = 2.718 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.751 ns) + CELL(0.225 ns) = 3.694 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.185 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.908 ns) + CELL(0.053 ns) = 6.146 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[0]'
            Info: Total cell delay = 1.844 ns ( 30.00 % )
            Info: Total interconnect delay = 4.302 ns ( 70.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:IR|Instr15_0[12]" and destination pin or register "mux_srcB:ALUSrcB|out[12]" for clock "clock" (Hold time is 2.77 ns)
    Info: + Largest clock skew is 3.671 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.141 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.152 ns) + CELL(0.712 ns) = 2.718 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.751 ns) + CELL(0.225 ns) = 3.694 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.185 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 6.141 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[12]'
            Info: Total cell delay = 1.844 ns ( 30.03 % )
            Info: Total interconnect delay = 4.297 ns ( 69.97 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1377; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N9; Fanout = 6; REG Node = 'Instr_Reg:IR|Instr15_0[12]'
            Info: Total cell delay = 1.472 ns ( 59.60 % )
            Info: Total interconnect delay = 0.998 ns ( 40.40 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N9; Fanout = 6; REG Node = 'Instr_Reg:IR|Instr15_0[12]'
        Info: 2: + IC(0.220 ns) + CELL(0.154 ns) = 0.374 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux12~0'
        Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 0.807 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[12]'
        Info: Total cell delay = 0.379 ns ( 46.96 % )
        Info: Total interconnect delay = 0.428 ns ( 53.04 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UnidadeControle:CtrlUnit|MemToReg[1]" (data pin = "reset", clock pin = "clock") is 5.566 ns
    Info: + Longest pin to register delay is 7.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'
        Info: 2: + IC(4.173 ns) + CELL(0.228 ns) = 5.265 ns; Loc. = LCCOMB_X11_Y13_N26; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|RegDst[0]~3'
        Info: 3: + IC(0.821 ns) + CELL(0.346 ns) = 6.432 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 6; COMB Node = 'UnidadeControle:CtrlUnit|RegDst[0]~4'
        Info: 4: + IC(0.761 ns) + CELL(0.746 ns) = 7.939 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 16; REG Node = 'UnidadeControle:CtrlUnit|MemToReg[1]'
        Info: Total cell delay = 2.184 ns ( 27.51 % )
        Info: Total interconnect delay = 5.755 ns ( 72.49 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.991 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 16; REG Node = 'UnidadeControle:CtrlUnit|MemToReg[1]'
        Info: Total cell delay = 1.472 ns ( 59.76 % )
        Info: Total interconnect delay = 0.991 ns ( 40.24 % )
Info: tco from clock "clock" to destination pin "LessThan" through register "mux_srcB:ALUSrcB|out[0]" is 17.162 ns
    Info: + Longest clock path from clock "clock" to source register is 6.146 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(1.152 ns) + CELL(0.712 ns) = 2.718 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: 3: + IC(0.751 ns) + CELL(0.225 ns) = 3.694 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
        Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.185 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.908 ns) + CELL(0.053 ns) = 6.146 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: Total cell delay = 1.844 ns ( 30.00 % )
        Info: Total interconnect delay = 4.302 ns ( 70.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.016 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.228 ns) + CELL(0.053 ns) = 0.281 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[0]~1'
        Info: 3: + IC(0.348 ns) + CELL(0.228 ns) = 0.857 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[1]~2'
        Info: 4: + IC(0.544 ns) + CELL(0.053 ns) = 1.454 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[3]~23DUPLICATE'
        Info: 5: + IC(0.208 ns) + CELL(0.053 ns) = 1.715 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[4]~5'
        Info: 6: + IC(0.219 ns) + CELL(0.154 ns) = 2.088 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.353 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 8: + IC(0.232 ns) + CELL(0.053 ns) = 2.638 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 9: + IC(0.239 ns) + CELL(0.053 ns) = 2.930 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 10: + IC(0.208 ns) + CELL(0.053 ns) = 3.191 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 11: + IC(0.486 ns) + CELL(0.053 ns) = 3.730 ns; Loc. = LCCOMB_X15_Y14_N2; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 12: + IC(0.402 ns) + CELL(0.053 ns) = 4.185 ns; Loc. = LCCOMB_X15_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 4.459 ns; Loc. = LCCOMB_X15_Y14_N26; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 4.731 ns; Loc. = LCCOMB_X15_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 15: + IC(0.221 ns) + CELL(0.053 ns) = 5.005 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[25]~16'
        Info: 16: + IC(0.315 ns) + CELL(0.053 ns) = 5.373 ns; Loc. = LCCOMB_X14_Y14_N10; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[27]~17'
        Info: 17: + IC(0.576 ns) + CELL(0.053 ns) = 6.002 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[29]~18'
        Info: 18: + IC(0.278 ns) + CELL(0.346 ns) = 6.626 ns; Loc. = LCCOMB_X14_Y13_N22; Fanout = 9; COMB Node = 'Ula32:ALU|carry_temp[31]~19'
        Info: 19: + IC(0.578 ns) + CELL(0.154 ns) = 7.358 ns; Loc. = LCCOMB_X15_Y12_N18; Fanout = 2; COMB Node = 'Ula32:ALU|Menor'
        Info: 20: + IC(1.676 ns) + CELL(1.982 ns) = 11.016 ns; Loc. = PIN_A15; Fanout = 0; PIN Node = 'LessThan'
        Info: Total cell delay = 3.606 ns ( 32.73 % )
        Info: Total interconnect delay = 7.410 ns ( 67.27 % )
Info: th for register "UnidadeControle:CtrlUnit|state[6]" (data pin = "reset", clock pin = "clock") is -0.102 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1377; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X14_Y11_N3; Fanout = 46; REG Node = 'UnidadeControle:CtrlUnit|state[6]'
        Info: Total cell delay = 1.472 ns ( 59.74 % )
        Info: Total interconnect delay = 0.992 ns ( 40.26 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'
        Info: 2: + IC(1.454 ns) + CELL(0.397 ns) = 2.715 ns; Loc. = LCFF_X14_Y11_N3; Fanout = 46; REG Node = 'UnidadeControle:CtrlUnit|state[6]'
        Info: Total cell delay = 1.261 ns ( 46.45 % )
        Info: Total interconnect delay = 1.454 ns ( 53.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sat May 18 01:13:28 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


