Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 27 10:26:12 2019
| Host         : FraRonk-Notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CCG_timing_summary_routed.rpt -pb CCG_timing_summary_routed.pb -rpx CCG_timing_summary_routed.rpx -warn_on_violation
| Design       : CCG
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.937        0.000                      0                   14        0.237        0.000                      0                   14        0.845        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_constr  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_constr          0.937        0.000                      0                   14        0.237        0.000                      0                   14        0.845        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_constr
  To Clock:  clk_constr

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 AKregister/GEN[2].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[0].FIRST.FF1/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.159%)  route 1.343ns (69.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.728     5.396    AKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.852 r  AKregister/GEN[2].INTERNAL.FFI/q_reg/Q
                         net (fo=2, routed)           0.810     6.662    AKregister/GEN[3].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124     6.786 r  AKregister/GEN[3].INTERNAL.FFI/q_i_1/O
                         net (fo=2, routed)           0.533     7.319    CKregister/GEN[0].FIRST.FF1/d
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg/C
                         clock pessimism              0.429     8.372    
                         clock uncertainty           -0.035     8.337    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)       -0.081     8.256    CKregister/GEN[0].FIRST.FF1/q_reg
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 AKregister/GEN[2].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.390%)  route 1.157ns (66.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 7.944 - 3.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.728     5.396    AKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.852 r  AKregister/GEN[2].INTERNAL.FFI/q_reg/Q
                         net (fo=2, routed)           0.810     6.662    AKregister/GEN[3].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124     6.786 r  AKregister/GEN[3].INTERNAL.FFI/q_i_1/O
                         net (fo=2, routed)           0.347     7.133    CKregister/GEN[0].FIRST.FF1/d
    SLICE_X42Y68         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.553     7.944    CKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/C
                         clock pessimism              0.429     8.373    
                         clock uncertainty           -0.035     8.338    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.031     8.307    CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 CKregister/GEN[8].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[9].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.518ns (39.882%)  route 0.781ns (60.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.727     5.395    CKregister/GEN[8].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[8].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     5.913 r  CKregister/GEN[8].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.781     6.694    CKregister/GEN[9].INTERNAL.FFI/q_reg_1
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[9].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[9].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[9].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.452     8.395    
                         clock uncertainty           -0.035     8.360    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)       -0.028     8.332    CKregister/GEN[9].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 CKregister/GEN[2].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[3].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.049%)  route 0.658ns (55.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.727     5.395    CKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[2].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     5.913 r  CKregister/GEN[2].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.658     6.571    CKregister/GEN[3].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[3].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[3].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[3].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.452     8.395    
                         clock uncertainty           -0.035     8.360    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)       -0.045     8.315    CKregister/GEN[3].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 CKregister/GEN[4].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[5].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.049%)  route 0.658ns (55.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.728     5.396    CKregister/GEN[4].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[4].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.518     5.914 r  CKregister/GEN[4].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.658     6.572    CKregister/GEN[5].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[5].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[5].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[5].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.453     8.396    
                         clock uncertainty           -0.035     8.361    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)       -0.045     8.316    CKregister/GEN[5].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 CKregister/GEN[3].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[4].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.733%)  route 0.640ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.727     5.395    CKregister/GEN[3].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[3].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     5.913 r  CKregister/GEN[3].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.640     6.553    CKregister/GEN[4].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[4].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[4].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[4].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.429     8.372    
                         clock uncertainty           -0.035     8.337    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)       -0.031     8.306    CKregister/GEN[4].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 CKregister/GEN[6].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[7].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.011%)  route 0.659ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.728     5.396    CKregister/GEN[6].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[6].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.518     5.914 r  CKregister/GEN[6].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.659     6.573    CKregister/GEN[7].INTERNAL.FFI/out_c_reg[0]
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[7].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[7].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[7].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.453     8.396    
                         clock uncertainty           -0.035     8.361    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)       -0.028     8.333    CKregister/GEN[7].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 AKregister/GEN[1].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            AKregister/GEN[2].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.728     5.396    AKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[1].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.852 r  AKregister/GEN[1].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.657     6.509    AKregister/GEN[2].INTERNAL.FFI/q_reg_0[0]
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    AKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.453     8.396    
                         clock uncertainty           -0.035     8.361    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.061     8.300    AKregister/GEN[2].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 CKregister/GEN[0].FIRST.FF1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[1].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.727     5.395    CKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.456     5.851 r  CKregister/GEN[0].FIRST.FF1/q_reg/Q
                         net (fo=1, routed)           0.657     6.508    CKregister/GEN[1].INTERNAL.FFI/c_OBUF
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[1].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[1].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.452     8.395    
                         clock uncertainty           -0.035     8.360    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)       -0.061     8.299    CKregister/GEN[1].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 CKregister/GEN[1].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[2].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_constr rise@3.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.897%)  route 0.659ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.943 - 3.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.727     5.395    CKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[1].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.456     5.851 r  CKregister/GEN[1].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.659     6.510    CKregister/GEN[2].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[2].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      3.000     3.000 r  
    L16                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     4.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     6.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.552     7.943    CKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[2].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.430     8.373    
                         clock uncertainty           -0.035     8.338    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)       -0.031     8.307    CKregister/GEN[2].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  1.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AKregister/GEN[2].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            AKregister/GEN[3].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.580     1.492    AKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  AKregister/GEN[2].INTERNAL.FFI/q_reg/Q
                         net (fo=2, routed)           0.179     1.812    AKregister/GEN[3].INTERNAL.FFI/q_reg_0[0]
    SLICE_X43Y70         FDCE                                         r  AKregister/GEN[3].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.847     2.006    AKregister/GEN[3].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  AKregister/GEN[3].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.501     1.505    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.070     1.575    AKregister/GEN[3].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 AKregister/GEN[0].FIRST.FF1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            AKregister/GEN[1].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.580     1.492    AKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[0].FIRST.FF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  AKregister/GEN[0].FIRST.FF1/q_reg/Q
                         net (fo=2, routed)           0.182     1.815    AKregister/GEN[1].INTERNAL.FFI/a_out_OBUF
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[1].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     2.007    AKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[1].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.515     1.492    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.066     1.558    AKregister/GEN[1].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 CKregister/GEN[5].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[6].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.580     1.492    CKregister/GEN[5].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[5].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     1.656 r  CKregister/GEN[5].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.170     1.826    CKregister/GEN[6].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[6].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     2.007    CKregister/GEN[6].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[6].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.515     1.492    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.063     1.555    CKregister/GEN[6].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 CKregister/GEN[7].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[8].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.071%)  route 0.184ns (52.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.580     1.492    CKregister/GEN[7].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[7].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     1.656 r  CKregister/GEN[7].INTERNAL.FFI/q_reg/Q
                         net (fo=2, routed)           0.184     1.840    CKregister/GEN[8].INTERNAL.FFI/q_reg_1[0]
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[8].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.847     2.006    CKregister/GEN[8].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[8].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.501     1.505    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.063     1.568    CKregister/GEN[8].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AKregister/GEN[3].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.258%)  route 0.216ns (53.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.579     1.491    AKregister/GEN[3].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  AKregister/GEN[3].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  AKregister/GEN[3].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.087     1.719    AKregister/GEN[3].INTERNAL.FFI/out_a_reg[3]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  AKregister/GEN[3].INTERNAL.FFI/q_i_1/O
                         net (fo=2, routed)           0.129     1.893    CKregister/GEN[0].FIRST.FF1/d
    SLICE_X42Y68         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     2.008    CKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/C
                         clock pessimism             -0.501     1.507    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.059     1.566    CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 AKregister/GEN[3].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[0].FIRST.FF1/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.773%)  route 0.270ns (59.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.579     1.491    AKregister/GEN[3].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  AKregister/GEN[3].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  AKregister/GEN[3].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.087     1.719    AKregister/GEN[3].INTERNAL.FFI/out_a_reg[3]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  AKregister/GEN[3].INTERNAL.FFI/q_i_1/O
                         net (fo=2, routed)           0.183     1.947    CKregister/GEN[0].FIRST.FF1/d
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.847     2.006    CKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg/C
                         clock pessimism             -0.515     1.491    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.066     1.557    CKregister/GEN[0].FIRST.FF1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 CKregister/GEN[1].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[2].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.064%)  route 0.328ns (69.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.579     1.491    CKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[1].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  CKregister/GEN[1].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.328     1.960    CKregister/GEN[2].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[2].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.847     2.006    CKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[2].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.502     1.504    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.059     1.563    CKregister/GEN[2].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CKregister/GEN[0].FIRST.FF1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[1].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.579     1.491    CKregister/GEN[0].FIRST.FF1/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[0].FIRST.FF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  CKregister/GEN[0].FIRST.FF1/q_reg/Q
                         net (fo=1, routed)           0.327     1.959    CKregister/GEN[1].INTERNAL.FFI/c_OBUF
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[1].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.847     2.006    CKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  CKregister/GEN[1].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.515     1.491    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.070     1.561    CKregister/GEN[1].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 AKregister/GEN[1].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            AKregister/GEN[2].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.580     1.492    AKregister/GEN[1].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[1].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  AKregister/GEN[1].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.327     1.960    AKregister/GEN[2].INTERNAL.FFI/q_reg_0[0]
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     2.007    AKregister/GEN[2].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  AKregister/GEN[2].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.515     1.492    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.070     1.562    AKregister/GEN[2].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 CKregister/GEN[3].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            CKregister/GEN[4].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_constr  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_constr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_constr rise@0.000ns - clk_constr rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.456%)  route 0.312ns (65.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.579     1.491    CKregister/GEN[3].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  CKregister/GEN[3].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  CKregister/GEN[3].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.312     1.967    CKregister/GEN[4].INTERNAL.FFI/q_reg_0[0]
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[4].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_constr rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     2.007    CKregister/GEN[4].INTERNAL.FFI/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  CKregister/GEN[4].INTERNAL.FFI/q_reg/C
                         clock pessimism             -0.501     1.506    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.059     1.565    CKregister/GEN[4].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_constr
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.000       0.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X43Y69    AKregister/GEN[0].FIRST.FF1/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X43Y69    AKregister/GEN[1].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X43Y69    AKregister/GEN[2].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X43Y70    AKregister/GEN[3].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X43Y70    CKregister/GEN[0].FIRST.FF1/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X42Y68    CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X43Y70    CKregister/GEN[1].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X42Y70    CKregister/GEN[2].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X42Y70    CKregister/GEN[3].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y69    AKregister/GEN[0].FIRST.FF1/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y69    AKregister/GEN[1].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y69    AKregister/GEN[2].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y70    AKregister/GEN[3].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y70    CKregister/GEN[0].FIRST.FF1/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y68    CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y70    CKregister/GEN[1].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y70    CKregister/GEN[2].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y70    CKregister/GEN[3].INTERNAL.FFI/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y69    CKregister/GEN[4].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y70    AKregister/GEN[3].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y70    CKregister/GEN[0].FIRST.FF1/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y68    CKregister/GEN[0].FIRST.FF1/q_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y70    CKregister/GEN[1].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y70    CKregister/GEN[2].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y70    CKregister/GEN[3].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y70    CKregister/GEN[8].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X42Y70    CKregister/GEN[9].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y69    AKregister/GEN[0].FIRST.FF1/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X43Y69    AKregister/GEN[1].INTERNAL.FFI/q_reg/C



