Test case 731

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = ba049415
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=00010101000000000000010010111010
    Iverilog=00010101100101000000010010111010
    CXXRTL=00010101100101000000010010111010
    CXXSLG=00010101100101000000010010111010
    CXXSLG_SV2V=00010101100101000000010010111010
    Xcelium=00010101100101000000010010111010
