# Computer-Architecture
Created a CPU in Verilog for ECE251.

# Rob Website 
https://github.com/robmarano/cpu_hdl_catalog/tree/STEP-01

# OttoBit Spreadsheet 
https://cooperunion.sharepoint.com/:x:/r/sites/Section_ECE-251-A-2023SP/_layouts/15/Doc.aspx?action=edit&sourcedoc=%7B2cd312b1-8aa7-483c-a74d-31bccdc8a4b7%7D&wdOrigin=TEAMS-WEB.teamsSdk.openFilePreview&wdExp=TEAMS-CONTROL&web=1

# Things to Do:
- Datapath
- Control Unit
- Register File
- Memory File
- Mux Adder
- Clock
- Controller
- D-Flip Flop
- Sign Extender
- ALU
- 
