# Reading C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do e_my_coffee_maker_FSM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:33 on Jun 10,2020
# vcom -reportprogress 300 -93 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:06:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:33 on Jun 10,2020
# vcom -reportprogress 300 -93 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:06:34 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:06:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:06:44 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:06:47 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.e_my_coffee_maker_fsm_vhd_tst
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:06:52 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/n3
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/k3
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/n6
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/k6
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/CLOCK_50
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/SW
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/KEY
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/LEDR
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX0
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX1
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX2
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX3
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX4
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX5
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/coffee_maker_state
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_Clock_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_resetn_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/slv_selection_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_reset3n_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_done3_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_reset6n_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_done6_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_coffee_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_cappuccino_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_espresso_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_hot_chocolate_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_fsm_ready_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_fsm_done_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_A
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_C
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_E
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_F
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_H
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_O
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_P
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_R
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_S
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_U
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_dash
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_blank
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/n3
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/k3
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/n6
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/k6
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/CLOCK_50
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/SW
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/KEY
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/LEDR
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX0
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX1
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX2
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX3
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX4
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/HEX5
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/coffee_maker_state
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_Clock_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_resetn_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/slv_selection_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_reset3n_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_done3_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_reset6n_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_done6_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_coffee_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_cappuccino_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_espresso_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_hot_chocolate_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_fsm_ready_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/sl_fsm_done_int
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_A
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_C
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_E
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_F
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_H
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_O
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_P
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_R
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_S
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_U
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_dash
add wave -position end  sim:/e_my_coffee_maker_fsm_vhd_tst/i1/c_blank
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/wave.do
do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:02 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:03 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:03 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:03 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:04 on Jun 10,2020, Elapsed time: 0:14:12
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:04 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:06 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:06 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:06 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:08 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:08 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:10 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:10 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:10 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:10 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:10 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:10 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:11 on Jun 10,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:11 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:14 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:15 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:15 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:17 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:17 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:17 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:17 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:17 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:17 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:18 on Jun 10,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:18 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:20 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:21 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:22 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:22 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:24 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:24 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:24 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:24 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:24 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:24 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:26 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:26 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:30 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:30 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:30 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:32 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:32 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:37 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:21:38 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:38 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:42 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:43 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:45 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:45 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:51 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:51 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:56 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:21:56 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:56 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:21:56 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:56 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:21:56 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:58 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:21:58 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:02 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:03 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:03 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:05 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:05 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:09 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:09 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:09 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:09 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:09 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:09 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:11 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:11 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:15 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:15 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:15 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:17 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:17 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:23 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:23 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:27 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:27 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:28 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:28 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:29 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:30 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:34 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:34 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:34 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:36 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:36 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:41 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:41 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:41 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:43 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:43 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:47 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:48 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:50 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:50 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:54 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:55 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:55 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:22:55 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:55 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:22:55 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:57 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:22:57 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:59 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:22:59 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:59 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:00 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:00 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:00 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:02 on Jun 10,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:02 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:07 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:08 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:08 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:08 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:08 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:08 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:10 on Jun 10,2020, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:10 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:14 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:15 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:15 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:15 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:17 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:17 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:21 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:21 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:22 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:23 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:23 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:28 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:28 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:28 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:30 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:30 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:35 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:35 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:35 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:37 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:37 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:41 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:42 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:42 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:42 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:44 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:44 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:49 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:50 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:50 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:55 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:23:55 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:55 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:23:55 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:55 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:23:56 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:57 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:23:57 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:02 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:02 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:02 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:04 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:04 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:06 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:06 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:07 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:07 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:07 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:08 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:08 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:11 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:11 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:12 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:12 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:14 on Jun 10,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:14 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:18 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:18 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:18 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:18 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:19 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:21 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:21 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:25 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:25 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:26 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:26 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:28 on Jun 10,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:28 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:33 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:33 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:33 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:34 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:24:36 on Jun 10,2020, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:36 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:38 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:39 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:39 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:39 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:39 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:39 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:40 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:40 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:24:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:24:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:43 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:24:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:44 on Jun 10,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:44 on Jun 10,2020
# Break key hit
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:48 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:29:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:49 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:29:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:52 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:29:52 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.e_my_coffee_maker_fsm_vhd_tst
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:24:44 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:10 on Jun 10,2020
# vcom -reportprogress 300 -work work 
# Usage: vcom [options] files
# Options:
#   -help              Print this message
#   -version           Print the version of the compiler
#   -work <path>       Specify library WORK
#   -fatal <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as fatal
#   -error <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as errors
#   -warning <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as warnings
#   -warning error     Report all warnings as errors
#   -note <msgNumber>[,<msgNumber>...]
#                      Report the listed message as notes
#   -suppress <msgNumber>[,<msgNumber>...]
#                      Suppress the listed messages
#   -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to default count
#   -msglimitcount <limit_value> -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to user defined count
#   -msgsingleline     Display the messages in a single line.
#   -svfilesuffix=<extension>[,<extension>...]
#                      filename extensions for SystemVerilog code
#   -87                Enable support for VHDL 1076-1987
#   -93                Enable support for VHDL 1076-1993
#   -2002              Enable support for VHDL 1076-2002
#   -2008              Enable support for VHDL 1076-2008
#                      Refer to the technote docs/technotes/vhdl2008.note
#                      for a list of the currently supported 2008 features.
#   -allowProtectedBeforeBody
#                      Allow a variable of protected type to be created prior
#                      to declaring the body
#   -ams99             Enable support for VHDL 1076.1-1999
#   -ams07             Enable support for VHDL 1076.1-2007
#   -addpragmaprefix <prefix>
#                      Enable recognition of synthesis and coverage pragmas with
#                      a user specified prefix.
#   -check_synthesis   Check for compliance to some synthesis rules
#   -createlib[=compress]
#                      Create libraries that do not exist.
#                      The =compress modifier creates compressed libraries.
#   -nocreatelib       Do not create libraries that do not exist.
#   -coverclkoptbuiltins, -nocoverclkoptbuiltins
#                      Enable or disable clkOpt optimization builtins for code coverage.
#   -bindAtCompile     Perform default binding when compiling the design
#   -bindAtLoad        Perform default binding when the design is loaded (the default)
#   -amsstd            Add VHDL-AMS declarations to package STANDARD
#   -noamsstd          Do not add VHDL-AMS declarations to package STANDARD
#   -ignoreStandardRealVector Ignore the VHDL-2008 declaration of REAL_VECTOR in package STANDARD
#   -nocoversub        Ignore VHDL subprograms for code coverage
#   -coversub          Include VHDL subprograms for code coverage
#   -coverrespecthandl  Inform code coverage optimizations to look for H and L signal values
#   -nocoverrespecthandl  Inform code coverage optimizations to ignore H and L signal values
#   -separateConfigLibrary  Allows VHDL configuration decls in different library from corresponding entity
#   +cover[=<spec>]
#                      <spec> is used to enable code coverage metrics for certain
#                      kinds of constructs.
#                      <spec> consists of one or more of the following letter codes:
#                         s (statement)
#                         b (branch)
#                         c (condition)
#                         e (expression)
#                         f (finite state machine)
#                         t (toggle)
#                         x (extended toggle)
#                      If no <spec> characters are given, sbceft is the default.
#   -coverenhanced     Enables functionality which may change the appearance or content of coverage
#                      metrics. A detailed list of these changes can be found by searching in the
#                      release notes for 'coverenhanced'. This option only takes meaningful effect in
#                      letter releases (e.g. 10.2b). It has no effect in initial major releases (e.g. 10.2).
#   -coveropt <i>      Specify a digit for code coverage optimization level: 1 through 4.
#   -coverexcludedefault Automatically exclude case default clauses.
#   -coverfec          Enable Focused Expression Coverage analysis for conditions and expressions.
#   -nocoverfec        Disable Focused Expression Coverage analysis for conditions and expressions.
#   -coverrec          Enable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -nocoverrec        Disable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -coverudp          Enable UDP Coverage analysis for conditions and expressions.
#   -nocoverudp        Disable UDP Coverage analysis for conditions and expressions.
#   -nocovershort      Disable short circuiting of expressions/condition when coverage is enabled.
#   -coverexpandrdpfx  Bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexpandrdpfx Don't bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexcludedefault Don't automatically exclude case default clauses.
#   -constimmedassert  Show constant immediate assertions in GUI/UCDB/reports etc.
#   -togglecountlimit n Quit collecting toggle info after count n is reached.
#   -togglewidthlimit n Don't collect toggle data on reg's or arrays wider than n.
#   -extendedtogglemode [1|2|3]
#                      Change the level of support for extended toggles.
#                      The levels of support are:
#                      1 - 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z')
#                      2 - 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'
#                      3 - 0L->1H & 1H->0L & all 'Z' transitions
#   -toggleportsonly   Enable toggle statistics collection only for ports.
#   -maxudprows n      Max number of rows allowed in UDP tables for code coverage.
#   -maxfecrows n      Max number of input patterns allowed in FEC table for code coverage.
#   -fecudpeffort n    Limit the size of expressions and conditions considered for expr/cond coverage.
#                      Levels supported are:
#                      1 - (low) Only small expressions and conditions considered for coverage.
#                      2 - (medium) Bigger expressions and conditions considered for coverage.
#                      3 - (high) Very large expressions and conditions considered for coverage.
#   -coverreportcancelled Report coverage items that have been optimized away.
#   -coverdeglitch <period> Report only the last execution of non-clocked processes/continuous assignments
#                      within time greater than <period>, where <period> is 0 or
#                      a time string with units
#   -debugVA           Print VITAL cell optimization information
#   -defercheck        Defer all compile-time range checking on constant index and
#                      slice expressions until run time
#   -explicit          Resolve resolution conflicts in favor of explicit functions
#   -deferSubpgmCheck  Defer compile-time range checking on constant index and
#                      slice expressions in subprograms until run time
#   -f <path>          Specify a file containing more command line arguments
#   -F <path>          Specify a file containing more command line arguments. Prefixes relative
#                      file names within the arguments file with the absolute path of arguments file,
#                      if lookup with relative path fails.
#   -outf <filename>   Specify a file to save the final list of options after recursively expanding
#                      all -f, -file and -F files.
#   -force_refresh     Force a refresh of the library image from .dat file(s)
#                      even if there are dependency errors
#   -optionset <optionset_name>
#                      Calls an option set in modelsim.ini.
#   -nofsmresettrans   Disable recognition of implicit asynchronous reset transitions for FSMs
#   -fsmresettrans     Enable recognition of implicit asynchronous reset transitions for FSMs
#   -nofsmsingle       Disable recognition FSMs having single bit current state variable
#   -fsmsingle         Enable recognition FSMs having single bit current state variable
#   -fsmimplicittrans  Enable recognition of implicit transitions in FSMs
#   -nofsmimplicittrans Disable recognition of implicit transitions in FSMs
#   -fsmmultitrans     Enable recognition of Multi-state transitions in FSMs
#   -fsmverbose [b|t|w]
#                      Provides information about FSMs recognized, including state reachability analysis.
#                      There are three detail levels that can be set with this option.
#                         b (displays only basic information)
#                         t (displays a transition table in addition to the basic information)
#                         w (displays any warning messages in addition to the basic information)
#                      If no character is specified, btw is the default.
#   -gen_xml <entity> <output>
#                      Output (into a file) the interface definition of the
#                      specified design unit in XML format
#   -gen_xmlstruct <entity> <output>
#                      Similar to -gen_xml, but also output the structural definition
#                      of the specified design unit in XML format
#   -ignoredefaultbinding
#                      Do not generate a default binding during compilation
#   -ignorevitalerrors Ignore VITAL compliance errors
#   -ignorepragmaprefix <prefix>
#                      Ignore synthesis and coverage pragmas with specified prefix
#   -initoutcompositeparam
#                      Initialize array and record mode OUT parameters of subprograms
#   -noinitoutcompositeparam
#                      Do not initialize array and record mode OUT parameters of subprograms
#   -just eapbc        Compile only selected design unit kinds
#                      (e=entity, a=arch, p=package, b=body, c=config)
#   -l <filename>      Write compilation log to <filename>
#   -line <lineNum>    Specify a starting line number
#   -lint              Perform lint-style checks
#   -modelsimini <modelsim.ini>
#                      Specify path to the modelsim.ini file.
#   -no1164            Disable optimization for the std_logic_1164 package (same as "-noaccel std_logic_1164")
#   -noaccel <pname>   Disable optimization for the specified package
#   -nocasestaticerror Suppress case statement non-static choice warning
#   -nofprangecheck    Disables range check for floating point only
#   -noFunctionInline  Turns off subprogram inlining
#   -nonstddriverinit  Match pre-5.7c behavior for driver initialization
#   -lower             Save all identifiers as lower case names
#   -preserve          Keep case of identifiers, does not make VHDL case sensitive
#   -oldconfigvis      Use pre-10.0 non LRM-compilant visibility for use clauses in configurations
#   -lrmconfigvis      Use LRM-compliant visibility for use clause in configurations
#   -nocheck           Disable run-time range and index checks
#   -nodebug[=ports][=pli][=ports+pli]
#                      Do not put symbolic debugging information into the library
#   -nodbgsym
#                      Do not generate symbols debugging database
#   -smartdbgsym
#                      Generate symbols debugging database for only some special cases
#   -noDeferSubpgmCheck
#                      Perform compile-time range checking on constant index and
#                      slice expressions in subprograms at compile-time
#   -noindexcheck      Disable run-time index checks
#   -nologo            Disable startup banner
#   -[w]prof=<filename> Enables CPU (-prof) or WALL (-wprof) time based profiling
#                       and saves the profile data to the given filename.
#   -proftick=<integer> Set the time interval between the profile data collection.
#                       Default value is 10.
#   -noothersstaticerror Suppress array aggregate non-static OTHERS choice warning
#   -nopsl             Disable embedded PSL language parsing
#   -norangecheck      Disable run-time range checks
#   -novital           Disable all VITAL optimizations
#   -novitalcheck      Disable VITAL Level 1 compliance checking and optimizations
#   -novopt            Do not run the "vopt" compiler before simulation
#   -nowarn <number>   Disable specified category of warning messages; verror 1907 to see them
#   -noconstimmedassert  Do not show constant immediate assertions in GUI/UCDB/reports etc.
#   -O0                Disable optimizations
#   -O1                Enable some optimizations (default)
#   -pedanticerrors    Enforce strict language checks
#   -performdefaultbinding
#                      Enable default binding when it has been disabled with the
#                      RequireConfigForAllDefaultBinding modelsim.ini variable
#   -permissive        Relax some language error checks to warnings.
#   +protect[=<file>]  Enable use of `protect...`endprotect compiler directives
#   -pslext            Enable PSL LTL/Universal operators
#   -pslfile <file>    Compile and bind PSL vunits specified by <file>
#   -quiet             Disable 'Loading' messages
#   -rangecheck        Enable run-time range checks
#   -refresh           Refresh the library image from .dat file(s)
#   -s                 Do not load package std.standard
#   -skipsynthoffregion Ignore all constructs within synthesis_off or translate_off pragma regions.
#   -skip eapbc        Compile all but selected design unit kinds
#                      (e=entity, a=arch, p=package, b=body, c=config)
#   -source            Print the source line with error messages
#   -stats[=[+-]<args>] Enables compiler statistics
#                      <args> are all,none,time,cmd,msg,perf,verbose,list,kb
#   -vitalmemorycheck  Enable VITAL Level 1 Memory model compliance checking
#   -mixedsvvh [b | l | r] [i] [pc]
#                      Facilitates using a VHDL package at the SV-VHDL mixed-language boundary.
#                         b  - treat scalars/vectors in the package as bit
#                         l  - treat scalars/vectors in the package as logic
#                         r  - treat scalars/vectors in the package as reg
#                         i  - ignore range specified with VHDL integer types
#                         pc - preserve case of all identifiers
#   -vmake             Collects complete list of command line args for use by vmake.
#   -showsubprograms   Show VHDL subprogram scopes in GUI windows (e.g. Structure) and CLI commands (e.g. show).
#   -noshowsubprograms Don't show VHDL subprogram scopes in GUI windows (e.g. Structure) and CLI commands (e.g. show).(Default on)
# ** Error: C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./run.do line 1
# C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work "
do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:51 on Jun 10,2020
# vcom -reportprogress 300 -work work C:FPGAFPGA_Excercises_Exercise_Sheet_Task_05e_modulo_counter.vhd 
# ** Error: (vcom-7) Failed to open design unit file "C:FPGAFPGA_Excercises_Exercise_Sheet_Task_05e_modulo_counter.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 20:45:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./run.do line 1
# C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work C:\FPGA\FPGA_Excercises\07_Exercise_Sheet\07_Task_05\e_modulo_counter.vhd"
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:14 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 20:47:15 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:16 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM
# -- Compiling architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM
# End time: 20:47:16 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:20 on Jun 10,2020
# vcom -reportprogress 300 -work work C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/simulation/modelsim/e_my_coffee_maker_FSM.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_my_coffee_maker_FSM_vhd_tst
# -- Compiling architecture e_my_coffee_maker_FSM_arch of e_my_coffee_maker_FSM_vhd_tst
# End time: 20:47:20 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.e_my_coffee_maker_fsm_vhd_tst
# End time: 20:47:29 on Jun 10,2020, Elapsed time: 0:22:45
# Errors: 7, Warnings: 0
# vsim work.e_my_coffee_maker_fsm_vhd_tst 
# Start time: 20:47:29 on Jun 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e_my_coffee_maker_fsm_vhd_tst(e_my_coffee_maker_fsm_arch)
# Loading work.e_my_coffee_maker_fsm(a_my_coffee_maker_fsm)
# Loading ieee.numeric_std(body)
# Loading work.e_modulo_counter(a_modulo_counter)
do run.ro
# Cannot open macro file: run.ro
do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Jun 10,2020
# vcom -reportprogress 300 -work work C:FPGAFPGA_Excercises_Exercise_Sheet_Task_05e_modulo_counter.vhd 
# ** Error: (vcom-7) Failed to open design unit file "C:FPGAFPGA_Excercises_Exercise_Sheet_Task_05e_modulo_counter.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 20:47:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./run.do line 1
# C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work C:\FPGA\FPGA_Excercises\07_Exercise_Sheet\07_Task_05\e_modulo_counter.vhd"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:53 on Jun 10,2020
# vcom -reportprogress 300 -work work C:FPGAFPGA_Excercises_Exercise_Sheet_Task_05e_modulo_counter.vhd 
# ** Error: (vcom-7) Failed to open design unit file "C:FPGAFPGA_Excercises_Exercise_Sheet_Task_05e_modulo_counter.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 20:50:53 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./run.do line 1
# C:/FPGA/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work C:\FPGA\FPGA_Excercises\07_Exercise_Sheet\07_Task_05\e_modulo_counter.vhd"
# End time: 20:52:18 on Jun 10,2020, Elapsed time: 0:04:49
# Errors: 9, Warnings: 0
