{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556840063532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556840063547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:34:23 2019 " "Processing started: Thu May 02 17:34:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556840063547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840063547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840063547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556840065737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556840065737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msg.sv 1 1 " "Found 1 design units, including 1 entities, in source file msg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 msg " "Found entity 1: msg" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840101867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840101867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.sv 1 1 " "Found 1 design units, including 1 entities, in source file antirrebote.sv" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/antirrebote.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840101879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840101879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-Behavioral " "Found design unit 1: decodificador-Behavioral" {  } { { "decodificador.vhd" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102849 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(10) " "Verilog HDL information at counter.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556840102860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB " "Found entity 1: mux_RGB" {  } { { "mux_RGB.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cuadrante " "Found entity 1: mux_cuadrante" {  } { { "mux_cuadrante.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840102983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840102983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hlinegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hlinegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hlineGenerator " "Found entity 1: hlineGenerator" {  } { { "hlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/hlineGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlinegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vlinegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vlineGenerator " "Found entity 1: vlineGenerator" {  } { { "vlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/vlineGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.sv(12) " "Verilog HDL information at random.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556840103080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cronometer.sv(10) " "Verilog HDL information at cronometer.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556840103109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103112 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_clock.sv(9) " "Verilog HDL information at new_clock.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556840103122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clock " "Found entity 1: new_clock" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sprite_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_sprite_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sprite_state " "Found entity 1: mux_sprite_state" {  } { { "mux_sprite_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_sprite_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb_spr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb_spr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB_spr " "Found entity 1: mux_RGB_spr" {  } { { "mux_RGB_spr.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_spr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rst " "Found entity 1: mux_rst" {  } { { "mux_rst.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_rst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectioncompartor.sv 1 1 " "Found 1 design units, including 1 entities, in source file selectioncompartor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selectionCompartor " "Found entity 1: selectionCompartor" {  } { { "selectionCompartor.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/selectionCompartor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_msg_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_msg_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msg_state " "Found entity 1: mux_msg_state" {  } { { "mux_msg_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_msg_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb_msg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb_msg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB_msg " "Found entity 1: mux_RGB_msg" {  } { { "mux_RGB_msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_msg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cronometer2.sv(10) " "Verilog HDL information at cronometer2.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556840103317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer2 " "Found entity 1: cronometer2" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cronometer3.sv(11) " "Verilog HDL information at cronometer3.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "cronometer3.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer3.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556840103346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer3.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer3 " "Found entity 1: cronometer3" {  } { { "cronometer3.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840103354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840103354 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_test.sv(90) " "Verilog HDL Instantiation warning at top_test.sv(90): instance has no name" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556840103395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_test " "Elaborating entity \"top_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556840103624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:ant " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:ant\"" {  } { { "top_test.sv" "ant" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 antirrebote.sv(15) " "Verilog HDL assignment warning at antirrebote.sv(15): truncated value with size 32 to match size of target (20)" {  } { { "antirrebote.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/antirrebote.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840103718 "|top_test|antirrebote:ant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:nclk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:nclk\"" {  } { { "top_test.sv" "nclk" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ctn " "Elaborating entity \"counter\" for hierarchy \"counter:ctn\"" {  } { { "top_test.sv" "ctn" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840103739 "|top_test|counter:ctn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:ran " "Elaborating entity \"random\" for hierarchy \"random:ran\"" {  } { { "top_test.sv" "ran" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 random.sv(27) " "Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (7)" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840103751 "|top_test|random:ran"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "random.sv(59) " "Verilog HDL warning at random.sv(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 59 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556840103751 "|top_test|random:ran"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:deco " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:deco\"" {  } { { "top_test.sv" "deco" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "top_test.sv" "fsm" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selectd " "Elaborating entity \"selector\" for hierarchy \"selector:selectd\"" {  } { { "top_test.sv" "selectd" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sprite_state mux_sprite_state:mxs " "Elaborating entity \"mux_sprite_state\" for hierarchy \"mux_sprite_state:mxs\"" {  } { { "top_test.sv" "mxs" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color mux_sprite_state.sv(6) " "Verilog HDL or VHDL warning at mux_sprite_state.sv(6): object \"color\" assigned a value but never read" {  } { { "mux_sprite_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_sprite_state.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840103835 "|top_test|mux_sprite_state:mxs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_msg_state mux_msg_state:msg " "Elaborating entity \"mux_msg_state\" for hierarchy \"mux_msg_state:msg\"" {  } { { "top_test.sv" "msg" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color mux_msg_state.sv(6) " "Verilog HDL or VHDL warning at mux_msg_state.sv(6): object \"color\" assigned a value but never read" {  } { { "mux_msg_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_msg_state.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840103849 "|top_test|mux_msg_state:msg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB mux_RGB:dut " "Elaborating entity \"mux_RGB\" for hierarchy \"mux_RGB:dut\"" {  } { { "top_test.sv" "dut" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comp\"" {  } { { "top_test.sv" "comp" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clock new_clock:nw " "Elaborating entity \"new_clock\" for hierarchy \"new_clock:nw\"" {  } { { "top_test.sv" "nw" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 new_clock.sv(23) " "Verilog HDL assignment warning at new_clock.sv(23): truncated value with size 32 to match size of target (26)" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840103932 "|top_test|new_clock:nw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer cronometer:crn " "Elaborating entity \"cronometer\" for hierarchy \"cronometer:crn\"" {  } { { "top_test.sv" "crn" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cronometer.sv(26) " "Verilog HDL assignment warning at cronometer.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840103945 "|top_test|cronometer:crn"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cronometer.sv(32) " "Verilog HDL warning at cronometer.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556840103945 "|top_test|cronometer:crn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer2 cronometer2:crn2 " "Elaborating entity \"cronometer2\" for hierarchy \"cronometer2:crn2\"" {  } { { "top_test.sv" "crn2" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cronometer2.sv(26) " "Verilog HDL assignment warning at cronometer2.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840103958 "|top_test|cronometer2:crn2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cronometer2.sv(32) " "Verilog HDL warning at cronometer2.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cronometer2.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer2.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556840103958 "|top_test|cronometer2:crn2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlineGenerator hlineGenerator:generator " "Elaborating entity \"hlineGenerator\" for hierarchy \"hlineGenerator:generator\"" {  } { { "top_test.sv" "generator" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color hlineGenerator.sv(9) " "Verilog HDL or VHDL warning at hlineGenerator.sv(9): object \"color\" assigned a value but never read" {  } { { "hlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/hlineGenerator.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840103970 "|top_test|hlineGenerator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vlineGenerator vlineGenerator:generator2 " "Elaborating entity \"vlineGenerator\" for hierarchy \"vlineGenerator:generator2\"" {  } { { "top_test.sv" "generator2" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color vlineGenerator.sv(9) " "Verilog HDL or VHDL warning at vlineGenerator.sv(9): object \"color\" assigned a value but never read" {  } { { "vlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/vlineGenerator.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840103985 "|top_test|vlineGenerator:generator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite sprite:sp " "Elaborating entity \"sprite\" for hierarchy \"sprite:sp\"" {  } { { "top_test.sv" "sp" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840103988 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 sprite.sv(104) " "Net \"RAM.data_a\" at sprite.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556840103998 "|top_test|sprite:sp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 sprite.sv(104) " "Net \"RAM.waddr_a\" at sprite.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556840103998 "|top_test|sprite:sp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 sprite.sv(104) " "Net \"RAM.we_a\" at sprite.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556840103998 "|top_test|sprite:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msg msg:ms " "Elaborating entity \"msg\" for hierarchy \"msg:ms\"" {  } { { "top_test.sv" "ms" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840104001 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 msg.sv(83) " "Net \"RAM.data_a\" at msg.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556840104013 "|top_test|msg:ms"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 msg.sv(83) " "Net \"RAM.waddr_a\" at msg.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556840104013 "|top_test|msg:ms"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 msg.sv(83) " "Net \"RAM.we_a\" at msg.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "msg.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/msg.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556840104013 "|top_test|msg:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB_msg mux_RGB_msg:comb_5 " "Elaborating entity \"mux_RGB_msg\" for hierarchy \"mux_RGB_msg:comb_5\"" {  } { { "top_test.sv" "comb_5" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840104016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB_spr mux_RGB_spr:mxsc " "Elaborating entity \"mux_RGB_spr\" for hierarchy \"mux_RGB_spr:mxsc\"" {  } { { "top_test.sv" "mxsc" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840104029 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mux_RGB_spr.sv(28) " "Verilog HDL Case Statement warning at mux_RGB_spr.sv(28): case item expression covers a value already covered by a previous case item" {  } { { "mux_RGB_spr.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_spr.sv" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1556840104038 "|top_test|mux_RGB_spr:mxsc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectionCompartor selectionCompartor:sc " "Elaborating entity \"selectionCompartor\" for hierarchy \"selectionCompartor:sc\"" {  } { { "top_test.sv" "sc" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840104041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:controller\"" {  } { { "top_test.sv" "controller" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840104053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840104090 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(80) " "Verilog HDL assignment warning at VGA_Controller.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840104090 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(83) " "Verilog HDL assignment warning at VGA_Controller.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840104090 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(123) " "Verilog HDL assignment warning at VGA_Controller.sv(123): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840104090 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(149) " "Verilog HDL assignment warning at VGA_Controller.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556840104090 "|top_test|VGA_Controller:controller"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mux_RGB_spr:mxsc\|Ram0 " "RAM logic \"mux_RGB_spr:mxsc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "mux_RGB_spr.sv" "Ram0" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB_spr.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556840105016 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sprite:sp\|RAM " "RAM logic \"sprite:sp\|RAM\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "RAM" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556840105016 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556840105016 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "msg:ms\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msg:ms\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Laboratorio5.ram0_msg_1c214.hdl.mif " "Parameter INIT_FILE set to db/Laboratorio5.ram0_msg_1c214.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556840105337 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556840105337 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556840105337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msg:ms\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"msg:ms\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840105603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msg:ms\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"msg:ms\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Laboratorio5.ram0_msg_1c214.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Laboratorio5.ram0_msg_1c214.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840105603 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556840105603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rd1 " "Found entity 1: altsyncram_5rd1" {  } { { "db/altsyncram_5rd1.tdf" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/db/altsyncram_5rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840105707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840105707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC GND " "Pin \"oVGA_SYNC\" is stuck at GND" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556840106570 "|top_test|oVGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556840106570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556840106733 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556840107385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840107492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556840107836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840107836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "425 " "Implemented 425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556840108082 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556840108082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "383 " "Implemented 383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556840108082 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556840108082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556840108082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556840108128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:35:08 2019 " "Processing ended: Thu May 02 17:35:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556840108128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556840108128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556840108128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840108128 ""}
