#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 29 14:25:15 2021
# Process ID: 6024
# Current directory: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.runs/synth_1
# Command line: vivado.exe -log Board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl
# Log file: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.runs/synth_1/Board.vds
# Journal file: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Board.tcl -notrace
Command: synth_design -top Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.422 ; gain = 18.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Board' [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Board.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.runs/synth_1/.Xil/Vivado-6024-DESKTOP-3F4TKM1/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (1#1) [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.runs/synth_1/.Xil/Vivado-6024-DESKTOP-3F4TKM1/realtime/RAM_B_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (6) of module 'RAM_B' [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Board.v:30]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (2#1) [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Display.v:3]
WARNING: [Synth 8-7071] port 'count' of module 'Display' is unconnected for instance 'Display_Instance' [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Board.v:35]
WARNING: [Synth 8-7071] port 'digit' of module 'Display' is unconnected for instance 'Display_Instance' [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Board.v:35]
WARNING: [Synth 8-7023] instance 'Display_Instance' of module 'Display' has 6 connections declared, but only 4 given [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Board.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Board' (3#1) [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/sources_1/new/Board.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.219 ; gain = 72.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.219 ; gain = 72.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.219 ; gain = 72.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1180.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.gen/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'Data_Ram'
Finished Parsing XDC File [c:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.gen/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'Data_Ram'
Parsing XDC File [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc:111]
Finished Parsing XDC File [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Board_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.srcs/constrs_1/new/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1256.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1256.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1256.863 ; gain = 148.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1256.863 ; gain = 148.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Data_Ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1256.863 ; gain = 148.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1256.863 ; gain = 148.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1256.863 ; gain = 148.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1270.699 ; gain = 162.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1270.773 ; gain = 162.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1289.840 ; gain = 181.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module Data_Ram has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |RAM_B |     1|
|2     |BUFG  |     1|
|3     |LUT1  |     1|
|4     |LUT2  |     3|
|5     |LUT3  |     3|
|6     |LUT4  |    10|
|7     |LUT5  |     2|
|8     |LUT6  |    12|
|9     |MUXF7 |     4|
|10    |FDRE  |    20|
|11    |IBUF  |    36|
|12    |OBUF  |    18|
|13    |OBUFT |    26|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1296.625 ; gain = 112.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.625 ; gain = 188.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1308.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1314.273 ; gain = 206.316
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/RAM_B/RAM_B.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:25:55 2021...
