// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/12/2019 16:48:19"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \regs[2][2]~feeder_combout ;
wire \ctrlsig_MEM~q ;
wire \imem~26_combout ;
wire \imem~25_combout ;
wire \imem~101_combout ;
wire \imem~27_combout ;
wire \imem~111_combout ;
wire \imem~2_combout ;
wire \imem~1_combout ;
wire \imem~0_combout ;
wire \imem~3_combout ;
wire \inst_FE~1_combout ;
wire \inst_FE[0]~DUPLICATE_q ;
wire \imem~9_combout ;
wire \imem~108_combout ;
wire \imem~110_combout ;
wire \imem~109_combout ;
wire \imem~10_combout ;
wire \inst_FE~4_combout ;
wire \imem~13_combout ;
wire \imem~107_combout ;
wire \imem~11_combout ;
wire \imem~12_combout ;
wire \imem~14_combout ;
wire \inst_FE~5_combout ;
wire \imem~87_combout ;
wire \imem~83_combout ;
wire \imem~86_combout ;
wire \imem~84_combout ;
wire \imem~85_combout ;
wire \inst_FE~30_combout ;
wire \wregno_ID_w[3]~3_combout ;
wire \imem~55_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \imem~52_combout ;
wire \imem~56_combout ;
wire \inst_FE~19_combout ;
wire \op2_ID[1]~DUPLICATE_q ;
wire \imem~94_combout ;
wire \imem~67_combout ;
wire \imem~66_combout ;
wire \imem~65_combout ;
wire \imem~68_combout ;
wire \inst_FE~23_combout ;
wire \op2_ID[4]~feeder_combout ;
wire \op2_ID[4]~DUPLICATE_q ;
wire \imem~49_combout ;
wire \imem~50_combout ;
wire \imem~92_combout ;
wire \imem~93_combout ;
wire \imem~51_combout ;
wire \inst_FE~18_combout ;
wire \imem~62_combout ;
wire \imem~95_combout ;
wire \imem~63_combout ;
wire \imem~96_combout ;
wire \imem~64_combout ;
wire \inst_FE~22_combout ;
wire \aluout_EX_r[28]~32_combout ;
wire \inst_FE[1]~DUPLICATE_q ;
wire \regval2_EX[23]~feeder_combout ;
wire \dmem_rtl_0_bypass[75]~feeder_combout ;
wire \imem~32_combout ;
wire \imem~35_combout ;
wire \imem~34_combout ;
wire \imem~33_combout ;
wire \imem~36_combout ;
wire \inst_FE~14_combout ;
wire \Decoder2~4_combout ;
wire \regs[4][15]~q ;
wire \Decoder2~0_combout ;
wire \regs[0][15]~q ;
wire \Decoder2~8_combout ;
wire \regs[8][15]~q ;
wire \Decoder2~12_combout ;
wire \regs[12][15]~q ;
wire \Mux48~0_combout ;
wire \regs[3][15]~feeder_combout ;
wire \Decoder2~3_combout ;
wire \regs[3][15]~q ;
wire \regs[11][15]~q ;
wire \Decoder2~15_combout ;
wire \regs[15][15]~q ;
wire \Decoder2~7_combout ;
wire \regs[7][15]~q ;
wire \Mux48~3_combout ;
wire \Decoder2~1_combout ;
wire \regs[1][15]~q ;
wire \Decoder2~9_combout ;
wire \regs[9][15]~q ;
wire \Decoder2~5_combout ;
wire \regs[5][15]~q ;
wire \Decoder2~13_combout ;
wire \regs[13][15]~q ;
wire \Mux48~1_combout ;
wire \Decoder2~6_combout ;
wire \regs[6][15]~q ;
wire \regs[14][15]~feeder_combout ;
wire \Decoder2~14_combout ;
wire \regs[14][15]~q ;
wire \regs[10][15]~feeder_combout ;
wire \Decoder2~10_combout ;
wire \regs[10][15]~q ;
wire \Mux48~2_combout ;
wire \Mux48~4_combout ;
wire \regval2_ID[15]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \KEY[1]~input_o ;
wire \regs[14][1]~q ;
wire \regs[12][1]~q ;
wire \regs[15][1]~q ;
wire \regs[13][1]~q ;
wire \Mux62~3_combout ;
wire \regs[11][1]~q ;
wire \regs[10][1]~q ;
wire \regs[9][1]~feeder_combout ;
wire \regs[9][1]~q ;
wire \Mux62~2_combout ;
wire \regs[4][1]~q ;
wire \regs[5][1]~q ;
wire \op1_ID[0]~DUPLICATE_q ;
wire \imem~105_combout ;
wire \imem~106_combout ;
wire \imem~103_combout ;
wire \imem~104_combout ;
wire \imem~15_combout ;
wire \inst_FE~6_combout ;
wire \inst_FE[29]~DUPLICATE_q ;
wire \Equal11~0_combout ;
wire \aluout_EX_r[20]~12_combout ;
wire \Equal12~0_combout ;
wire \pcgood_EX_w[1]~0_combout ;
wire \aluout_EX_r[1]~122_combout ;
wire \dmem_rtl_0_bypass[79]~feeder_combout ;
wire \Equal1~0_combout ;
wire \ctrlsig_EX[1]~DUPLICATE_q ;
wire \aluout_EX[15]~feeder_combout ;
wire \dmem~43_combout ;
wire \regval2_ID[2]~DUPLICATE_q ;
wire \regval1_ID[2]~DUPLICATE_q ;
wire \aluout_EX_r[2]~29_combout ;
wire \Selector16~0_combout ;
wire \regval2_EX[0]~feeder_combout ;
wire \aluout_EX_r[20]~15_combout ;
wire \aluout_EX_r[4]~16_combout ;
wire \Equal4~0_combout ;
wire \regs[4][5]~q ;
wire \regs[8][5]~feeder_combout ;
wire \regs[8][5]~q ;
wire \regs[0][5]~q ;
wire \regs[12][5]~feeder_combout ;
wire \regs[12][5]~q ;
wire \Mux26~0_combout ;
wire \regs[3][5]~feeder_combout ;
wire \regs[3][5]~q ;
wire \regs[7][5]~feeder_combout ;
wire \regs[7][5]~q ;
wire \regs[15][5]~DUPLICATE_q ;
wire \regs[11][5]~q ;
wire \Mux26~3_combout ;
wire \regs[2][5]~q ;
wire \regs[14][5]~q ;
wire \regs[6][5]~q ;
wire \Mux26~2_combout ;
wire \regs[5][5]~q ;
wire \regs[9][5]~q ;
wire \regs[1][5]~q ;
wire \regs[13][5]~q ;
wire \Mux26~1_combout ;
wire \Mux26~4_combout ;
wire \regval1_ID[5]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \KEY[3]~input_o ;
wire \aluout_EX_r[14]~21_combout ;
wire \aluout_EX_r[6]~19_combout ;
wire \aluout_EX[15]~DUPLICATE_q ;
wire \regs[10][6]~DUPLICATE_q ;
wire \regs[11][6]~feeder_combout ;
wire \regs[11][6]~DUPLICATE_q ;
wire \regs[9][6]~q ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \Mux57~2_combout ;
wire \regs[0][6]~q ;
wire \regs[3][6]~feeder_combout ;
wire \regs[3][6]~q ;
wire \regs[1][6]~q ;
wire \regs[2][6]~feeder_combout ;
wire \regs[2][6]~q ;
wire \Mux57~0_combout ;
wire \regs[6][6]~feeder_combout ;
wire \regs[6][6]~q ;
wire \regs[7][6]~feeder_combout ;
wire \regs[7][6]~q ;
wire \regs[5][6]~q ;
wire \regs[4][6]~q ;
wire \Mux57~1_combout ;
wire \regs[14][6]~q ;
wire \regs[13][6]~q ;
wire \regs[12][6]~q ;
wire \regs[15][6]~q ;
wire \Mux57~3_combout ;
wire \Mux57~4_combout ;
wire \aluout_EX_r[7]~13_combout ;
wire \regval2_ID[1]~DUPLICATE_q ;
wire \regs[1][0]~q ;
wire \regs[13][0]~feeder_combout ;
wire \regs[13][0]~q ;
wire \regs[9][0]~feeder_combout ;
wire \regs[9][0]~q ;
wire \Mux31~1_combout ;
wire \regs[10][0]~q ;
wire \regs[2][0]~q ;
wire \regs[6][0]~q ;
wire \regs[14][0]~q ;
wire \Mux31~2_combout ;
wire \regs[7][0]~feeder_combout ;
wire \regs[7][0]~q ;
wire \regs[15][0]~q ;
wire \regs[3][0]~DUPLICATE_q ;
wire \regs[11][0]~feeder_combout ;
wire \regs[11][0]~DUPLICATE_q ;
wire \Mux31~3_combout ;
wire \regs[0][0]~q ;
wire \regs[4][0]~q ;
wire \regs[8][0]~q ;
wire \regs[12][0]~feeder_combout ;
wire \regs[12][0]~q ;
wire \Mux31~0_combout ;
wire \Mux31~4_combout ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~90 ;
wire \Add2~91 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~11 ;
wire \Add2~7 ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~1_sumout ;
wire \aluout_EX_r[11]~10_combout ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~1_sumout ;
wire \aluout_EX_r[7]~197_combout ;
wire \aluout_EX_r[9]~7_combout ;
wire \aluout_EX_r[22]~8_combout ;
wire \aluout_EX_r[7]~9_combout ;
wire \regs[4][9]~q ;
wire \regs[0][9]~q ;
wire \regs[12][9]~feeder_combout ;
wire \regs[12][9]~q ;
wire \regs[8][9]~feeder_combout ;
wire \regs[8][9]~q ;
wire \Mux54~0_combout ;
wire \regs[7][9]~q ;
wire \regs[15][9]~q ;
wire \regs[11][9]~q ;
wire \regs[3][9]~feeder_combout ;
wire \regs[3][9]~q ;
wire \Mux54~3_combout ;
wire \regs[6][9]~q ;
wire \regs[10][9]~q ;
wire \regs[2][9]~feeder_combout ;
wire \regs[2][9]~q ;
wire \Mux54~2_combout ;
wire \regs[1][9]~feeder_combout ;
wire \regs[1][9]~q ;
wire \regs[5][9]~feeder_combout ;
wire \regs[5][9]~q ;
wire \regs[13][9]~q ;
wire \regs[9][9]~q ;
wire \Mux54~1_combout ;
wire \Mux54~4_combout ;
wire \regval2_ID[9]~DUPLICATE_q ;
wire \PC_FE[8]~_wirecell_combout ;
wire \aluout_EX_r[8]~46_combout ;
wire \dmem_rtl_0_bypass[45]~feeder_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \regval1_ID[9]~DUPLICATE_q ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~25_sumout ;
wire \Add1~2 ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \PC_ID[9]~DUPLICATE_q ;
wire \aluout_EX_r[9]~43_combout ;
wire \aluout_EX_r[9]~200_combout ;
wire \aluout_EX_r[11]~33_combout ;
wire \aluout_EX_r[9]~41_combout ;
wire \aluout_EX_r[9]~42_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~16_combout ;
wire \regs[14][14]~q ;
wire \regs[13][14]~feeder_combout ;
wire \regs[13][14]~q ;
wire \regs[15][14]~q ;
wire \regs[12][14]~feeder_combout ;
wire \regs[12][14]~q ;
wire \Mux49~3_combout ;
wire \regs[1][14]~DUPLICATE_q ;
wire \regs[0][14]~DUPLICATE_q ;
wire \regs[3][14]~q ;
wire \regs[2][14]~q ;
wire \Mux49~0_combout ;
wire \regs[9][14]~feeder_combout ;
wire \regs[9][14]~q ;
wire \regs[8][14]~feeder_combout ;
wire \regs[8][14]~q ;
wire \regs[11][14]~q ;
wire \regs[10][14]~q ;
wire \Mux49~2_combout ;
wire \regs[6][14]~q ;
wire \regs[4][14]~q ;
wire \regs[5][14]~q ;
wire \regs[7][14]~q ;
wire \Mux49~1_combout ;
wire \Mux49~4_combout ;
wire \regs[8][10]~DUPLICATE_q ;
wire \regs[11][10]~DUPLICATE_q ;
wire \regs[10][10]~q ;
wire \regs[9][10]~q ;
wire \Mux53~2_combout ;
wire \regs[1][10]~feeder_combout ;
wire \regs[1][10]~q ;
wire \regs[2][10]~feeder_combout ;
wire \regs[2][10]~q ;
wire \regs[0][10]~feeder_combout ;
wire \regs[0][10]~q ;
wire \regs[3][10]~feeder_combout ;
wire \regs[3][10]~q ;
wire \Mux53~0_combout ;
wire \regs[12][10]~q ;
wire \regs[14][10]~q ;
wire \regs[13][10]~q ;
wire \Mux53~3_combout ;
wire \regs[5][10]~feeder_combout ;
wire \regs[5][10]~q ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~q ;
wire \regs[4][10]~DUPLICATE_q ;
wire \regs[7][10]~feeder_combout ;
wire \regs[7][10]~q ;
wire \Mux53~1_combout ;
wire \Mux53~4_combout ;
wire \regval2_ID[10]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \aluout_EX_r[31]~31_combout ;
wire \regs[1][11]~q ;
wire \regs[9][11]~feeder_combout ;
wire \regs[9][11]~q ;
wire \regs[13][11]~q ;
wire \Mux52~1_combout ;
wire \regs[15][11]~q ;
wire \regs[11][11]~q ;
wire \regs[3][11]~feeder_combout ;
wire \regs[3][11]~q ;
wire \regs[7][11]~feeder_combout ;
wire \regs[7][11]~q ;
wire \Mux52~3_combout ;
wire \regs[4][11]~q ;
wire \regs[8][11]~q ;
wire \regs[0][11]~q ;
wire \regs[12][11]~feeder_combout ;
wire \regs[12][11]~q ;
wire \Mux52~0_combout ;
wire \regs[6][11]~feeder_combout ;
wire \regs[6][11]~q ;
wire \regs[14][11]~q ;
wire \regs[10][11]~q ;
wire \regs[2][11]~q ;
wire \Mux52~2_combout ;
wire \Mux52~4_combout ;
wire \regval2_ID[11]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[51]~1_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem~47_combout ;
wire \dmem~12_q ;
wire \regval2_ID[12]~DUPLICATE_q ;
wire \aluout_EX_r[14]~158_combout ;
wire \aluout_EX_r[14]~155_combout ;
wire \aluout_EX_r[14]~156_combout ;
wire \aluout_EX_r[11]~34_combout ;
wire \aluout_EX_r[14]~75_combout ;
wire \aluout_EX_r[14]~74_combout ;
wire \aluout_EX_r[14]~157_combout ;
wire \regs[11][13]~q ;
wire \regs[3][13]~feeder_combout ;
wire \regs[3][13]~q ;
wire \regs[15][13]~q ;
wire \regs[7][13]~feeder_combout ;
wire \regs[7][13]~q ;
wire \Mux50~3_combout ;
wire \regs[6][13]~q ;
wire \regs[14][13]~feeder_combout ;
wire \regs[14][13]~q ;
wire \regs[2][13]~q ;
wire \regs[10][13]~q ;
wire \Mux50~2_combout ;
wire \regs[9][13]~q ;
wire \regs[1][13]~q ;
wire \regs[5][13]~q ;
wire \regs[13][13]~feeder_combout ;
wire \regs[13][13]~q ;
wire \Mux50~1_combout ;
wire \regs[0][13]~q ;
wire \regs[4][13]~q ;
wire \regs[12][13]~q ;
wire \Mux50~0_combout ;
wire \Mux50~4_combout ;
wire \regval2_ID[13]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \rd_val_MEM_w[13]~44_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \rd_val_MEM_w[13]~45_combout ;
wire \regs[8][13]~feeder_combout ;
wire \regs[8][13]~q ;
wire \Mux18~0_combout ;
wire \Mux18~2_combout ;
wire \Mux18~1_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \regval1_ID[13]~DUPLICATE_q ;
wire \PC_FE~56_combout ;
wire \PC_FE[10]~DUPLICATE_q ;
wire \PC_FE~10_combout ;
wire \Add0~34 ;
wire \Add0~2 ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \PC_FE~11_combout ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~117_sumout ;
wire \regs[15][12]~q ;
wire \regs[13][12]~q ;
wire \regs[12][12]~q ;
wire \Mux19~3_combout ;
wire \regs[1][12]~feeder_combout ;
wire \regs[1][12]~q ;
wire \regs[2][12]~feeder_combout ;
wire \regs[2][12]~q ;
wire \regs[3][12]~feeder_combout ;
wire \regs[3][12]~DUPLICATE_q ;
wire \regs[0][12]~q ;
wire \Mux19~0_combout ;
wire \regs[10][12]~q ;
wire \regs[8][12]~feeder_combout ;
wire \regs[8][12]~q ;
wire \regs[9][12]~q ;
wire \regs[11][12]~feeder_combout ;
wire \regs[11][12]~q ;
wire \Mux19~2_combout ;
wire \regs[5][12]~q ;
wire \regs[7][12]~feeder_combout ;
wire \regs[7][12]~q ;
wire \regs[6][12]~feeder_combout ;
wire \regs[6][12]~q ;
wire \regs[4][12]~q ;
wire \Mux19~1_combout ;
wire \Mux19~4_combout ;
wire \PC_FE~58_combout ;
wire \PC_FE~59_combout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \PC_FE~57_combout ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \PC_FE~54_combout ;
wire \PC_FE~55_combout ;
wire \aluout_EX_r[14]~151_combout ;
wire \aluout_EX_r[14]~214_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~47_combout ;
wire \regs[15][21]~feeder_combout ;
wire \regs[15][21]~q ;
wire \regs[3][21]~feeder_combout ;
wire \regs[3][21]~q ;
wire \regs[11][21]~feeder_combout ;
wire \regs[11][21]~DUPLICATE_q ;
wire \Mux42~3_combout ;
wire \regs[9][21]~feeder_combout ;
wire \regs[9][21]~q ;
wire \regs[5][21]~feeder_combout ;
wire \regs[5][21]~q ;
wire \regs[1][21]~feeder_combout ;
wire \regs[1][21]~q ;
wire \regs[13][21]~feeder_combout ;
wire \regs[13][21]~q ;
wire \Mux42~1_combout ;
wire \regs[0][21]~q ;
wire \regs[12][21]~feeder_combout ;
wire \regs[12][21]~q ;
wire \regs[4][21]~q ;
wire \regs[8][21]~feeder_combout ;
wire \regs[8][21]~q ;
wire \Mux42~0_combout ;
wire \regs[10][21]~q ;
wire \regs[2][21]~feeder_combout ;
wire \regs[2][21]~q ;
wire \regs[14][21]~q ;
wire \regs[6][21]~q ;
wire \Mux42~2_combout ;
wire \Mux42~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \rd_val_MEM_w[21]~60_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \rd_val_MEM_w[21]~61_combout ;
wire \aluout_EX_r[21]~71_combout ;
wire \regs[0][26]~feeder_combout ;
wire \regs[0][26]~q ;
wire \regs[1][26]~q ;
wire \regs[2][26]~feeder_combout ;
wire \regs[2][26]~q ;
wire \Mux37~0_combout ;
wire \regs[15][26]~q ;
wire \aluout_EX_r[26]~95_combout ;
wire \PC_FE~34_combout ;
wire \regs[2][25]~feeder_combout ;
wire \regs[2][25]~q ;
wire \regs[14][25]~q ;
wire \regs[10][25]~q ;
wire \regs[6][25]~DUPLICATE_q ;
wire \Mux6~2_combout ;
wire \regs[7][25]~q ;
wire \regs[15][25]~q ;
wire \regs[11][25]~q ;
wire \regs[3][25]~feeder_combout ;
wire \regs[3][25]~q ;
wire \Mux6~3_combout ;
wire \regs[0][25]~q ;
wire \regs[4][25]~q ;
wire \regs[12][25]~q ;
wire \Mux6~0_combout ;
wire \regs[1][25]~q ;
wire \regs[5][25]~q ;
wire \regs[13][25]~q ;
wire \regs[9][25]~feeder_combout ;
wire \regs[9][25]~q ;
wire \Mux6~1_combout ;
wire \Mux6~4_combout ;
wire \regval1_ID[25]~DUPLICATE_q ;
wire \PC_FE~36_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \regs[8][22]~q ;
wire \regs[10][22]~q ;
wire \regs[11][22]~q ;
wire \regs[9][22]~feeder_combout ;
wire \regs[9][22]~q ;
wire \Mux41~2_combout ;
wire \regs[0][22]~feeder_combout ;
wire \regs[0][22]~q ;
wire \regs[1][22]~feeder_combout ;
wire \regs[1][22]~DUPLICATE_q ;
wire \regs[3][22]~q ;
wire \Mux41~0_combout ;
wire \regs[4][22]~q ;
wire \regs[7][22]~q ;
wire \regs[5][22]~q ;
wire \regs[6][22]~feeder_combout ;
wire \regs[6][22]~q ;
wire \Mux41~1_combout ;
wire \regs[12][22]~q ;
wire \regs[14][22]~feeder_combout ;
wire \regs[14][22]~q ;
wire \regs[15][22]~feeder_combout ;
wire \regs[15][22]~q ;
wire \regs[13][22]~q ;
wire \Mux41~3_combout ;
wire \Mux41~4_combout ;
wire \regval2_ID[22]~DUPLICATE_q ;
wire \regval2_EX[22]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \rd_val_MEM_w[22]~62_combout ;
wire \rd_val_MEM_w[22]~63_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \rd_val_MEM_w[20]~58_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \rd_val_MEM_w[20]~59_combout ;
wire \regs[6][20]~q ;
wire \regs[7][20]~feeder_combout ;
wire \regs[7][20]~q ;
wire \regs[5][20]~q ;
wire \Mux11~1_combout ;
wire \regs[1][20]~q ;
wire \regs[2][20]~feeder_combout ;
wire \regs[2][20]~q ;
wire \regs[0][20]~q ;
wire \regs[3][20]~q ;
wire \Mux11~0_combout ;
wire \regs[11][20]~q ;
wire \regs[8][20]~q ;
wire \regs[10][20]~q ;
wire \regs[9][20]~feeder_combout ;
wire \regs[9][20]~q ;
wire \Mux11~2_combout ;
wire \regs[15][20]~q ;
wire \regs[14][20]~q ;
wire \regs[13][20]~feeder_combout ;
wire \regs[13][20]~q ;
wire \regs[12][20]~feeder_combout ;
wire \regs[12][20]~q ;
wire \Mux11~3_combout ;
wire \Mux11~4_combout ;
wire \aluout_EX_r[20]~120_combout ;
wire \aluout_EX_r[16]~118_combout ;
wire \aluout_EX_r[20]~203_combout ;
wire \aluout_EX_r[20]~119_combout ;
wire \regval1_ID[20]~DUPLICATE_q ;
wire \regs[0][19]~q ;
wire \regs[12][19]~feeder_combout ;
wire \regs[12][19]~q ;
wire \regs[8][19]~feeder_combout ;
wire \regs[8][19]~q ;
wire \Mux44~0_combout ;
wire \regs[11][19]~q ;
wire \regs[7][19]~feeder_combout ;
wire \regs[7][19]~q ;
wire \regs[15][19]~q ;
wire \regs[3][19]~feeder_combout ;
wire \regs[3][19]~q ;
wire \Mux44~3_combout ;
wire \regs[1][19]~q ;
wire \regs[13][19]~q ;
wire \regs[5][19]~q ;
wire \regs[9][19]~q ;
wire \Mux44~1_combout ;
wire \PC_FE[19]~DUPLICATE_q ;
wire \regs[1][17]~q ;
wire \regs[13][17]~q ;
wire \regs[5][17]~q ;
wire \regs[9][17]~feeder_combout ;
wire \regs[9][17]~q ;
wire \Mux46~1_combout ;
wire \regs[11][17]~q ;
wire \regs[3][17]~feeder_combout ;
wire \regs[3][17]~q ;
wire \regs[15][17]~q ;
wire \regs[7][17]~feeder_combout ;
wire \regs[7][17]~q ;
wire \Mux46~3_combout ;
wire \regs[0][17]~q ;
wire \regs[4][17]~q ;
wire \regs[8][17]~feeder_combout ;
wire \regs[8][17]~q ;
wire \regs[12][17]~feeder_combout ;
wire \regs[12][17]~q ;
wire \Mux46~0_combout ;
wire \regs[10][17]~DUPLICATE_q ;
wire \regs[2][17]~feeder_combout ;
wire \regs[2][17]~q ;
wire \regs[6][17]~feeder_combout ;
wire \regs[6][17]~q ;
wire \Mux46~2_combout ;
wire \Mux46~4_combout ;
wire \dmem_rtl_0_bypass[63]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \rd_val_MEM_w[17]~52_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \rd_val_MEM_w[17]~53_combout ;
wire \regval1_ID[17]~DUPLICATE_q ;
wire \aluout_EX_r[20]~113_combout ;
wire \regs[6][18]~feeder_combout ;
wire \regs[6][18]~q ;
wire \regs[7][18]~feeder_combout ;
wire \regs[7][18]~q ;
wire \regs[5][18]~q ;
wire \regs[4][18]~q ;
wire \Mux45~1_combout ;
wire \regs[2][18]~q ;
wire \regs[3][18]~feeder_combout ;
wire \regs[3][18]~q ;
wire \regs[1][18]~q ;
wire \regs[0][18]~q ;
wire \Mux45~0_combout ;
wire \regs[14][18]~feeder_combout ;
wire \regs[14][18]~q ;
wire \regs[15][18]~q ;
wire \regs[12][18]~feeder_combout ;
wire \regs[12][18]~q ;
wire \Mux45~3_combout ;
wire \regs[11][18]~DUPLICATE_q ;
wire \regs[9][18]~feeder_combout ;
wire \regs[9][18]~q ;
wire \regs[10][18]~q ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \Mux45~2_combout ;
wire \Mux45~4_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \rd_val_MEM_w[18]~54_combout ;
wire \rd_val_MEM_w[18]~55_combout ;
wire \aluout_EX_r[18]~138_combout ;
wire \aluout_EX_r[18]~209_combout ;
wire \ShiftLeft0~6_combout ;
wire \regs[13][16]~feeder_combout ;
wire \regs[13][16]~q ;
wire \regs[14][16]~q ;
wire \regs[12][16]~feeder_combout ;
wire \regs[12][16]~q ;
wire \Mux47~3_combout ;
wire \regs[0][16]~q ;
wire \regs[2][16]~feeder_combout ;
wire \regs[2][16]~q ;
wire \regs[1][16]~q ;
wire \regs[3][16]~q ;
wire \Mux47~0_combout ;
wire \regs[9][16]~q ;
wire \regs[10][16]~q ;
wire \regs[11][16]~q ;
wire \regs[8][16]~feeder_combout ;
wire \regs[8][16]~q ;
wire \Mux47~2_combout ;
wire \regs[4][16]~q ;
wire \regs[7][16]~feeder_combout ;
wire \regs[7][16]~q ;
wire \regs[5][16]~q ;
wire \regs[6][16]~feeder_combout ;
wire \regs[6][16]~q ;
wire \Mux47~1_combout ;
wire \Mux47~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \rd_val_MEM_w[16]~50_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \rd_val_MEM_w[16]~51_combout ;
wire \Selector16~1_combout ;
wire \aluout_EX_r[16]~143_combout ;
wire \regval1_ID[12]~DUPLICATE_q ;
wire \Add1~26 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~126 ;
wire \Add1~122 ;
wire \Add1~118 ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \aluout_EX_r[16]~183_combout ;
wire \PC_FE~50_combout ;
wire \PC_FE[16]~DUPLICATE_q ;
wire \PC_FE~52_combout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \PC_FE~53_combout ;
wire \PC_FE[15]~DUPLICATE_q ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \PC_FE~51_combout ;
wire \Selector16~3_combout ;
wire \regval1_ID[0]~DUPLICATE_q ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~60_combout ;
wire \regs[3][23]~q ;
wire \regs[7][23]~feeder_combout ;
wire \regs[7][23]~q ;
wire \regs[15][23]~q ;
wire \regs[11][23]~q ;
wire \Mux8~3_combout ;
wire \regs[4][23]~q ;
wire \regs[8][23]~q ;
wire \regs[0][23]~q ;
wire \regs[12][23]~feeder_combout ;
wire \regs[12][23]~q ;
wire \Mux8~0_combout ;
wire \regs[2][23]~feeder_combout ;
wire \regs[2][23]~q ;
wire \regs[14][23]~feeder_combout ;
wire \regs[14][23]~q ;
wire \regs[6][23]~q ;
wire \Mux8~2_combout ;
wire \regs[1][23]~q ;
wire \regs[13][23]~feeder_combout ;
wire \regs[13][23]~q ;
wire \regs[5][23]~q ;
wire \regs[9][23]~q ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \ShiftRight0~11_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \regs[15][28]~q ;
wire \regs[14][28]~q ;
wire \regs[13][28]~q ;
wire \Mux35~3_combout ;
wire \regs[10][28]~q ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[11][28]~q ;
wire \regs[9][28]~q ;
wire \Mux35~2_combout ;
wire \regs[0][28]~q ;
wire \regs[2][28]~feeder_combout ;
wire \regs[2][28]~q ;
wire \regs[1][28]~q ;
wire \regs[3][28]~q ;
wire \Mux35~0_combout ;
wire \regs[7][28]~feeder_combout ;
wire \regs[7][28]~q ;
wire \regs[4][28]~q ;
wire \regs[5][28]~q ;
wire \regs[6][28]~q ;
wire \Mux35~1_combout ;
wire \Mux35~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \rd_val_MEM_w[28]~20_combout ;
wire \rd_val_MEM_w[28]~21_combout ;
wire \aluout_EX_r[28]~56_combout ;
wire \aluout_EX_r[31]~55_combout ;
wire \PC_FE~22_combout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \regs[4][27]~q ;
wire \regs[0][27]~q ;
wire \regs[12][27]~q ;
wire \regs[8][27]~q ;
wire \Mux36~0_combout ;
wire \regs[6][27]~feeder_combout ;
wire \regs[6][27]~q ;
wire \regs[10][27]~q ;
wire \aluout_EX_r[31]~57_combout ;
wire \aluout_EX_r[27]~90_combout ;
wire \aluout_EX_r[27]~91_combout ;
wire \aluout_EX_r[27]~92_combout ;
wire \regs[15][31]~q ;
wire \regs[7][31]~q ;
wire \regs[3][31]~q ;
wire \regs[11][31]~DUPLICATE_q ;
wire \Mux32~3_combout ;
wire \regs[4][31]~q ;
wire \regs[0][31]~q ;
wire \regs[8][31]~q ;
wire \regs[12][31]~q ;
wire \Mux32~0_combout ;
wire \regs[1][31]~q ;
wire \regs[13][31]~q ;
wire \regs[9][31]~feeder_combout ;
wire \regs[9][31]~q ;
wire \Mux32~1_combout ;
wire \regs[6][31]~q ;
wire \regs[14][31]~q ;
wire \regs[10][31]~q ;
wire \regs[2][31]~q ;
wire \Mux32~2_combout ;
wire \Mux32~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \rd_val_MEM_w[31]~6_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \rd_val_MEM_w[31]~7_combout ;
wire \aluout_EX_r[31]~17_combout ;
wire \aluout_EX_r[31]~83_combout ;
wire \PC_FE~28_combout ;
wire \PC_FE[31]~DUPLICATE_q ;
wire \regs[9][29]~feeder_combout ;
wire \regs[9][29]~q ;
wire \regs[1][29]~q ;
wire \regs[5][29]~q ;
wire \regs[13][29]~feeder_combout ;
wire \regs[13][29]~q ;
wire \Mux34~1_combout ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \regs[14][29]~feeder_combout ;
wire \regs[14][29]~q ;
wire \regs[10][29]~feeder_combout ;
wire \regs[10][29]~q ;
wire \regs[2][29]~feeder_combout ;
wire \regs[2][29]~q ;
wire \Mux34~2_combout ;
wire \regs[7][29]~q ;
wire \regs[3][29]~feeder_combout ;
wire \regs[3][29]~q ;
wire \regs[15][29]~feeder_combout ;
wire \regs[15][29]~q ;
wire \regs[11][29]~DUPLICATE_q ;
wire \Mux34~3_combout ;
wire \regs[8][29]~q ;
wire \regs[0][29]~q ;
wire \regs[12][29]~feeder_combout ;
wire \regs[12][29]~q ;
wire \Mux34~0_combout ;
wire \Mux34~4_combout ;
wire \dmem_rtl_0_bypass[87]~0_combout ;
wire \dmem~46_combout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \rd_val_MEM_w[29]~22_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \rd_val_MEM_w[29]~23_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \rd_val_MEM_w[24]~12_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \rd_val_MEM_w[24]~13_combout ;
wire \regs[1][24]~q ;
wire \regs[0][24]~q ;
wire \regs[3][24]~q ;
wire \regs[2][24]~q ;
wire \Mux7~0_combout ;
wire \regs[4][24]~q ;
wire \regs[6][24]~q ;
wire \regs[5][24]~q ;
wire \regs[7][24]~q ;
wire \Mux7~1_combout ;
wire \regs[10][24]~q ;
wire \regs[8][24]~q ;
wire \regs[9][24]~q ;
wire \Mux7~2_combout ;
wire \regs[15][24]~DUPLICATE_q ;
wire \regs[14][24]~q ;
wire \regs[12][24]~q ;
wire \regs[13][24]~q ;
wire \Mux7~3_combout ;
wire \Mux7~4_combout ;
wire \regval1_ID[24]~DUPLICATE_q ;
wire \regval2_ID[17]~DUPLICATE_q ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~118 ;
wire \Add2~119 ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~106 ;
wire \Add2~107 ;
wire \Add2~102 ;
wire \Add2~103 ;
wire \Add2~98 ;
wire \Add2~99 ;
wire \Add2~86 ;
wire \Add2~87 ;
wire \Add2~82 ;
wire \Add2~83 ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~77_sumout ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~77_sumout ;
wire \aluout_EX_r[24]~106_combout ;
wire \aluout_EX_r[24]~105_combout ;
wire \aluout_EX_r[24]~107_combout ;
wire \regval1_ID[27]~DUPLICATE_q ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~43_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~54_combout ;
wire \ShiftLeft0~18_combout ;
wire \aluout_EX_r[24]~108_combout ;
wire \aluout_EX_r[24]~109_combout ;
wire \regs[11][24]~q ;
wire \Mux39~2_combout ;
wire \Mux39~0_combout ;
wire \regs[15][24]~q ;
wire \Mux39~3_combout ;
wire \Mux39~1_combout ;
wire \Mux39~4_combout ;
wire \regval2_ID[24]~DUPLICATE_q ;
wire \Add2~78 ;
wire \Add2~79 ;
wire \Add2~74 ;
wire \Add2~75 ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~66 ;
wire \Add2~67 ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~41_sumout ;
wire \aluout_EX_r[29]~58_combout ;
wire \aluout_EX_r[29]~59_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~22_combout ;
wire \regs[3][30]~q ;
wire \regs[1][30]~q ;
wire \regs[0][30]~q ;
wire \regs[2][30]~feeder_combout ;
wire \regs[2][30]~q ;
wire \Mux33~0_combout ;
wire \regs[14][30]~q ;
wire \regs[15][30]~q ;
wire \regs[12][30]~q ;
wire \regs[13][30]~feeder_combout ;
wire \regs[13][30]~q ;
wire \Mux33~3_combout ;
wire \regs[6][30]~feeder_combout ;
wire \regs[6][30]~q ;
wire \regs[7][30]~q ;
wire \regs[5][30]~q ;
wire \regs[4][30]~q ;
wire \Mux33~1_combout ;
wire \regs[11][30]~q ;
wire \regs[10][30]~q ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \regs[9][30]~q ;
wire \Mux33~2_combout ;
wire \Mux33~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \rd_val_MEM_w[30]~24_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \rd_val_MEM_w[30]~25_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~48_combout ;
wire \regval1_ID[23]~DUPLICATE_q ;
wire \ShiftLeft0~49_combout ;
wire \ShiftLeft0~50_combout ;
wire \aluout_EX_r[30]~176_combout ;
wire \regval1_ID[30]~DUPLICATE_q ;
wire \aluout_EX_r[30]~87_combout ;
wire \aluout_EX_r[30]~88_combout ;
wire \aluout_EX_r[30]~177_combout ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~61_sumout ;
wire \regval2_ID[28]~DUPLICATE_q ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~70 ;
wire \Add1~66 ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~61_sumout ;
wire \aluout_EX_r[30]~89_combout ;
wire \regs[15][30]~DUPLICATE_q ;
wire \Mux1~3_combout ;
wire \Mux1~2_combout ;
wire \Mux1~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~4_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~27_combout ;
wire \aluout_EX_r[29]~178_combout ;
wire \aluout_EX_r[29]~179_combout ;
wire \Add1~41_sumout ;
wire \aluout_EX_r[29]~60_combout ;
wire \regs[4][29]~q ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \regs[7][29]~DUPLICATE_q ;
wire \regs[11][29]~q ;
wire \Mux2~3_combout ;
wire \Mux2~2_combout ;
wire \Mux2~4_combout ;
wire \regval1_ID[29]~DUPLICATE_q ;
wire \PC_FE~20_combout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \PC_FE~21_combout ;
wire \PC_FE[29]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~61_sumout ;
wire \PC_FE~30_combout ;
wire \PC_FE~31_combout ;
wire \PC_FE[30]~DUPLICATE_q ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \PC_FE~29_combout ;
wire \aluout_EX_r[31]~84_combout ;
wire \aluout_EX_r[31]~85_combout ;
wire \aluout_EX_r[31]~82_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~43_combout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~45_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~46_combout ;
wire \aluout_EX_r[31]~216_combout ;
wire \Add2~62 ;
wire \Add2~63 ;
wire \Add2~57_sumout ;
wire \aluout_EX_r[31]~86_combout ;
wire \regs[5][31]~q ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \Mux0~0_combout ;
wire \regs[11][31]~q ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftLeft0~51_combout ;
wire \ShiftLeft0~9_combout ;
wire \aluout_EX_r[27]~93_combout ;
wire \Add2~65_sumout ;
wire \Add1~65_sumout ;
wire \aluout_EX_r[27]~94_combout ;
wire \regs[14][27]~q ;
wire \regs[2][27]~feeder_combout ;
wire \regs[2][27]~q ;
wire \Mux36~2_combout ;
wire \regs[15][27]~q ;
wire \regs[7][27]~q ;
wire \regs[3][27]~feeder_combout ;
wire \regs[3][27]~q ;
wire \Mux36~3_combout ;
wire \regs[1][27]~q ;
wire \regs[13][27]~q ;
wire \regs[5][27]~q ;
wire \regs[9][27]~feeder_combout ;
wire \regs[9][27]~q ;
wire \Mux36~1_combout ;
wire \Mux36~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \rd_val_MEM_w[27]~18_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \rd_val_MEM_w[27]~19_combout ;
wire \regval_MEM[27]~DUPLICATE_q ;
wire \regs[11][27]~q ;
wire \Mux4~3_combout ;
wire \Mux4~2_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \PC_FE~32_combout ;
wire \PC_FE~33_combout ;
wire \PC_FE[27]~DUPLICATE_q ;
wire \Add0~66 ;
wire \Add0~45_sumout ;
wire \PC_FE~23_combout ;
wire \aluout_EX_r[28]~62_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~29_combout ;
wire \aluout_EX_r[28]~180_combout ;
wire \aluout_EX_r[28]~61_combout ;
wire \aluout_EX_r[28]~181_combout ;
wire \Add2~45_sumout ;
wire \Add1~45_sumout ;
wire \aluout_EX_r[28]~63_combout ;
wire \regs[12][28]~q ;
wire \Mux3~3_combout ;
wire \Mux3~2_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~4_combout ;
wire \regval1_ID[28]~DUPLICATE_q ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~53_combout ;
wire \Selector16~2_combout ;
wire \aluout_EX_r[16]~182_combout ;
wire \Add2~109_sumout ;
wire \aluout_EX_r[16]~144_combout ;
wire \regs[15][16]~q ;
wire \Mux15~3_combout ;
wire \Mux15~0_combout ;
wire \Mux15~2_combout ;
wire \Mux15~1_combout ;
wire \Mux15~4_combout ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~58_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~25_combout ;
wire \Selector14~0_combout ;
wire \aluout_EX_r[18]~207_combout ;
wire \aluout_EX_r[18]~137_combout ;
wire \Add1~110 ;
wire \Add1~106 ;
wire \Add1~101_sumout ;
wire \aluout_EX_r[18]~208_combout ;
wire \Add2~101_sumout ;
wire \aluout_EX_r[18]~139_combout ;
wire \regs[13][18]~feeder_combout ;
wire \regs[13][18]~q ;
wire \Mux13~3_combout ;
wire \Mux13~1_combout ;
wire \Mux13~0_combout ;
wire \regs[11][18]~q ;
wire \Mux13~2_combout ;
wire \Mux13~4_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~50_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector15~0_combout ;
wire \aluout_EX_r[17]~210_combout ;
wire \Add2~105_sumout ;
wire \aluout_EX_r[17]~141_combout ;
wire \aluout_EX_r[17]~212_combout ;
wire \aluout_EX_r[17]~140_combout ;
wire \Add1~105_sumout ;
wire \aluout_EX_r[17]~211_combout ;
wire \aluout_EX_r[17]~142_combout ;
wire \regs[14][17]~q ;
wire \regs[10][17]~q ;
wire \Mux14~2_combout ;
wire \Mux14~1_combout ;
wire \Mux14~0_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \PC_FE~48_combout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \PC_FE~49_combout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \PC_FE~46_combout ;
wire \PC_FE~47_combout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \PC_FE~44_combout ;
wire \PC_FE~45_combout ;
wire \aluout_EX_r[19]~135_combout ;
wire \aluout_EX_r[19]~206_combout ;
wire \Add2~97_sumout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector13~0_combout ;
wire \aluout_EX_r[19]~204_combout ;
wire \aluout_EX_r[19]~134_combout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \aluout_EX_r[19]~205_combout ;
wire \aluout_EX_r[19]~136_combout ;
wire \regs[6][19]~feeder_combout ;
wire \regs[6][19]~q ;
wire \regs[14][19]~q ;
wire \regs[10][19]~q ;
wire \regs[2][19]~feeder_combout ;
wire \regs[2][19]~q ;
wire \Mux44~2_combout ;
wire \Mux44~4_combout ;
wire \regval2_ID[19]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \rd_val_MEM_w[19]~56_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \rd_val_MEM_w[19]~57_combout ;
wire \regval_MEM[19]~DUPLICATE_q ;
wire \regs[4][19]~feeder_combout ;
wire \regs[4][19]~q ;
wire \Mux12~0_combout ;
wire \Mux12~3_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~4_combout ;
wire \regval1_ID[19]~DUPLICATE_q ;
wire \Add1~98 ;
wire \Add1~85_sumout ;
wire \Selector12~1_combout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \PC_FE~42_combout ;
wire \PC_FE~43_combout ;
wire \ShiftLeft0~56_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftLeft0~5_combout ;
wire \Selector12~0_combout ;
wire \aluout_EX_r[20]~201_combout ;
wire \aluout_EX_r[20]~202_combout ;
wire \Add2~85_sumout ;
wire \aluout_EX_r[20]~121_combout ;
wire \regs[4][20]~feeder_combout ;
wire \regs[4][20]~q ;
wire \Mux43~1_combout ;
wire \Mux43~2_combout ;
wire \Mux43~3_combout ;
wire \Mux43~0_combout ;
wire \Mux43~4_combout ;
wire \Add1~86 ;
wire \Add1~82 ;
wire \Add1~53_sumout ;
wire \aluout_EX_r[22]~68_combout ;
wire \aluout_EX_r[22]~77_combout ;
wire \aluout_EX_r[22]~76_combout ;
wire \aluout_EX_r[22]~78_combout ;
wire \aluout_EX_r[22]~79_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~19_combout ;
wire \aluout_EX_r[22]~73_combout ;
wire \aluout_EX_r[22]~70_combout ;
wire \ShiftRight0~45_combout ;
wire \aluout_EX_r[22]~69_combout ;
wire \aluout_EX_r[22]~72_combout ;
wire \aluout_EX_r[22]~80_combout ;
wire \Add2~53_sumout ;
wire \aluout_EX_r[22]~81_combout ;
wire \regs[2][22]~feeder_combout ;
wire \regs[2][22]~q ;
wire \regs[1][22]~q ;
wire \Mux9~0_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~1_combout ;
wire \Mux9~4_combout ;
wire \PC_FE~26_combout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \PC_FE~40_combout ;
wire \PC_FE~41_combout ;
wire \Add0~82 ;
wire \Add0~53_sumout ;
wire \PC_FE~27_combout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \PC_FE~24_combout ;
wire \PC_FE~25_combout ;
wire \PC_FE[23]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~77_sumout ;
wire \PC_FE~38_combout ;
wire \PC_FE~39_combout ;
wire \PC_FE[24]~DUPLICATE_q ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \PC_FE~37_combout ;
wire \PC_FE[25]~DUPLICATE_q ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \PC_FE~35_combout ;
wire \aluout_EX_r[26]~96_combout ;
wire \aluout_EX_r[26]~97_combout ;
wire \Add1~69_sumout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftLeft0~52_combout ;
wire \aluout_EX_r[26]~98_combout ;
wire \Add2~69_sumout ;
wire \aluout_EX_r[26]~99_combout ;
wire \regs[12][26]~q ;
wire \regs[14][26]~q ;
wire \regs[13][26]~q ;
wire \Mux37~3_combout ;
wire \regs[4][26]~q ;
wire \regs[7][26]~q ;
wire \regs[5][26]~q ;
wire \regs[6][26]~q ;
wire \Mux37~1_combout ;
wire \regs[10][26]~q ;
wire \regs[8][26]~feeder_combout ;
wire \regs[8][26]~q ;
wire \regs[11][26]~q ;
wire \regs[9][26]~q ;
wire \Mux37~2_combout ;
wire \Mux37~4_combout ;
wire \regval2_ID[26]~DUPLICATE_q ;
wire \regval2_EX[26]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \rd_val_MEM_w[26]~16_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \rd_val_MEM_w[26]~17_combout ;
wire \regval_MEM[26]~DUPLICATE_q ;
wire \regs[3][26]~feeder_combout ;
wire \regs[3][26]~q ;
wire \Mux5~0_combout ;
wire \Mux5~3_combout ;
wire \Mux5~2_combout ;
wire \Mux5~1_combout ;
wire \Mux5~4_combout ;
wire \regval1_ID[26]~DUPLICATE_q ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~47_combout ;
wire \aluout_EX_r[21]~111_combout ;
wire \aluout_EX_r[21]~112_combout ;
wire \aluout_EX_r[21]~110_combout ;
wire \Add2~81_sumout ;
wire \aluout_EX_r[22]~114_combout ;
wire \aluout_EX_r[21]~193_combout ;
wire \aluout_EX_r[21]~115_combout ;
wire \Add1~81_sumout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftLeft0~55_combout ;
wire \aluout_EX_r[21]~116_combout ;
wire \aluout_EX_r[21]~194_combout ;
wire \aluout_EX_r[21]~117_combout ;
wire \regs[7][21]~feeder_combout ;
wire \regs[7][21]~q ;
wire \regs[11][21]~q ;
wire \regs[3][21]~DUPLICATE_q ;
wire \Mux10~3_combout ;
wire \Mux10~1_combout ;
wire \Mux10~2_combout ;
wire \Mux10~0_combout ;
wire \Mux10~4_combout ;
wire \regval1_ID[21]~DUPLICATE_q ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~57_combout ;
wire \aluout_EX_r[14]~154_combout ;
wire \aluout_EX_r[14]~215_combout ;
wire \aluout_EX_r[14]~152_combout ;
wire \Add1~117_sumout ;
wire \aluout_EX_r[14]~153_combout ;
wire \Add2~117_sumout ;
wire \aluout_EX_r[14]~159_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \rd_val_MEM_w[12]~42_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \rd_val_MEM_w[12]~43_combout ;
wire \regs[14][12]~q ;
wire \Mux51~3_combout ;
wire \regs[0][12]~DUPLICATE_q ;
wire \regs[3][12]~q ;
wire \Mux51~0_combout ;
wire \Mux51~2_combout ;
wire \Mux51~1_combout ;
wire \Mux51~4_combout ;
wire \Add1~125_sumout ;
wire \Add2~125_sumout ;
wire \aluout_EX_r[12]~163_combout ;
wire \aluout_EX_r[12]~164_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~59_combout ;
wire \aluout_EX_r[12]~168_combout ;
wire \aluout_EX_r[12]~169_combout ;
wire \aluout_EX_r[12]~165_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \rd_val_MEM_w[11]~40_combout ;
wire \rd_val_MEM_w[11]~41_combout ;
wire \regs[5][11]~q ;
wire \Mux20~1_combout ;
wire \regs[11][11]~DUPLICATE_q ;
wire \Mux20~3_combout ;
wire \Mux20~2_combout ;
wire \Mux20~0_combout ;
wire \Mux20~4_combout ;
wire \Add2~17_sumout ;
wire \Add1~17_sumout ;
wire \aluout_EX_r[11]~35_combout ;
wire \aluout_EX_r[11]~36_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~32_combout ;
wire \aluout_EX_r[11]~170_combout ;
wire \aluout_EX_r[11]~171_combout ;
wire \aluout_EX_r[11]~37_combout ;
wire \aluout_EX[11]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \rd_val_MEM_w[10]~38_combout ;
wire \rd_val_MEM_w[10]~39_combout ;
wire \regval_MEM[10]~DUPLICATE_q ;
wire \regs[15][10]~q ;
wire \Mux21~3_combout ;
wire \regs[1][10]~DUPLICATE_q ;
wire \Mux21~0_combout ;
wire \regs[8][10]~q ;
wire \regs[11][10]~q ;
wire \Mux21~2_combout ;
wire \regs[4][10]~q ;
wire \regs[5][10]~DUPLICATE_q ;
wire \Mux21~1_combout ;
wire \Mux21~4_combout ;
wire \regval1_ID[10]~DUPLICATE_q ;
wire \aluout_EX_r[10]~39_combout ;
wire \aluout_EX_r[10]~38_combout ;
wire \Add1~21_sumout ;
wire \aluout_EX_r[10]~173_combout ;
wire \Add2~21_sumout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~34_combout ;
wire \aluout_EX_r[10]~172_combout ;
wire \aluout_EX_r[10]~40_combout ;
wire \aluout_EX[10]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem~15_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \rd_val_MEM_w[14]~46_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \rd_val_MEM_w[14]~47_combout ;
wire \regs[0][14]~q ;
wire \regs[1][14]~q ;
wire \Mux17~0_combout ;
wire \Mux17~3_combout ;
wire \Mux17~2_combout ;
wire \Mux17~1_combout ;
wire \Mux17~4_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~37_combout ;
wire \aluout_EX_r[9]~198_combout ;
wire \aluout_EX_r[9]~199_combout ;
wire \aluout_EX_r[9]~44_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \rd_val_MEM_w[8]~34_combout ;
wire \rd_val_MEM_w[8]~35_combout ;
wire \regs[9][8]~q ;
wire \regs[10][8]~q ;
wire \regs[11][8]~q ;
wire \regs[8][8]~q ;
wire \Mux55~2_combout ;
wire \regs[12][8]~feeder_combout ;
wire \regs[12][8]~q ;
wire \regs[14][8]~q ;
wire \regs[13][8]~q ;
wire \regs[15][8]~q ;
wire \Mux55~3_combout ;
wire \regs[2][8]~feeder_combout ;
wire \regs[2][8]~q ;
wire \regs[3][8]~feeder_combout ;
wire \regs[3][8]~q ;
wire \regs[1][8]~feeder_combout ;
wire \regs[1][8]~q ;
wire \regs[0][8]~q ;
wire \Mux55~0_combout ;
wire \regs[6][8]~feeder_combout ;
wire \regs[6][8]~q ;
wire \regs[7][8]~feeder_combout ;
wire \regs[7][8]~q ;
wire \regs[5][8]~q ;
wire \regs[4][8]~q ;
wire \Mux55~1_combout ;
wire \Mux55~4_combout ;
wire \regval2_ID[8]~DUPLICATE_q ;
wire \Add2~29_sumout ;
wire \aluout_EX_r[8]~45_combout ;
wire \Add1~29_sumout ;
wire \aluout_EX_r[8]~175_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~44_combout ;
wire \aluout_EX_r[8]~174_combout ;
wire \aluout_EX_r[8]~47_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \rd_val_MEM_w[9]~36_combout ;
wire \dmem_rtl_0_bypass[47]~feeder_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \rd_val_MEM_w[9]~37_combout ;
wire \regs[14][9]~q ;
wire \Mux22~2_combout ;
wire \Mux22~3_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux22~4_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftLeft0~2_combout ;
wire \aluout_EX_r[7]~195_combout ;
wire \aluout_EX_r[7]~196_combout ;
wire \aluout_EX_r[7]~14_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \rd_val_MEM_w[6]~30_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \rd_val_MEM_w[6]~31_combout ;
wire \regs[10][6]~q ;
wire \regs[11][6]~q ;
wire \Mux25~2_combout ;
wire \Mux25~3_combout ;
wire \Mux25~1_combout ;
wire \Mux25~0_combout ;
wire \Mux25~4_combout ;
wire \Add2~33_sumout ;
wire \Add1~33_sumout ;
wire \aluout_EX_r[6]~49_combout ;
wire \aluout_EX_r[6]~48_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~46_combout ;
wire \aluout_EX_r[6]~189_combout ;
wire \aluout_EX_r[6]~190_combout ;
wire \aluout_EX_r[6]~50_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \rd_val_MEM_w[3]~2_combout ;
wire \rd_val_MEM_w[3]~3_combout ;
wire \regval_MEM[3]~DUPLICATE_q ;
wire \regs[3][3]~feeder_combout ;
wire \regs[3][3]~q ;
wire \regs[11][3]~feeder_combout ;
wire \regs[11][3]~q ;
wire \regs[7][3]~feeder_combout ;
wire \regs[7][3]~q ;
wire \regs[15][3]~q ;
wire \Mux60~3_combout ;
wire \regs[12][3]~feeder_combout ;
wire \regs[12][3]~q ;
wire \regs[4][3]~q ;
wire \regs[8][3]~feeder_combout ;
wire \regs[8][3]~q ;
wire \regs[0][3]~feeder_combout ;
wire \regs[0][3]~q ;
wire \Mux60~0_combout ;
wire \regs[5][3]~q ;
wire \regs[1][3]~q ;
wire \regs[13][3]~feeder_combout ;
wire \regs[13][3]~q ;
wire \regs[9][3]~feeder_combout ;
wire \regs[9][3]~q ;
wire \Mux60~1_combout ;
wire \regs[2][3]~feeder_combout ;
wire \regs[2][3]~q ;
wire \regs[6][3]~feeder_combout ;
wire \regs[6][3]~q ;
wire \regs[10][3]~feeder_combout ;
wire \regs[10][3]~q ;
wire \regs[14][3]~DUPLICATE_q ;
wire \Mux60~2_combout ;
wire \Mux60~4_combout ;
wire \regval2_ID[3]~DUPLICATE_q ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~37_sumout ;
wire \aluout_EX_r[5]~51_combout ;
wire \aluout_EX_r[5]~52_combout ;
wire \aluout_EX_r[5]~53_combout ;
wire \Add1~37_sumout ;
wire \aluout_EX_r[5]~192_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~49_combout ;
wire \aluout_EX_r[5]~191_combout ;
wire \aluout_EX_r[5]~54_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \rd_val_MEM_w[4]~26_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \rd_val_MEM_w[4]~27_combout ;
wire \regs[4][4]~feeder_combout ;
wire \regs[4][4]~q ;
wire \regs[7][4]~feeder_combout ;
wire \regs[7][4]~q ;
wire \regs[6][4]~feeder_combout ;
wire \regs[6][4]~q ;
wire \regs[5][4]~q ;
wire \Mux59~1_combout ;
wire \regs[11][4]~q ;
wire \regs[10][4]~q ;
wire \regs[9][4]~feeder_combout ;
wire \regs[9][4]~q ;
wire \regs[8][4]~feeder_combout ;
wire \regs[8][4]~q ;
wire \Mux59~2_combout ;
wire \regs[0][4]~feeder_combout ;
wire \regs[0][4]~q ;
wire \regs[3][4]~feeder_combout ;
wire \regs[3][4]~q ;
wire \regs[1][4]~q ;
wire \regs[2][4]~feeder_combout ;
wire \regs[2][4]~q ;
wire \Mux59~0_combout ;
wire \regs[12][4]~feeder_combout ;
wire \regs[12][4]~q ;
wire \regs[15][4]~feeder_combout ;
wire \regs[15][4]~q ;
wire \regs[13][4]~feeder_combout ;
wire \regs[13][4]~q ;
wire \regs[14][4]~q ;
wire \Mux59~3_combout ;
wire \Mux59~4_combout ;
wire \aluout_EX_r[4]~224_combout ;
wire \Add2~5_sumout ;
wire \Add1~5_sumout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~17_combout ;
wire \Selector28~0_combout ;
wire \aluout_EX_r[4]~213_combout ;
wire \aluout_EX_r[4]~22_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \rd_val_MEM_w[0]~4_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \rd_val_MEM_w[0]~5_combout ;
wire \regs[5][0]~q ;
wire \Mux63~1_combout ;
wire \regs[14][0]~DUPLICATE_q ;
wire \Mux63~2_combout ;
wire \regs[11][0]~q ;
wire \regs[3][0]~q ;
wire \Mux63~3_combout ;
wire \Mux63~0_combout ;
wire \Mux63~4_combout ;
wire \regval2_ID[0]~DUPLICATE_q ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~13_sumout ;
wire \Add2~13_sumout ;
wire \aluout_EX_r[2]~28_combout ;
wire \aluout_EX_r[2]~27_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~30_combout ;
wire \Selector30~0_combout ;
wire \aluout_EX_r[2]~30_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \rd_val_MEM_w[25]~14_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \rd_val_MEM_w[25]~15_combout ;
wire \aluout_EX_r[25]~100_combout ;
wire \aluout_EX_r[25]~101_combout ;
wire \aluout_EX_r[25]~102_combout ;
wire \Add1~73_sumout ;
wire \Add2~73_sumout ;
wire \ShiftLeft0~53_combout ;
wire \aluout_EX_r[25]~103_combout ;
wire \aluout_EX_r[25]~104_combout ;
wire \regs[8][25]~q ;
wire \Mux38~0_combout ;
wire \regs[6][25]~q ;
wire \regs[10][25]~DUPLICATE_q ;
wire \Mux38~2_combout ;
wire \Mux38~3_combout ;
wire \Mux38~1_combout ;
wire \Mux38~4_combout ;
wire \regval2_ID[30]~DUPLICATE_q ;
wire \aluout_EX_r[31]~3_combout ;
wire \aluout_EX_r[31]~0_combout ;
wire \aluout_EX_r[31]~1_combout ;
wire \aluout_EX_r[31]~2_combout ;
wire \aluout_EX_r[31]~4_combout ;
wire \aluout_EX_r[31]~5_combout ;
wire \aluout_EX_r[31]~6_combout ;
wire \aluout_EX_r[6]~18_combout ;
wire \aluout_EX_r[1]~123_combout ;
wire \Add1~89_sumout ;
wire \Add2~89_sumout ;
wire \aluout_EX_r[1]~124_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector31~0_combout ;
wire \aluout_EX_r[1]~125_combout ;
wire \regs[7][1]~q ;
wire \regs[6][1]~q ;
wire \Mux62~1_combout ;
wire \regs[1][1]~q ;
wire \regs[2][1]~feeder_combout ;
wire \regs[2][1]~q ;
wire \regs[0][1]~q ;
wire \regs[3][1]~feeder_combout ;
wire \regs[3][1]~q ;
wire \Mux62~0_combout ;
wire \Mux62~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \rd_val_MEM_w[1]~0_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \rd_val_MEM_w[1]~1_combout ;
wire \regval_MEM[1]~DUPLICATE_q ;
wire \regs[8][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~1_combout ;
wire \regs[14][1]~DUPLICATE_q ;
wire \regs[15][1]~DUPLICATE_q ;
wire \Mux30~3_combout ;
wire \Mux30~0_combout ;
wire \Mux30~4_combout ;
wire \regval1_ID[1]~DUPLICATE_q ;
wire \ShiftLeft0~0_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~20_combout ;
wire \Selector29~0_combout ;
wire \Add1~9_sumout ;
wire \Add2~9_sumout ;
wire \aluout_EX_r[3]~24_combout ;
wire \aluout_EX_r[3]~25_combout ;
wire \aluout_EX_r[3]~23_combout ;
wire \aluout_EX_r[3]~26_combout ;
wire \dmem~44_combout ;
wire \dmem~33_combout ;
wire \dmem~45_combout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \rd_val_MEM_w[15]~48_combout ;
wire \rd_val_MEM_w[15]~49_combout ;
wire \regs[2][15]~q ;
wire \Mux16~2_combout ;
wire \Mux16~1_combout ;
wire \Mux16~0_combout ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \aluout_EX_r[15]~147_combout ;
wire \aluout_EX_r[15]~148_combout ;
wire \aluout_EX_r[15]~149_combout ;
wire \aluout_EX_r[15]~145_combout ;
wire \ShiftRight0~56_combout ;
wire \aluout_EX_r[15]~184_combout ;
wire \aluout_EX_r[15]~186_combout ;
wire \Add2~113_sumout ;
wire \aluout_EX_r[15]~146_combout ;
wire \Add1~113_sumout ;
wire \aluout_EX_r[15]~185_combout ;
wire \aluout_EX_r[15]~150_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \rd_val_MEM_w[23]~10_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \rd_val_MEM_w[23]~11_combout ;
wire \aluout_EX_r[23]~64_combout ;
wire \aluout_EX_r[23]~65_combout ;
wire \aluout_EX_r[23]~66_combout ;
wire \ShiftLeft0~38_combout ;
wire \aluout_EX_r[23]~220_combout ;
wire \Add2~49_sumout ;
wire \Add1~49_sumout ;
wire \aluout_EX_r[23]~67_combout ;
wire \regs[10][23]~feeder_combout ;
wire \regs[10][23]~q ;
wire \Mux40~2_combout ;
wire \Mux40~0_combout ;
wire \Mux40~3_combout ;
wire \regs[1][23]~DUPLICATE_q ;
wire \Mux40~1_combout ;
wire \Mux40~4_combout ;
wire \Equal10~2_combout ;
wire \Equal10~0_combout ;
wire \regval2_ID[27]~DUPLICATE_q ;
wire \LessThan1~0_combout ;
wire \Equal10~1_combout ;
wire \Equal10~3_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~22_combout ;
wire \LessThan0~23_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~20_combout ;
wire \Equal10~5_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~24_combout ;
wire \LessThan0~9_combout ;
wire \LessThan1~1_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~8_combout ;
wire \Equal10~4_combout ;
wire \Equal10~6_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~11_combout ;
wire \Selector0~0_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~4_combout ;
wire \Equal10~9_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~20_combout ;
wire \Selector0~1_combout ;
wire \imem~5_combout ;
wire \imem~7_combout ;
wire \imem~4_combout ;
wire \imem~6_combout ;
wire \imem~8_combout ;
wire \inst_FE~2_combout ;
wire \inst_FE~3_combout ;
wire \stall_pipe~1_combout ;
wire \stall_pipe~2_combout ;
wire \Equal8~1_combout ;
wire \Equal8~0_combout ;
wire \stall_pipe~3_combout ;
wire \imem~57_combout ;
wire \imem~58_combout ;
wire \imem~69_combout ;
wire \imem~70_combout ;
wire \imem~71_combout ;
wire \inst_FE~24_combout ;
wire \inst_FE~25_combout ;
wire \op2_ID[5]~DUPLICATE_q ;
wire \aluout_EX_r[13]~11_combout ;
wire \Add1~121_sumout ;
wire \aluout_EX_r[13]~160_combout ;
wire \ShiftRight0~58_combout ;
wire \aluout_EX_r[13]~166_combout ;
wire \aluout_EX_r[13]~161_combout ;
wire \aluout_EX_r[13]~167_combout ;
wire \Add2~121_sumout ;
wire \aluout_EX_r[13]~162_combout ;
wire \dmem~37_combout ;
wire \dmem~36_combout ;
wire \dmem~38_combout ;
wire \dmem_rtl_0_bypass[25]~feeder_combout ;
wire \dmem~35_combout ;
wire \dmem~39_combout ;
wire \dmem_rtl_0_bypass[20]~feeder_combout ;
wire \dmem~40_combout ;
wire \dmem~41_combout ;
wire \dmem~42_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \rd_val_MEM_w[5]~32_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \rd_val_MEM_w[5]~33_combout ;
wire \regval_MEM[5]~DUPLICATE_q ;
wire \regs[10][5]~q ;
wire \Mux58~2_combout ;
wire \regs[15][5]~q ;
wire \Mux58~3_combout ;
wire \Mux58~0_combout ;
wire \Mux58~1_combout ;
wire \Mux58~4_combout ;
wire \regval2_ID[5]~DUPLICATE_q ;
wire \Equal10~7_combout ;
wire \Equal10~8_combout ;
wire \Equal10~10_combout ;
wire \Selector0~2_combout ;
wire \imem~73_combout ;
wire \imem~75_combout ;
wire \imem~74_combout ;
wire \imem~72_combout ;
wire \imem~76_combout ;
wire \inst_FE~26_combout ;
wire \inst_FE~27_combout ;
wire \wregno_ID_w[0]~0_combout ;
wire \Decoder2~11_combout ;
wire \regs[11][7]~q ;
wire \regs[3][7]~q ;
wire \regs[15][7]~q ;
wire \regs[7][7]~feeder_combout ;
wire \regs[7][7]~q ;
wire \Mux56~3_combout ;
wire \regs[1][7]~q ;
wire \regs[9][7]~feeder_combout ;
wire \regs[9][7]~q ;
wire \regs[5][7]~q ;
wire \regs[13][7]~feeder_combout ;
wire \regs[13][7]~q ;
wire \Mux56~1_combout ;
wire \regs[10][7]~feeder_combout ;
wire \regs[10][7]~q ;
wire \regs[6][7]~feeder_combout ;
wire \regs[6][7]~q ;
wire \regs[2][7]~feeder_combout ;
wire \regs[2][7]~q ;
wire \Mux56~2_combout ;
wire \regs[12][7]~feeder_combout ;
wire \regs[12][7]~q ;
wire \regs[4][7]~feeder_combout ;
wire \regs[4][7]~q ;
wire \regs[0][7]~feeder_combout ;
wire \regs[0][7]~q ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \Mux56~0_combout ;
wire \Mux56~4_combout ;
wire \regval2_ID[7]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \rd_val_MEM_w[7]~28_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \rd_val_MEM_w[7]~29_combout ;
wire \regs[14][7]~q ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \Mux24~1_combout ;
wire \Mux24~0_combout ;
wire \Mux24~4_combout ;
wire \regval1_ID[7]~DUPLICATE_q ;
wire \PC_FE~0_combout ;
wire \Add0~1_sumout ;
wire \PC_FE~1_combout ;
wire \PC_FE[7]~DUPLICATE_q ;
wire \imem~28_combout ;
wire \inst_FE~12_combout ;
wire \Selector0~3_combout ;
wire \mispred_EX_w~combout ;
wire \imem~91_combout ;
wire \imem~90_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \imem~79_combout ;
wire \inst_FE~28_combout ;
wire \wregno_ID_w[1]~1_combout ;
wire \Decoder2~2_combout ;
wire \regs[2][2]~q ;
wire \regs[3][2]~feeder_combout ;
wire \regs[3][2]~q ;
wire \regs[1][2]~feeder_combout ;
wire \regs[1][2]~q ;
wire \regs[0][2]~feeder_combout ;
wire \regs[0][2]~q ;
wire \Mux29~0_combout ;
wire \regs[11][2]~q ;
wire \regs[10][2]~q ;
wire \regs[8][2]~feeder_combout ;
wire \regs[8][2]~q ;
wire \regs[9][2]~feeder_combout ;
wire \regs[9][2]~q ;
wire \Mux29~2_combout ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \regs[5][2]~q ;
wire \regs[7][2]~feeder_combout ;
wire \regs[7][2]~q ;
wire \Mux29~1_combout ;
wire \regs[13][2]~q ;
wire \regs[15][2]~feeder_combout ;
wire \regs[15][2]~q ;
wire \regs[12][2]~DUPLICATE_q ;
wire \regs[14][2]~feeder_combout ;
wire \regs[14][2]~DUPLICATE_q ;
wire \Mux29~3_combout ;
wire \Mux29~4_combout ;
wire \PC_FE~6_combout ;
wire \PC_FE~7_combout ;
wire \imem~99_combout ;
wire \imem~37_combout ;
wire \imem~38_combout ;
wire \imem~98_combout ;
wire \imem~39_combout ;
wire \inst_FE~15_combout ;
wire \Mux27~3_combout ;
wire \regs[4][4]~DUPLICATE_q ;
wire \Mux27~1_combout ;
wire \Mux27~2_combout ;
wire \Mux27~0_combout ;
wire \Mux27~4_combout ;
wire \regval1_ID[4]~DUPLICATE_q ;
wire \PC_FE~2_combout ;
wire \Add0~14 ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \PC_FE~3_combout ;
wire \PC_FE[4]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~37_sumout ;
wire \PC_FE~18_combout ;
wire \PC_FE~19_combout ;
wire \PC_FE[5]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \PC_FE~16_combout ;
wire \PC_FE~17_combout ;
wire \imem~102_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \imem~16_combout ;
wire \imem~19_combout ;
wire \inst_FE~10_combout ;
wire \inst_FE[27]~DUPLICATE_q ;
wire \stall_pipe~4_combout ;
wire \inst_FE~7_combout ;
wire \inst_FE~31_combout ;
wire \inst_FE~32_combout ;
wire \inst_FE~33_combout ;
wire \inst_FE~8_combout ;
wire \inst_FE~9_combout ;
wire \Equal2~0_combout ;
wire \imem~89_combout ;
wire \imem~81_combout ;
wire \imem~88_combout ;
wire \imem~80_combout ;
wire \imem~82_combout ;
wire \inst_FE~29_combout ;
wire \wregno_ID_w[2]~2_combout ;
wire \stall_pipe~0_combout ;
wire \stall_pipe~10_combout ;
wire \stall_pipe~11_combout ;
wire \PC_FE~12_combout ;
wire \Add0~25_sumout ;
wire \PC_FE~13_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \inst_FE~17_combout ;
wire \Mux23~3_combout ;
wire \Mux23~2_combout ;
wire \regs[2][8]~DUPLICATE_q ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \Mux23~4_combout ;
wire \regval1_ID[8]~DUPLICATE_q ;
wire \PC_FE~14_combout ;
wire \Add0~29_sumout ;
wire \PC_FE~15_combout ;
wire \imem~30_combout ;
wire \imem~100_combout ;
wire \imem~29_combout ;
wire \imem~31_combout ;
wire \inst_FE~13_combout ;
wire \wr_reg_ID_w~0_combout ;
wire \stall_pipe~5_combout ;
wire \stall_pipe~6_combout ;
wire \Equal6~1_combout ;
wire \stall_pipe~7_combout ;
wire \Equal6~0_combout ;
wire \stall_pipe~8_combout ;
wire \stall_pipe~9_combout ;
wire \imem~97_combout ;
wire \imem~42_combout ;
wire \imem~40_combout ;
wire \imem~41_combout ;
wire \imem~43_combout ;
wire \inst_FE~16_combout ;
wire \regs[14][3]~q ;
wire \regs[2][3]~DUPLICATE_q ;
wire \Mux28~2_combout ;
wire \Mux28~0_combout ;
wire \regs[15][3]~DUPLICATE_q ;
wire \Mux28~3_combout ;
wire \Mux28~1_combout ;
wire \Mux28~4_combout ;
wire \PC_FE~4_combout ;
wire \Add0~9_sumout ;
wire \PC_FE~5_combout ;
wire \PC_FE[3]~DUPLICATE_q ;
wire \imem~21_combout ;
wire \imem~20_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \inst_FE~11_combout ;
wire \Equal3~0_combout ;
wire \always2~0_combout ;
wire \PC_FE~8_combout ;
wire \Add0~17_sumout ;
wire \PC_FE~9_combout ;
wire \inst_FE~0_combout ;
wire \imem~59_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \inst_FE~20_combout ;
wire \inst_FE~21_combout ;
wire \aluout_EX_r[0]~126_combout ;
wire \aluout_EX_r~128_combout ;
wire \Add1~93_sumout ;
wire \aluout_EX_r[0]~129_combout ;
wire \aluout_EX_r[0]~130_combout ;
wire \ShiftRight0~54_combout ;
wire \ShiftRight0~55_combout ;
wire \aluout_EX_r[0]~127_combout ;
wire \aluout_EX_r[0]~131_combout ;
wire \aluout_EX_r[0]~187_combout ;
wire \Selector32~0_combout ;
wire \pcgood_EX_w[0]~1_combout ;
wire \aluout_EX_r[0]~132_combout ;
wire \Selector32~1_combout ;
wire \Selector32~2_combout ;
wire \aluout_EX_r[0]~188_combout ;
wire \aluout_EX_r[0]~133_combout ;
wire \Equal19~4_combout ;
wire \Equal19~3_combout ;
wire \Equal19~5_combout ;
wire \Equal19~0_combout ;
wire \aluout_EX[25]~DUPLICATE_q ;
wire \Equal19~1_combout ;
wire \Equal19~2_combout ;
wire \dmem~34_combout ;
wire \Equal19~6_combout ;
wire \dmem_rtl_0_bypass[33]~feeder_combout ;
wire \KEY[2]~input_o ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \rd_val_MEM_w[2]~8_combout ;
wire \rd_val_MEM_w[2]~9_combout ;
wire \regs[4][2]~q ;
wire \Mux61~1_combout ;
wire \Mux61~2_combout ;
wire \Mux61~0_combout ;
wire \regs[12][2]~q ;
wire \regs[14][2]~q ;
wire \Mux61~3_combout ;
wire \Mux61~4_combout ;
wire \ss0|OUT~0_RTM0103_combout ;
wire \always9~0_combout ;
wire \ss0|OUT~0_OTERM101 ;
wire \ss0|OUT~0_NEW_REG100_RTM0102_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM105 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM107 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM109 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM111 ;
wire \ss0|OUT~5_RTM0115_combout ;
wire \ss0|OUT~5_OTERM113 ;
wire \ss0|OUT~5_NEW_REG112_RTM0114_combout ;
wire \ss0|OUT~6_RTM0119_combout ;
wire \ss0|OUT~6_OTERM117 ;
wire \ss0|OUT~6_NEW_REG116_RTM0118_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM83 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM85 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM87 ;
wire \ss1|OUT~3_RTM091_combout ;
wire \ss1|OUT~3_OTERM89feeder_combout ;
wire \ss1|OUT~3_OTERM89 ;
wire \ss1|OUT~3_NEW_REG88_RTM090_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM93 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM95 ;
wire \ss1|OUT~6_RTM099_combout ;
wire \ss1|OUT~6_OTERM97feeder_combout ;
wire \ss1|OUT~6_OTERM97 ;
wire \ss1|OUT~6_NEW_REG96_RTM098_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM63 ;
wire \ss2|OUT~1_RTM067_combout ;
wire \ss2|OUT~1_OTERM65feeder_combout ;
wire \ss2|OUT~1_OTERM65 ;
wire \ss2|OUT~1_NEW_REG64_RTM066_combout ;
wire \ss2|OUT~2_RTM071_combout ;
wire \ss2|OUT~2_OTERM69feeder_combout ;
wire \ss2|OUT~2_OTERM69 ;
wire \ss2|OUT~2_NEW_REG68_RTM070_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM73 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM75 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM77 ;
wire \ss2|OUT~6_RTM081_combout ;
wire \ss2|OUT~6_OTERM79feeder_combout ;
wire \ss2|OUT~6_OTERM79 ;
wire \ss2|OUT~6_NEW_REG78_RTM080_combout ;
wire \ss3|OUT~0_RTM045_combout ;
wire \ss3|OUT~0_OTERM43feeder_combout ;
wire \ss3|OUT~0_OTERM43 ;
wire \ss3|OUT~0_NEW_REG42_RTM044_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM47 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM49 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM51 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM53 ;
wire \ss3|OUT~5_RTM057_combout ;
wire \ss3|OUT~5_OTERM55 ;
wire \ss3|OUT~5_NEW_REG54_RTM056_combout ;
wire \ss3|OUT~6_RTM061_combout ;
wire \ss3|OUT~6_OTERM59feeder_combout ;
wire \ss3|OUT~6_OTERM59 ;
wire \ss3|OUT~6_NEW_REG58_RTM060_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM23 ;
wire \ss4|OUT~1_RTM027_combout ;
wire \ss4|OUT~1_OTERM25 ;
wire \ss4|OUT~1_NEW_REG24_RTM026_combout ;
wire \ss4|OUT~2_RTM031_combout ;
wire \ss4|OUT~2_OTERM29 ;
wire \ss4|OUT~2_NEW_REG28_RTM030_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM33 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM35 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM37 ;
wire \ss4|OUT~6_RTM041_combout ;
wire \ss4|OUT~6_OTERM39feeder_combout ;
wire \ss4|OUT~6_OTERM39 ;
wire \ss4|OUT~6_NEW_REG38_RTM040_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM1 ;
wire \ss5|OUT~1_RTM05_combout ;
wire \ss5|OUT~1_OTERM3feeder_combout ;
wire \ss5|OUT~1_OTERM3 ;
wire \ss5|OUT~1_NEW_REG2_RTM04_combout ;
wire \ss5|OUT~2_RTM09_combout ;
wire \ss5|OUT~2_OTERM7feeder_combout ;
wire \ss5|OUT~2_OTERM7 ;
wire \ss5|OUT~2_NEW_REG6_RTM08_combout ;
wire \ss5|OUT~3_RTM013_combout ;
wire \ss5|OUT~3_OTERM11feeder_combout ;
wire \ss5|OUT~3_OTERM11 ;
wire \ss5|OUT~3_NEW_REG10_RTM012_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM15 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM17 ;
wire \ss5|OUT~6_RTM021_combout ;
wire \ss5|OUT~6_OTERM19feeder_combout ;
wire \ss5|OUT~6_OTERM19 ;
wire \ss5|OUT~6_NEW_REG18_RTM020_combout ;
wire [31:0] regval2_ID;
wire [31:0] regval1_ID;
wire [7:0] op2_ID;
wire [31:0] regval_MEM;
wire [5:0] op1_ID;
wire [3:0] wregno_ID;
wire [31:0] PC_ID;
wire [31:0] regval2_EX;
wire [4:0] ctrlsig_ID;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [31:0] aluout_EX;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [2:0] ctrlsig_EX;
wire [31:0] inst_FE;
wire [3:0] wregno_EX;
wire [3:0] wregno_MEM;
wire [31:0] PC_FE;
wire [0:92] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_NEW_REG100_RTM0102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM105 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM107 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM109 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM111 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_NEW_REG112_RTM0114_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG116_RTM0118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM83 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM85 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM87 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_NEW_REG88_RTM090_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM93 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM95 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG96_RTM098_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_NEW_REG64_RTM066_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_NEW_REG68_RTM070_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG78_RTM080_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_NEW_REG42_RTM044_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM47 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM49 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM53 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_NEW_REG54_RTM056_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_NEW_REG58_RTM060_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG24_RTM026_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_NEW_REG28_RTM030_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM33 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM35 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM37 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG38_RTM040_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_NEW_REG2_RTM04_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_NEW_REG6_RTM08_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG10_RTM012_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG18_RTM020_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N23
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N38
dffeas \PC_FE[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3] .is_wysiwyg = "true";
defparam \PC_FE[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N4
dffeas \PC_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[3] .is_wysiwyg = "true";
defparam \PC_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \PC_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[2] .is_wysiwyg = "true";
defparam \PC_ID[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \ctrlsig_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[0] .is_wysiwyg = "true";
defparam \ctrlsig_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N35
dffeas ctrlsig_MEM(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ctrlsig_MEM.is_wysiwyg = "true";
defparam ctrlsig_MEM.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (\PC_FE[4]~DUPLICATE_q  & (PC_FE[6] & PC_FE[9])) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( (\PC_FE[4]~DUPLICATE_q  & (PC_FE[2] & (!PC_FE[6] & !PC_FE[9]))) ) ) ) # ( 
// !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( (!\PC_FE[4]~DUPLICATE_q  & (!PC_FE[2] & (PC_FE[6] & !PC_FE[9]))) ) ) )

	.dataa(!\PC_FE[4]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[9]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h0800100000000005;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (!PC_FE[6] & (!PC_FE[9] & ((!\PC_FE[4]~DUPLICATE_q ) # (!PC_FE[2])))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (!PC_FE[6] & (!PC_FE[9] & ((PC_FE[2]) # (\PC_FE[4]~DUPLICATE_q )))) ) ) 
// ) # ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( (!\PC_FE[4]~DUPLICATE_q  & ((!PC_FE[6] & (!PC_FE[2] & PC_FE[9])) # (PC_FE[6] & ((!PC_FE[9]))))) # (\PC_FE[4]~DUPLICATE_q  & (!PC_FE[2] & ((!PC_FE[9])))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( 
// (!\PC_FE[4]~DUPLICATE_q  & ((!PC_FE[2] & ((!PC_FE[9]))) # (PC_FE[2] & ((!PC_FE[6]) # (PC_FE[9]))))) ) ) )

	.dataa(!\PC_FE[4]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[9]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'hA8224E807000E000;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (PC_FE[9] & (!PC_FE[2] $ (!PC_FE[6]))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (PC_FE[2] & (PC_FE[9] & ((!\PC_FE[4]~DUPLICATE_q ) # (!PC_FE[6])))) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & 
// ( !PC_FE[8] & ( (!PC_FE[9] & (((\PC_FE[4]~DUPLICATE_q  & !PC_FE[6])) # (PC_FE[2]))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( (PC_FE[2] & (!PC_FE[9] & ((PC_FE[6]) # (\PC_FE[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[4]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[9]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h130073000032003C;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (PC_FE[2] & PC_FE[9]) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[8] & ( (!PC_FE[9] & ((!PC_FE[6]))) # (PC_FE[9] & (PC_FE[2])) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( 
// (!\PC_FE[4]~DUPLICATE_q  & ((!PC_FE[2] & (!PC_FE[6])) # (PC_FE[2] & (PC_FE[6] & !PC_FE[9])))) # (\PC_FE[4]~DUPLICATE_q  & (((!PC_FE[6] & !PC_FE[9])))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[8] & ( (\PC_FE[4]~DUPLICATE_q  & (!PC_FE[2] & (PC_FE[6] & 
// !PC_FE[9]))) ) ) )

	.dataa(!\PC_FE[4]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[9]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h0400D280F0330033;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N26
dffeas \PC_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[7] .is_wysiwyg = "true";
defparam \PC_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \PC_FE[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4] .is_wysiwyg = "true";
defparam \PC_FE[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & (PC_FE[9] & PC_FE[8])) # (PC_FE[2] & (!PC_FE[9] & !PC_FE[8])) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & ((!PC_FE[9] & (!PC_FE[8] & \PC_FE[5]~DUPLICATE_q )) # 
// (PC_FE[9] & (PC_FE[8] & !\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[8] & (!PC_FE[2] $ (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & (!PC_FE[9] & 
// !PC_FE[8])) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[8]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h8080804002804242;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!PC_FE[8] & (!PC_FE[9])) # (PC_FE[8] & (PC_FE[9] & \PC_FE[5]~DUPLICATE_q )) ) ) ) # ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[8] & (!PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & PC_FE[4]))) ) 
// ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[4]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h0000000889890000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & ((!PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & !PC_FE[4])) # (PC_FE[9] & (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (((!PC_FE[4] & 
// !PC_FE[8])))) # (PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[4] $ (!PC_FE[8]))) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[4] & PC_FE[8])))) ) ) ) # ( PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (((!PC_FE[8])))) # (PC_FE[9] & 
// (((!\PC_FE[5]~DUPLICATE_q  & PC_FE[4])) # (PC_FE[8]))) ) ) ) # ( !PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( (PC_FE[9] & (!\PC_FE[5]~DUPLICATE_q  & (PC_FE[4] & !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[9]),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[2]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h0400AE55A4416400;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & (!PC_FE[8] $ (((!PC_FE[9]) # (!\PC_FE[5]~DUPLICATE_q ))))) # (PC_FE[2] & ((!PC_FE[9] & ((!PC_FE[8]) # (!\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[9] & (!PC_FE[8] & !\PC_FE[5]~DUPLICATE_q 
// )))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & (((PC_FE[9] & \PC_FE[5]~DUPLICATE_q )) # (PC_FE[8]))) # (PC_FE[2] & (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[9]) # (!PC_FE[8])))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] 
// & (!\PC_FE[5]~DUPLICATE_q  & ((PC_FE[8]) # (PC_FE[2])))) # (PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[8]) # (PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & ((!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[8] & 
// (!PC_FE[9])))) # (PC_FE[2] & ((!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[9])) # (\PC_FE[5]~DUPLICATE_q  & ((PC_FE[8]))))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[8]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'hEC0D4C315E2A5E68;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \imem~1_combout  & ( \imem~0_combout  & ( (\PC_FE[7]~DUPLICATE_q  & ((!PC_FE[6] & (!\imem~111_combout )) # (PC_FE[6] & ((!\imem~2_combout ))))) ) ) ) # ( !\imem~1_combout  & ( \imem~0_combout  & ( (!PC_FE[6] & (!\imem~111_combout  & 
// ((\PC_FE[7]~DUPLICATE_q )))) # (PC_FE[6] & (((!\imem~2_combout ) # (!\PC_FE[7]~DUPLICATE_q )))) ) ) ) # ( \imem~1_combout  & ( !\imem~0_combout  & ( (!PC_FE[6] & ((!\imem~111_combout ) # ((!\PC_FE[7]~DUPLICATE_q )))) # (PC_FE[6] & (((!\imem~2_combout  & 
// \PC_FE[7]~DUPLICATE_q )))) ) ) ) # ( !\imem~1_combout  & ( !\imem~0_combout  & ( (!\PC_FE[7]~DUPLICATE_q ) # ((!PC_FE[6] & (!\imem~111_combout )) # (PC_FE[6] & ((!\imem~2_combout )))) ) ) )

	.dataa(!\imem~111_combout ),
	.datab(!\imem~2_combout ),
	.datac(!PC_FE[6]),
	.datad(!\PC_FE[7]~DUPLICATE_q ),
	.datae(!\imem~1_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'hFFACF0AC0FAC00AC;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N35
dffeas \inst_FE[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[0] .is_wysiwyg = "true";
defparam \inst_FE[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \inst_FE~1 (
// Equation(s):
// \inst_FE~1_combout  = ( inst_FE[0] & ( !\mispred_EX_w~combout  & ( ((!\inst_FE~0_combout ) # (!\stall_pipe~9_combout )) # (\imem~3_combout ) ) ) ) # ( !inst_FE[0] & ( !\mispred_EX_w~combout  & ( (\stall_pipe~9_combout  & ((!\inst_FE~0_combout ) # 
// (\imem~3_combout ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(gnd),
	.datac(!\inst_FE~0_combout ),
	.datad(!\stall_pipe~9_combout ),
	.datae(!inst_FE[0]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~1 .extended_lut = "off";
defparam \inst_FE~1 .lut_mask = 64'h00F5FFF500000000;
defparam \inst_FE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N34
dffeas \inst_FE[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( PC_FE[4] & ( PC_FE[2] & ( (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[9]) # ((\PC_FE[3]~DUPLICATE_q  & !PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[8] & 
// (!PC_FE[9])))) # (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[9] & (!PC_FE[8])))) # (\PC_FE[3]~DUPLICATE_q  & 
// ((!PC_FE[9] & (PC_FE[8])) # (PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ))))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[8])))) # (\PC_FE[3]~DUPLICATE_q  & (((!\PC_FE[5]~DUPLICATE_q ) # 
// (PC_FE[8])))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[8]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'hDD0DBD24EC08DC00;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( PC_FE[4] & ( PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (PC_FE[9] & (PC_FE[8] & !\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (PC_FE[9] & PC_FE[8])) ) ) ) # ( PC_FE[4] & ( !PC_FE[2] & ( 
// (\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[9] $ (PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[9] & (!PC_FE[8] & !\PC_FE[5]~DUPLICATE_q )) # (PC_FE[9] & (PC_FE[8] & \PC_FE[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[8]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'h8002004102020200;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( PC_FE[4] & ( PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & !PC_FE[9])) ) ) ) # ( !PC_FE[4] & ( PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & !PC_FE[9])) ) ) ) # ( PC_FE[4] & ( !PC_FE[2] & ( (\PC_FE[3]~DUPLICATE_q  & 
// ((!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[9])) # (PC_FE[8] & ((PC_FE[9]))))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[2] & ( (!PC_FE[8] & (!PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ) # (\PC_FE[3]~DUPLICATE_q )))) # (PC_FE[8] & (\PC_FE[3]~DUPLICATE_q  & 
// (!\PC_FE[5]~DUPLICATE_q  & PC_FE[9]))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'hD0044005A000A000;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( PC_FE[4] & ( PC_FE[2] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & (!\PC_FE[3]~DUPLICATE_q )) # (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[9]))))) ) ) ) # ( !PC_FE[4] & ( PC_FE[2] & ( (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & (!PC_FE[8] & 
// \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & (!PC_FE[8]))) # (\PC_FE[3]~DUPLICATE_q  & (PC_FE[9] & (PC_FE[8] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[2] & ( 
// (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[9] & ((!PC_FE[8]))) # (PC_FE[9] & (\PC_FE[3]~DUPLICATE_q  & PC_FE[8])))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[8]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'hC10080810040A0C0;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( PC_FE[6] & ( \imem~109_combout  & ( (\PC_FE[7]~DUPLICATE_q  & !\imem~108_combout ) ) ) ) # ( !PC_FE[6] & ( \imem~109_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (!\imem~9_combout )) # (\PC_FE[7]~DUPLICATE_q  & ((!\imem~110_combout ))) ) 
// ) ) # ( PC_FE[6] & ( !\imem~109_combout  & ( (!\PC_FE[7]~DUPLICATE_q ) # (!\imem~108_combout ) ) ) ) # ( !PC_FE[6] & ( !\imem~109_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (!\imem~9_combout )) # (\PC_FE[7]~DUPLICATE_q  & ((!\imem~110_combout ))) ) ) )

	.dataa(!\imem~9_combout ),
	.datab(!\PC_FE[7]~DUPLICATE_q ),
	.datac(!\imem~108_combout ),
	.datad(!\imem~110_combout ),
	.datae(!PC_FE[6]),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'hBB88FCFCBB883030;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \inst_FE~4 (
// Equation(s):
// \inst_FE~4_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[2])))) # (\stall_pipe~9_combout  & ((!\inst_FE~0_combout ) # ((\imem~10_combout )))) ) )

	.dataa(!\inst_FE~0_combout ),
	.datab(!\stall_pipe~9_combout ),
	.datac(!\imem~10_combout ),
	.datad(!inst_FE[2]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~4 .extended_lut = "off";
defparam \inst_FE~4 .lut_mask = 64'h23EF23EF00000000;
defparam \inst_FE~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N1
dffeas \inst_FE[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[2] .is_wysiwyg = "true";
defparam \inst_FE[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[8] ) ) ) # ( !PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( (PC_FE[8] & ((!PC_FE[6] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[4]))) # (PC_FE[6] & (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( PC_FE[2] & ( 
// !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[8] ) ) ) # ( !PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[8] ) ) )

	.dataa(!PC_FE[6]),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[2]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h00FF00FF009B00FF;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( PC_FE[2] & ( PC_FE[6] & ( (!PC_FE[8] & (\PC_FE[5]~DUPLICATE_q  & ((!\PC_FE[3]~DUPLICATE_q ) # (PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[6] & ( (!PC_FE[8] & (\PC_FE[5]~DUPLICATE_q  & (!\PC_FE[3]~DUPLICATE_q  $ (PC_FE[4])))) # 
// (PC_FE[8] & (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[4] $ (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[6] & ( (\PC_FE[3]~DUPLICATE_q  & (PC_FE[8] & (PC_FE[4] & \PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h000100000194008C;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!\PC_FE[5]~DUPLICATE_q  & (((PC_FE[6] & !PC_FE[4])) # (PC_FE[8]))) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[8] & ((PC_FE[4]) # (PC_FE[6])))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( 
// (!PC_FE[8] & (((!PC_FE[6] & !PC_FE[4])))) # (PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # ((PC_FE[6])))) ) ) ) # ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[6] & (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[4]) # (PC_FE[8])))) # (PC_FE[6] & (((PC_FE[8])))) ) ) ) 
// # ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[6] & ((!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[8]) # (PC_FE[4]))) # (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[4]))))) # (PC_FE[6] & (((PC_FE[8])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'hD3A3A323E3232B33;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & (((!\PC_FE[3]~DUPLICATE_q ) # (\PC_FE[5]~DUPLICATE_q )) # (PC_FE[2]))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q ) # (PC_FE[2]))) ) ) ) # ( PC_FE[4] & ( 
// !PC_FE[6] & ( !PC_FE[8] ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( !PC_FE[8] ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[8]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'hCCCCCCCCC4C4C4CC;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~11_combout  & ( \imem~12_combout  & ( (!PC_FE[9] & (((!\PC_FE[7]~DUPLICATE_q )))) # (PC_FE[9] & ((!\PC_FE[7]~DUPLICATE_q  & ((\imem~107_combout ))) # (\PC_FE[7]~DUPLICATE_q  & (!\imem~13_combout )))) ) ) ) # ( !\imem~11_combout 
//  & ( \imem~12_combout  & ( (PC_FE[9] & ((!\PC_FE[7]~DUPLICATE_q  & ((\imem~107_combout ))) # (\PC_FE[7]~DUPLICATE_q  & (!\imem~13_combout )))) ) ) ) # ( \imem~11_combout  & ( !\imem~12_combout  & ( (!PC_FE[9]) # ((!\PC_FE[7]~DUPLICATE_q  & 
// ((\imem~107_combout ))) # (\PC_FE[7]~DUPLICATE_q  & (!\imem~13_combout ))) ) ) ) # ( !\imem~11_combout  & ( !\imem~12_combout  & ( (!PC_FE[9] & (((\PC_FE[7]~DUPLICATE_q )))) # (PC_FE[9] & ((!\PC_FE[7]~DUPLICATE_q  & ((\imem~107_combout ))) # 
// (\PC_FE[7]~DUPLICATE_q  & (!\imem~13_combout )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[7]~DUPLICATE_q ),
	.datad(!\imem~107_combout ),
	.datae(!\imem~11_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0E3ECEFE0232C2F2;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \inst_FE~5 (
// Equation(s):
// \inst_FE~5_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[3])))) # (\stall_pipe~9_combout  & ((!\inst_FE~0_combout ) # ((\imem~14_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\imem~14_combout ),
	.datad(!inst_FE[3]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~5 .extended_lut = "off";
defparam \inst_FE~5 .lut_mask = 64'h45EF45EF00000000;
defparam \inst_FE~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N37
dffeas \inst_FE[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[3] .is_wysiwyg = "true";
defparam \inst_FE[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (PC_FE[4] & (!\PC_FE[5]~DUPLICATE_q  $ (PC_FE[8])))) # (PC_FE[6] & (((PC_FE[8])))) ) ) ) # ( !PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (\PC_FE[5]~DUPLICATE_q  & 
// (PC_FE[4]))) # (PC_FE[6] & (((PC_FE[8])))) ) ) ) # ( PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( (PC_FE[6] & (((!\PC_FE[5]~DUPLICATE_q  & PC_FE[4])) # (PC_FE[8]))) ) ) ) # ( !PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (!PC_FE[4] $ 
// (((\PC_FE[5]~DUPLICATE_q  & PC_FE[8]))))) # (PC_FE[6] & (((PC_FE[8])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[2]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'hC0B7023304370837;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[2]) # (PC_FE[6]))) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & 
// ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[2]))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[8] ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[8] ) ) )

	.dataa(!PC_FE[8]),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'hAAAAAAAA8A8A828A;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( PC_FE[4] & ( PC_FE[2] & ( (!PC_FE[8] & (!PC_FE[6] $ (((!\PC_FE[3]~DUPLICATE_q ) # (\PC_FE[5]~DUPLICATE_q ))))) ) ) ) # ( !PC_FE[4] & ( PC_FE[2] & ( (\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & !PC_FE[6]))) ) ) ) # 
// ( PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  $ (PC_FE[6])))) # (\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & ((PC_FE[6]) # (PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  
// & (((!PC_FE[8] & PC_FE[6])))) # (\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & (PC_FE[8]))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h01A18131100040B0;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[8] ) ) ) # ( !PC_FE[2] & ( \PC_FE[3]~DUPLICATE_q  & ( (PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[6]))) ) ) ) # ( PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( (PC_FE[8] & 
// ((!\PC_FE[5]~DUPLICATE_q ) # ((!PC_FE[6]) # (PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[8] ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[2]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h00FF00EF00BB00FF;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \imem~86_combout  & ( \imem~84_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (((PC_FE[9])) # (\imem~87_combout ))) # (\PC_FE[7]~DUPLICATE_q  & (((!\imem~83_combout  & !PC_FE[9])))) ) ) ) # ( !\imem~86_combout  & ( \imem~84_combout  & ( 
// (!PC_FE[9] & ((!\PC_FE[7]~DUPLICATE_q  & (\imem~87_combout )) # (\PC_FE[7]~DUPLICATE_q  & ((!\imem~83_combout ))))) ) ) ) # ( \imem~86_combout  & ( !\imem~84_combout  & ( ((!\PC_FE[7]~DUPLICATE_q  & (\imem~87_combout )) # (\PC_FE[7]~DUPLICATE_q  & 
// ((!\imem~83_combout )))) # (PC_FE[9]) ) ) ) # ( !\imem~86_combout  & ( !\imem~84_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (\imem~87_combout  & ((!PC_FE[9])))) # (\PC_FE[7]~DUPLICATE_q  & (((!\imem~83_combout ) # (PC_FE[9])))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\PC_FE[7]~DUPLICATE_q ),
	.datac(!\imem~83_combout ),
	.datad(!PC_FE[9]),
	.datae(!\imem~86_combout ),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h743374FF740074CC;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \inst_FE~30 (
// Equation(s):
// \inst_FE~30_combout  = ( \imem~85_combout  & ( (!\mispred_EX_w~combout  & ((inst_FE[11]) # (\stall_pipe~9_combout ))) ) ) # ( !\imem~85_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & ((inst_FE[11]))) # (\stall_pipe~9_combout  & 
// (!\inst_FE~0_combout )))) ) )

	.dataa(!\mispred_EX_w~combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\stall_pipe~9_combout ),
	.datad(!inst_FE[11]),
	.datae(gnd),
	.dataf(!\imem~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~30 .extended_lut = "off";
defparam \inst_FE~30 .lut_mask = 64'h08A808A80AAA0AAA;
defparam \inst_FE~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N22
dffeas \inst_FE[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[11] .is_wysiwyg = "true";
defparam \inst_FE[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \wregno_ID_w[3]~3 (
// Equation(s):
// \wregno_ID_w[3]~3_combout  = ( \Equal2~0_combout  & ( inst_FE[11] ) ) # ( !\Equal2~0_combout  & ( inst_FE[3] ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[3]~3 .extended_lut = "off";
defparam \wregno_ID_w[3]~3 .lut_mask = 64'h5555555533333333;
defparam \wregno_ID_w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N13
dffeas \wregno_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_ID_w[3]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[3] .is_wysiwyg = "true";
defparam \wregno_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \wregno_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[3] .is_wysiwyg = "true";
defparam \wregno_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N53
dffeas \wregno_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[3] .is_wysiwyg = "true";
defparam \wregno_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \PC_FE[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5] .is_wysiwyg = "true";
defparam \PC_FE[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( !\PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (PC_FE[5] & (\PC_FE[4]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[2]))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!\PC_FE[4]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h1000000000000000;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (!PC_FE[5] & (\PC_FE[4]~DUPLICATE_q  & (!PC_FE[6] & PC_FE[2]))) ) ) ) # ( \PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!PC_FE[6] & ((!PC_FE[5] & ((PC_FE[2]))) # (PC_FE[5] & 
// (!\PC_FE[4]~DUPLICATE_q  & !PC_FE[2])))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!PC_FE[6] & ((!PC_FE[5] & ((PC_FE[2]))) # (PC_FE[5] & (\PC_FE[4]~DUPLICATE_q  & !PC_FE[2])))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!\PC_FE[4]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h10A040A000200000;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (!PC_FE[6] & (!PC_FE[5] & (\PC_FE[4]~DUPLICATE_q  & !PC_FE[2]))) # (PC_FE[6] & (!PC_FE[2] $ (((!PC_FE[5] & \PC_FE[4]~DUPLICATE_q ))))) ) ) ) # ( \PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( 
// (!PC_FE[2] & (!PC_FE[5] & (!\PC_FE[4]~DUPLICATE_q  $ (!PC_FE[6])))) # (PC_FE[2] & (PC_FE[6] & (!PC_FE[5] $ (\PC_FE[4]~DUPLICATE_q )))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!\PC_FE[4]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[2])) # 
// (\PC_FE[4]~DUPLICATE_q  & (PC_FE[6] & PC_FE[2])) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!\PC_FE[4]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'hC00328092D020000;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (PC_FE[2] & (!PC_FE[5] $ (!\PC_FE[4]~DUPLICATE_q  $ (!PC_FE[6])))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (PC_FE[2] & (!\PC_FE[4]~DUPLICATE_q  $ (((!PC_FE[5]) # (PC_FE[6]))))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!\PC_FE[4]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h0000000000630096;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( \imem~54_combout  & ( \imem~52_combout  & ( (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[8] & ((!\imem~53_combout ))) # (PC_FE[8] & (!\imem~55_combout )))) ) ) ) # ( !\imem~54_combout  & ( \imem~52_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & 
// (((!PC_FE[8])))) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[8] & ((!\imem~53_combout ))) # (PC_FE[8] & (!\imem~55_combout )))) ) ) ) # ( \imem~54_combout  & ( !\imem~52_combout  & ( (!PC_FE[8] & (((!\imem~53_combout  & \PC_FE[3]~DUPLICATE_q )))) # (PC_FE[8] & 
// (!\imem~55_combout )) ) ) ) # ( !\imem~54_combout  & ( !\imem~52_combout  & ( (!PC_FE[8] & (((!\imem~53_combout ) # (!\PC_FE[3]~DUPLICATE_q )))) # (PC_FE[8] & (!\imem~55_combout )) ) ) )

	.dataa(!\imem~55_combout ),
	.datab(!\imem~53_combout ),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!\imem~54_combout ),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'hFCAA0CAAFC0A0C0A;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \inst_FE~19 (
// Equation(s):
// \inst_FE~19_combout  = ( inst_FE[19] & ( \imem~56_combout  & ( (!\stall_pipe~9_combout  & !\mispred_EX_w~combout ) ) ) ) # ( inst_FE[19] & ( !\imem~56_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout ) # (\inst_FE~0_combout ))) ) ) ) # ( 
// !inst_FE[19] & ( !\imem~56_combout  & ( (\stall_pipe~9_combout  & (!\mispred_EX_w~combout  & \inst_FE~0_combout )) ) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\inst_FE~0_combout ),
	.datad(gnd),
	.datae(!inst_FE[19]),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~19 .extended_lut = "off";
defparam \inst_FE~19 .lut_mask = 64'h04048C8C00008888;
defparam \inst_FE~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N4
dffeas \inst_FE[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[19] .is_wysiwyg = "true";
defparam \inst_FE[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N52
dffeas \op2_ID[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N49
dffeas \PC_FE[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7] .is_wysiwyg = "true";
defparam \PC_FE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( !PC_FE[9] & ( PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (!PC_FE[6] & !PC_FE[8]))) ) ) ) # ( PC_FE[9] & ( !PC_FE[4] & ( (\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (PC_FE[6] & PC_FE[8]))) ) ) ) # ( !PC_FE[9] & ( !PC_FE[4] & ( 
// (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] & (!PC_FE[6] & !PC_FE[8]))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h4000000120000000;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( PC_FE[9] & ( PC_FE[4] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # ((PC_FE[2] & !PC_FE[6])))) ) ) ) # ( !PC_FE[9] & ( PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & ((!PC_FE[6]) # (PC_FE[2])))) # (\PC_FE[5]~DUPLICATE_q  & 
// (!PC_FE[2] & (!PC_FE[6]))) ) ) ) # ( PC_FE[9] & ( !PC_FE[4] & ( (PC_FE[6] & !PC_FE[8]) ) ) ) # ( !PC_FE[9] & ( !PC_FE[4] & ( (\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & !PC_FE[6])) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h10100F00E240BA00;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( PC_FE[9] & ( PC_FE[6] & ( (PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2])) # (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[4]))))) ) ) ) # ( !PC_FE[9] & ( PC_FE[6] & ( (!PC_FE[8] & !PC_FE[2]) ) ) ) # ( PC_FE[9] & ( !PC_FE[6] & ( (PC_FE[8] & 
// !PC_FE[2]) ) ) ) # ( !PC_FE[9] & ( !PC_FE[6] & ( (!PC_FE[8] & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] $ (!PC_FE[4])))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h0028444488884450;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( PC_FE[9] & ( PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[2]) # ((PC_FE[6] & !PC_FE[8])))) # (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] & ((PC_FE[8]) # (PC_FE[6])))) ) ) ) # ( !PC_FE[9] & ( PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & 
// (!PC_FE[8] & ((!PC_FE[2]) # (PC_FE[6])))) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (!PC_FE[6]))) ) ) ) # ( PC_FE[9] & ( !PC_FE[4] & ( (!PC_FE[2] & (((PC_FE[8]) # (PC_FE[6])))) # (PC_FE[2] & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[8]))) ) ) ) # ( 
// !PC_FE[9] & ( !PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (!PC_FE[6] & !PC_FE[8]))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h20001CCC9A108ECC;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( \imem~66_combout  & ( \imem~65_combout  & ( (!\PC_FE[3]~DUPLICATE_q ) # ((!PC_FE[7] & ((\imem~67_combout ))) # (PC_FE[7] & (\imem~94_combout ))) ) ) ) # ( !\imem~66_combout  & ( \imem~65_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & 
// (!PC_FE[7])) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[7] & ((\imem~67_combout ))) # (PC_FE[7] & (\imem~94_combout )))) ) ) ) # ( \imem~66_combout  & ( !\imem~65_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (PC_FE[7])) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[7] & 
// ((\imem~67_combout ))) # (PC_FE[7] & (\imem~94_combout )))) ) ) ) # ( !\imem~66_combout  & ( !\imem~65_combout  & ( (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[7] & ((\imem~67_combout ))) # (PC_FE[7] & (\imem~94_combout )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[7]),
	.datac(!\imem~94_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0145236789CDABEF;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \inst_FE~23 (
// Equation(s):
// \inst_FE~23_combout  = ( \imem~68_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & ((inst_FE[22]))) # (\stall_pipe~9_combout  & (\inst_FE~0_combout )))) ) ) # ( !\imem~68_combout  & ( (!\stall_pipe~9_combout  & (!\mispred_EX_w~combout  
// & inst_FE[22])) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\mispred_EX_w~combout ),
	.datad(!inst_FE[22]),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~23 .extended_lut = "off";
defparam \inst_FE~23 .lut_mask = 64'h00A000A010B010B0;
defparam \inst_FE~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N59
dffeas \inst_FE[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[22] .is_wysiwyg = "true";
defparam \inst_FE[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \op2_ID[4]~feeder (
// Equation(s):
// \op2_ID[4]~feeder_combout  = ( inst_FE[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\op2_ID[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \op2_ID[4]~feeder .extended_lut = "off";
defparam \op2_ID[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \op2_ID[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N37
dffeas \op2_ID[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\op2_ID[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (PC_FE[6] & (PC_FE[2] & PC_FE[8])) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (!PC_FE[2] & (PC_FE[6] & ((!PC_FE[8])))) # (PC_FE[2] & (PC_FE[8] & (!PC_FE[6] $ (\PC_FE[5]~DUPLICATE_q )))) 
// ) ) ) # ( \PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (PC_FE[6] & (!PC_FE[2] & (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!PC_FE[6] & (!PC_FE[2] & (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[2]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h8000400044210011;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!PC_FE[6] & (!PC_FE[2] & (\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[2]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h0000080000000000;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (PC_FE[6] & (!PC_FE[2] & (\PC_FE[5]~DUPLICATE_q  & PC_FE[8]))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (!PC_FE[6] & (PC_FE[2] & (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) ) # ( 
// \PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!PC_FE[6] & (PC_FE[2] & (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (!PC_FE[6] & ((!PC_FE[2] & (\PC_FE[5]~DUPLICATE_q )) # (PC_FE[2] & (!\PC_FE[5]~DUPLICATE_q  & 
// !PC_FE[8])))) # (PC_FE[6] & (((\PC_FE[5]~DUPLICATE_q  & !PC_FE[8])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[2]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h2D08200020000004;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (!PC_FE[6] & (PC_FE[2] & PC_FE[8])) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] & ( (!PC_FE[2] & (!PC_FE[8] & (!PC_FE[6] $ (\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[2] & ((!PC_FE[6] & 
// (\PC_FE[5]~DUPLICATE_q  & PC_FE[8])) # (PC_FE[6] & (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( \PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (PC_FE[6] & (PC_FE[2] & !PC_FE[8])) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( !PC_FE[9] & ( (PC_FE[6] & (PC_FE[2] & 
// (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[2]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h1000110094120022;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~92_combout  & ( \imem~93_combout  & ( ((!\PC_FE[3]~DUPLICATE_q  & (\imem~49_combout )) # (\PC_FE[3]~DUPLICATE_q  & ((\imem~50_combout )))) # (PC_FE[4]) ) ) ) # ( !\imem~92_combout  & ( \imem~93_combout  & ( 
// (!\PC_FE[3]~DUPLICATE_q  & (((\imem~49_combout )) # (PC_FE[4]))) # (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[4] & ((\imem~50_combout )))) ) ) ) # ( \imem~92_combout  & ( !\imem~93_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[4] & (\imem~49_combout ))) # 
// (\PC_FE[3]~DUPLICATE_q  & (((\imem~50_combout )) # (PC_FE[4]))) ) ) ) # ( !\imem~92_combout  & ( !\imem~93_combout  & ( (!PC_FE[4] & ((!\PC_FE[3]~DUPLICATE_q  & (\imem~49_combout )) # (\PC_FE[3]~DUPLICATE_q  & ((\imem~50_combout ))))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[4]),
	.datac(!\imem~49_combout ),
	.datad(!\imem~50_combout ),
	.datae(!\imem~92_combout ),
	.dataf(!\imem~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \inst_FE~18 (
// Equation(s):
// \inst_FE~18_combout  = ( \inst_FE~0_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & ((inst_FE[18]))) # (\stall_pipe~9_combout  & (\imem~51_combout )))) ) ) # ( !\inst_FE~0_combout  & ( (!\stall_pipe~9_combout  & (!\mispred_EX_w~combout 
//  & inst_FE[18])) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\imem~51_combout ),
	.datad(!inst_FE[18]),
	.datae(gnd),
	.dataf(!\inst_FE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~18 .extended_lut = "off";
defparam \inst_FE~18 .lut_mask = 64'h00880088048C048C;
defparam \inst_FE~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \inst_FE[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[18] .is_wysiwyg = "true";
defparam \inst_FE[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N56
dffeas \op2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[0] .is_wysiwyg = "true";
defparam \op2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( PC_FE[9] & ( PC_FE[4] & ( ((!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[2]) # (PC_FE[6]))) # (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] & PC_FE[6]))) # (PC_FE[8]) ) ) ) # ( !PC_FE[9] & ( PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & (((!PC_FE[8])))) # 
// (\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (!PC_FE[6]))) ) ) ) # ( PC_FE[9] & ( !PC_FE[4] & ( ((!PC_FE[2] & ((PC_FE[6]))) # (PC_FE[2] & (\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[8]) ) ) ) # ( !PC_FE[9] & ( !PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & 
// (!PC_FE[6] & !PC_FE[8]))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h20001DFFBA108EFF;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( !PC_FE[9] & ( PC_FE[4] & ( (!\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (!PC_FE[6] & !PC_FE[8]))) ) ) ) # ( PC_FE[9] & ( !PC_FE[4] & ( (\PC_FE[5]~DUPLICATE_q  & (PC_FE[2] & (PC_FE[6] & PC_FE[8]))) ) ) ) # ( !PC_FE[9] & ( !PC_FE[4] & ( 
// (!PC_FE[6] & (!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  $ (!PC_FE[2])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h6000000120000000;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( !PC_FE[9] & ( PC_FE[8] & ( (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] & ((!PC_FE[4]) # (!PC_FE[2])))) ) ) ) # ( PC_FE[9] & ( !PC_FE[8] & ( (!PC_FE[4] & (((PC_FE[6])))) # (PC_FE[4] & ((!\PC_FE[5]~DUPLICATE_q ) # ((!PC_FE[6] & PC_FE[2])))) ) 
// ) ) # ( !PC_FE[9] & ( !PC_FE[8] & ( (!PC_FE[6] & (!PC_FE[4] $ (((!\PC_FE[5]~DUPLICATE_q ) # (!PC_FE[2]))))) # (PC_FE[6] & (PC_FE[2] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[4])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h306B2E3E50400000;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( PC_FE[6] & ( PC_FE[9] & ( (PC_FE[8] & ((!PC_FE[4]) # (!\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[6] & ( PC_FE[9] & ( PC_FE[8] ) ) ) # ( PC_FE[6] & ( !PC_FE[9] & ( !PC_FE[8] ) ) ) # ( !PC_FE[6] & ( !PC_FE[9] & ( (!PC_FE[8] & 
// ((!PC_FE[4] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[2]))) # (PC_FE[4] & (!PC_FE[2] $ (!\PC_FE[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC_FE[4]),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h8C48CCCC33333322;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \imem~96_combout  & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[7] & ((\imem~63_combout ))) # (PC_FE[7] & (\imem~95_combout )) ) ) ) # ( !\imem~96_combout  & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[7] & ((\imem~63_combout ))) # (PC_FE[7] & 
// (\imem~95_combout )) ) ) ) # ( \imem~96_combout  & ( !\PC_FE[3]~DUPLICATE_q  & ( (PC_FE[7]) # (\imem~62_combout ) ) ) ) # ( !\imem~96_combout  & ( !\PC_FE[3]~DUPLICATE_q  & ( (\imem~62_combout  & !PC_FE[7]) ) ) )

	.dataa(!\imem~62_combout ),
	.datab(!\imem~95_combout ),
	.datac(!PC_FE[7]),
	.datad(!\imem~63_combout ),
	.datae(!\imem~96_combout ),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h50505F5F03F303F3;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \inst_FE~22 (
// Equation(s):
// \inst_FE~22_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[21])))) # (\stall_pipe~9_combout  & (\inst_FE~0_combout  & (\imem~64_combout ))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\imem~64_combout ),
	.datad(!inst_FE[21]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~22 .extended_lut = "off";
defparam \inst_FE~22 .lut_mask = 64'h01AB01AB00000000;
defparam \inst_FE~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N55
dffeas \inst_FE[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[21] .is_wysiwyg = "true";
defparam \inst_FE[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N22
dffeas \op2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3] .is_wysiwyg = "true";
defparam \op2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \aluout_EX_r[28]~32 (
// Equation(s):
// \aluout_EX_r[28]~32_combout  = ( !op2_ID[3] & ( (!\op2_ID[1]~DUPLICATE_q  & (!\op2_ID[4]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[2]))) ) )

	.dataa(!\op2_ID[1]~DUPLICATE_q ),
	.datab(!\op2_ID[4]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~32 .extended_lut = "off";
defparam \aluout_EX_r[28]~32 .lut_mask = 64'h8000800000000000;
defparam \aluout_EX_r[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N40
dffeas \inst_FE[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \regval2_EX[23]~feeder (
// Equation(s):
// \regval2_EX[23]~feeder_combout  = ( regval2_ID[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[23]~feeder .extended_lut = "off";
defparam \regval2_EX[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N38
dffeas \regval2_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[23] .is_wysiwyg = "true";
defparam \regval2_EX[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[75]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[75]~feeder_combout  = ( regval2_EX[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[75]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[9] & ( (\PC_FE[7]~DUPLICATE_q  & ((!PC_FE[6] & ((PC_FE[2]))) # (PC_FE[6] & (\PC_FE[4]~DUPLICATE_q )))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[9] & ( (\PC_FE[7]~DUPLICATE_q  & PC_FE[2]) ) ) )

	.dataa(!\PC_FE[4]~DUPLICATE_q ),
	.datab(!\PC_FE[7]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h0000000000330131;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( \PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[9] & (((\PC_FE[4]~DUPLICATE_q ) # (PC_FE[2])) # (PC_FE[6]))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( \PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[9] & (((PC_FE[2] & 
// \PC_FE[4]~DUPLICATE_q )) # (PC_FE[6]))) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !\PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[2] & ((!PC_FE[9] & ((\PC_FE[4]~DUPLICATE_q ))) # (PC_FE[9] & ((!PC_FE[6]) # (!\PC_FE[4]~DUPLICATE_q ))))) # (PC_FE[2] & ((!PC_FE[9]) # 
// ((!PC_FE[6] & !\PC_FE[4]~DUPLICATE_q )))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !\PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[6] & (((PC_FE[9] & !\PC_FE[4]~DUPLICATE_q )))) # (PC_FE[6] & ((!PC_FE[2] & ((!PC_FE[9]) # (\PC_FE[4]~DUPLICATE_q ))) # (PC_FE[2] & 
// ((!\PC_FE[4]~DUPLICATE_q ) # (PC_FE[9]))))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[9]),
	.datad(!\PC_FE[4]~DUPLICATE_q ),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h5B453EF8507070F0;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( \PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[2] $ (((PC_FE[6]) # (\PC_FE[4]~DUPLICATE_q ))))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( \PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[9] & ((!\PC_FE[4]~DUPLICATE_q ) # 
// ((!PC_FE[6]) # (PC_FE[2])))) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !\PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[9] & ((!\PC_FE[4]~DUPLICATE_q ) # ((!PC_FE[6]) # (PC_FE[2])))) # (PC_FE[9] & (!\PC_FE[4]~DUPLICATE_q  $ (!PC_FE[6] $ (!PC_FE[2])))) ) ) ) # ( 
// !\PC_FE[5]~DUPLICATE_q  & ( !\PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[2] & ((!\PC_FE[4]~DUPLICATE_q ) # ((PC_FE[9])))) # (PC_FE[2] & ((!PC_FE[6] & ((PC_FE[9]))) # (PC_FE[6] & (!\PC_FE[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[4]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'hBB3AE9DEC8CC804C;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( \PC_FE[7]~DUPLICATE_q  & ( (PC_FE[9] & ((!PC_FE[6]) # ((!PC_FE[2]) # (\PC_FE[4]~DUPLICATE_q )))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( \PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & 
// ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !\PC_FE[7]~DUPLICATE_q  & ( PC_FE[9] ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[4]~DUPLICATE_q ),
	.datad(!PC_FE[2]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h3333333333333323;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \imem~34_combout  & ( \imem~33_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (((!PC_FE[8])) # (\imem~32_combout ))) # (\PC_FE[3]~DUPLICATE_q  & (((\imem~35_combout ) # (PC_FE[8])))) ) ) ) # ( !\imem~34_combout  & ( \imem~33_combout  & ( 
// (!\PC_FE[3]~DUPLICATE_q  & (\imem~32_combout  & (PC_FE[8]))) # (\PC_FE[3]~DUPLICATE_q  & (((\imem~35_combout ) # (PC_FE[8])))) ) ) ) # ( \imem~34_combout  & ( !\imem~33_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (((!PC_FE[8])) # (\imem~32_combout ))) # 
// (\PC_FE[3]~DUPLICATE_q  & (((!PC_FE[8] & \imem~35_combout )))) ) ) ) # ( !\imem~34_combout  & ( !\imem~33_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (\imem~32_combout  & (PC_FE[8]))) # (\PC_FE[3]~DUPLICATE_q  & (((!PC_FE[8] & \imem~35_combout )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\imem~32_combout ),
	.datac(!PC_FE[8]),
	.datad(!\imem~35_combout ),
	.datae(!\imem~34_combout ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h0252A2F20757A7F7;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N3
cyclonev_lcell_comb \inst_FE~14 (
// Equation(s):
// \inst_FE~14_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[4])))) # (\stall_pipe~9_combout  & (\imem~36_combout  & (\inst_FE~0_combout ))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\imem~36_combout ),
	.datac(!\inst_FE~0_combout ),
	.datad(!inst_FE[4]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~14 .extended_lut = "off";
defparam \inst_FE~14 .lut_mask = 64'h01AB01AB00000000;
defparam \inst_FE~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N4
dffeas \inst_FE[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[4] .is_wysiwyg = "true";
defparam \inst_FE[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N47
dffeas \wregno_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[2] .is_wysiwyg = "true";
defparam \wregno_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = ( !wregno_MEM[3] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[1] & (!wregno_MEM[0] & wregno_MEM[2]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[0]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~4 .extended_lut = "off";
defparam \Decoder2~4 .lut_mask = 64'h0040004000000000;
defparam \Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \regs[4][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( \ctrlsig_MEM~q  & ( (!wregno_MEM[0] & (!wregno_MEM[1] & (!wregno_MEM[2] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[0]),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h0000000080008000;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N44
dffeas \regs[0][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N3
cyclonev_lcell_comb \Decoder2~8 (
// Equation(s):
// \Decoder2~8_combout  = ( !wregno_MEM[2] & ( wregno_MEM[3] & ( (!wregno_MEM[0] & (\ctrlsig_MEM~q  & !wregno_MEM[1])) ) ) )

	.dataa(gnd),
	.datab(!wregno_MEM[0]),
	.datac(!\ctrlsig_MEM~q ),
	.datad(!wregno_MEM[1]),
	.datae(!wregno_MEM[2]),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~8 .extended_lut = "off";
defparam \Decoder2~8 .lut_mask = 64'h000000000C000000;
defparam \Decoder2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \regs[8][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \Decoder2~12 (
// Equation(s):
// \Decoder2~12_combout  = ( wregno_MEM[3] & ( (!wregno_MEM[0] & (!wregno_MEM[1] & (\ctrlsig_MEM~q  & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[0]),
	.datab(!wregno_MEM[1]),
	.datac(!\ctrlsig_MEM~q ),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~12 .extended_lut = "off";
defparam \Decoder2~12 .lut_mask = 64'h0000000000080008;
defparam \Decoder2~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N1
dffeas \regs[12][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N57
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[8][15]~q  & ( \regs[12][15]~q  & ( ((!inst_FE[2] & ((\regs[0][15]~q ))) # (inst_FE[2] & (\regs[4][15]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[8][15]~q  & ( \regs[12][15]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][15]~q ))) 
// # (inst_FE[2] & (\regs[4][15]~q )))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( \regs[8][15]~q  & ( !\regs[12][15]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][15]~q ))) # (inst_FE[2] & (\regs[4][15]~q )))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # 
// ( !\regs[8][15]~q  & ( !\regs[12][15]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][15]~q ))) # (inst_FE[2] & (\regs[4][15]~q )))) ) ) )

	.dataa(!\regs[4][15]~q ),
	.datab(!\regs[0][15]~q ),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[2]),
	.datae(!\regs[8][15]~q ),
	.dataf(!\regs[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N27
cyclonev_lcell_comb \regs[3][15]~feeder (
// Equation(s):
// \regs[3][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][15]~feeder .extended_lut = "off";
defparam \regs[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = ( !wregno_MEM[2] & ( (\ctrlsig_MEM~q  & (wregno_MEM[1] & (!wregno_MEM[3] & wregno_MEM[0]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'h0010001000000000;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N28
dffeas \regs[3][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \regs[11][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \Decoder2~15 (
// Equation(s):
// \Decoder2~15_combout  = ( wregno_MEM[2] & ( wregno_MEM[3] & ( (wregno_MEM[0] & (wregno_MEM[1] & \ctrlsig_MEM~q )) ) ) )

	.dataa(gnd),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[1]),
	.datad(!\ctrlsig_MEM~q ),
	.datae(!wregno_MEM[2]),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~15 .extended_lut = "off";
defparam \Decoder2~15 .lut_mask = 64'h0000000000000003;
defparam \Decoder2~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \regs[15][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \Decoder2~7 (
// Equation(s):
// \Decoder2~7_combout  = ( wregno_MEM[2] & ( wregno_MEM[0] & ( (!wregno_MEM[3] & (wregno_MEM[1] & \ctrlsig_MEM~q )) ) ) )

	.dataa(!wregno_MEM[3]),
	.datab(gnd),
	.datac(!wregno_MEM[1]),
	.datad(!\ctrlsig_MEM~q ),
	.datae(!wregno_MEM[2]),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~7 .extended_lut = "off";
defparam \Decoder2~7 .lut_mask = 64'h000000000000000A;
defparam \Decoder2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N7
dffeas \regs[7][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[15][15]~q  & ( \regs[7][15]~q  & ( ((!inst_FE[3] & (\regs[3][15]~q )) # (inst_FE[3] & ((\regs[11][15]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[15][15]~q  & ( \regs[7][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[3][15]~q )) # 
// (inst_FE[3] & ((\regs[11][15]~q ))))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( \regs[15][15]~q  & ( !\regs[7][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[3][15]~q )) # (inst_FE[3] & ((\regs[11][15]~q ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) 
// # ( !\regs[15][15]~q  & ( !\regs[7][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[3][15]~q )) # (inst_FE[3] & ((\regs[11][15]~q ))))) ) ) )

	.dataa(!\regs[3][15]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[11][15]~q ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\regs[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h404C434F707C737F;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( !wregno_MEM[3] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[1] & (wregno_MEM[0] & !wregno_MEM[2]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[0]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h0400040000000000;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N14
dffeas \regs[1][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \Decoder2~9 (
// Equation(s):
// \Decoder2~9_combout  = ( wregno_MEM[0] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[1] & (wregno_MEM[3] & !wregno_MEM[2]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~9 .extended_lut = "off";
defparam \Decoder2~9 .lut_mask = 64'h0000000004000400;
defparam \Decoder2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N46
dffeas \regs[9][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = ( \ctrlsig_MEM~q  & ( (!wregno_MEM[3] & (!wregno_MEM[1] & (wregno_MEM[0] & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[0]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~5 .extended_lut = "off";
defparam \Decoder2~5 .lut_mask = 64'h0000000000080008;
defparam \Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N56
dffeas \regs[5][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \Decoder2~13 (
// Equation(s):
// \Decoder2~13_combout  = ( \ctrlsig_MEM~q  & ( (wregno_MEM[0] & (wregno_MEM[3] & (wregno_MEM[2] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[0]),
	.datab(!wregno_MEM[3]),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~13 .extended_lut = "off";
defparam \Decoder2~13 .lut_mask = 64'h0000000001000100;
defparam \Decoder2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N49
dffeas \regs[13][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N57
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[5][15]~q  & ( \regs[13][15]~q  & ( ((!inst_FE[3] & (\regs[1][15]~q )) # (inst_FE[3] & ((\regs[9][15]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[5][15]~q  & ( \regs[13][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[1][15]~q )) # 
// (inst_FE[3] & ((\regs[9][15]~q ))))) # (inst_FE[2] & (inst_FE[3])) ) ) ) # ( \regs[5][15]~q  & ( !\regs[13][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[1][15]~q )) # (inst_FE[3] & ((\regs[9][15]~q ))))) # (inst_FE[2] & (!inst_FE[3])) ) ) ) # ( 
// !\regs[5][15]~q  & ( !\regs[13][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[1][15]~q )) # (inst_FE[3] & ((\regs[9][15]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[1][15]~q ),
	.datad(!\regs[9][15]~q ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\regs[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \Decoder2~6 (
// Equation(s):
// \Decoder2~6_combout  = ( \ctrlsig_MEM~q  & ( (!wregno_MEM[0] & (wregno_MEM[1] & (!wregno_MEM[3] & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[0]),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~6 .extended_lut = "off";
defparam \Decoder2~6 .lut_mask = 64'h0000000000200020;
defparam \Decoder2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N16
dffeas \regs[6][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N42
cyclonev_lcell_comb \regs[14][15]~feeder (
// Equation(s):
// \regs[14][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][15]~feeder .extended_lut = "off";
defparam \regs[14][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \Decoder2~14 (
// Equation(s):
// \Decoder2~14_combout  = ( wregno_MEM[3] & ( (\ctrlsig_MEM~q  & (wregno_MEM[1] & (wregno_MEM[2] & !wregno_MEM[0]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~14 .extended_lut = "off";
defparam \Decoder2~14 .lut_mask = 64'h0000000001000100;
defparam \Decoder2~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N43
dffeas \regs[14][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N48
cyclonev_lcell_comb \regs[10][15]~feeder (
// Equation(s):
// \regs[10][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][15]~feeder .extended_lut = "off";
defparam \regs[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \Decoder2~10 (
// Equation(s):
// \Decoder2~10_combout  = ( \ctrlsig_MEM~q  & ( (!wregno_MEM[0] & (wregno_MEM[3] & (wregno_MEM[1] & !wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[0]),
	.datab(!wregno_MEM[3]),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~10 .extended_lut = "off";
defparam \Decoder2~10 .lut_mask = 64'h0000000002000200;
defparam \Decoder2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N49
dffeas \regs[10][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N18
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[10][15]~q  & ( \regs[2][15]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[6][15]~q )) # (inst_FE[3] & ((\regs[14][15]~q )))) ) ) ) # ( !\regs[10][15]~q  & ( \regs[2][15]~q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & 
// ((!inst_FE[3] & (\regs[6][15]~q )) # (inst_FE[3] & ((\regs[14][15]~q ))))) ) ) ) # ( \regs[10][15]~q  & ( !\regs[2][15]~q  & ( (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & (\regs[6][15]~q )) # (inst_FE[3] & ((\regs[14][15]~q ))))) ) ) 
// ) # ( !\regs[10][15]~q  & ( !\regs[2][15]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[6][15]~q )) # (inst_FE[3] & ((\regs[14][15]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[6][15]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[14][15]~q ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\regs[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N6
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~1_combout  & ( \Mux48~2_combout  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\Mux48~0_combout )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\Mux48~3_combout )))) ) ) ) # ( 
// !\Mux48~1_combout  & ( \Mux48~2_combout  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\Mux48~0_combout )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\Mux48~3_combout )))) ) ) ) # ( \Mux48~1_combout  & ( 
// !\Mux48~2_combout  & ( (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q  & (\Mux48~0_combout ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\Mux48~3_combout )))) ) ) ) # ( !\Mux48~1_combout  & ( !\Mux48~2_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q  & (\Mux48~0_combout ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\Mux48~3_combout )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\Mux48~0_combout ),
	.datad(!\Mux48~3_combout ),
	.datae(!\Mux48~1_combout ),
	.dataf(!\Mux48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N7
dffeas \regval2_ID[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux48~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N59
dffeas \regval2_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[15]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[15] .is_wysiwyg = "true";
defparam \regval2_EX[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N59
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N29
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N27
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N28
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y6_N4
dffeas \regs[14][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N25
dffeas \regs[12][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \regs[15][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N43
dffeas \regs[13][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \regs[15][1]~q  & ( \regs[13][1]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[12][1]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[14][1]~q ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[15][1]~q  & ( \regs[13][1]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\regs[12][1]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[14][1]~q  & ((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[15][1]~q  & ( !\regs[13][1]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((\regs[12][1]~q  & !\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[14][1]~q ))) ) ) ) # ( !\regs[15][1]~q  & ( !\regs[13][1]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\regs[12][1]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[14][1]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[14][1]~q ),
	.datac(!\regs[12][1]~q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\regs[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N22
dffeas \regs[11][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N47
dffeas \regs[10][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \regs[9][1]~feeder (
// Equation(s):
// \regs[9][1]~feeder_combout  = ( \regval_MEM[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][1]~feeder .extended_lut = "off";
defparam \regs[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \regs[9][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \regs[8][1]~q  & ( \regs[9][1]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][1]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][1]~q ))) ) ) ) # ( !\regs[8][1]~q  & ( \regs[9][1]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][1]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][1]~q )))) ) ) ) # ( \regs[8][1]~q  & ( !\regs[9][1]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][1]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][1]~q )))) ) ) ) # ( !\regs[8][1]~q  & ( !\regs[9][1]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][1]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][1]~q )))) ) ) )

	.dataa(!\regs[11][1]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[10][1]~q ),
	.datae(!\regs[8][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N55
dffeas \regs[4][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N38
dffeas \regs[5][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N23
dffeas \op1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FE[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[1] .is_wysiwyg = "true";
defparam \op1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N32
dffeas \op1_ID[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op1_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \op1_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \op1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[4] .is_wysiwyg = "true";
defparam \op1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & !PC_FE[7])) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[7] & ((!\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q )) # (\PC_FE[3]~DUPLICATE_q  & 
// (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (\PC_FE[5]~DUPLICATE_q  & ((!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & PC_FE[7])) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[7]))))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h112062000000C000;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[6] & ( (!PC_FE[8] & PC_FE[7]) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[6] & ( (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q  & (PC_FE[4])) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[4]) # (PC_FE[7]))))) ) ) ) # 
// ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[6] & ( (!PC_FE[8] & (PC_FE[7] & ((!\PC_FE[3]~DUPLICATE_q ) # (!PC_FE[4])))) # (PC_FE[8] & (\PC_FE[3]~DUPLICATE_q  & (PC_FE[4] & !PC_FE[7]))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[6] & ( (!PC_FE[7] & (!PC_FE[8] $ 
// (((!\PC_FE[3]~DUPLICATE_q  & !PC_FE[4]))))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[7]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h6C0001C8484C00CC;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[6] & ( (!PC_FE[7] & (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[4] & !PC_FE[8]))) # (PC_FE[7] & (PC_FE[8] & ((!PC_FE[4]) # (\PC_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[6] & ( 
// (PC_FE[4] & ((!PC_FE[7] & ((!PC_FE[8]))) # (PC_FE[7] & (\PC_FE[3]~DUPLICATE_q  & PC_FE[8])))) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[6] & ( (!PC_FE[7] & !PC_FE[8]) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[6] & ( (!PC_FE[7] & (!PC_FE[8] & 
// ((PC_FE[4]) # (\PC_FE[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[7]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[8]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h4C00CC000C014031;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[6] & ( (!\PC_FE[3]~DUPLICATE_q  & (PC_FE[7] & ((!PC_FE[8]) # (PC_FE[4])))) # (\PC_FE[3]~DUPLICATE_q  & (((!PC_FE[8] & PC_FE[4])) # (PC_FE[7]))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[6] & ( 
// (!PC_FE[8] & (((\PC_FE[3]~DUPLICATE_q  & PC_FE[4])) # (PC_FE[7]))) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[6] & ( (!PC_FE[8] & ((!PC_FE[4]) # (PC_FE[7]))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[6] & ( (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q  $ 
// (!PC_FE[4])) # (PC_FE[7]))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[7]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h48CCC0CC04CC04DF;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~103_combout  & ( \imem~104_combout  & ( (!PC_FE[9] & ((!PC_FE[2] & ((\imem~106_combout ))) # (PC_FE[2] & (\imem~105_combout )))) # (PC_FE[9] & (((PC_FE[2])))) ) ) ) # ( !\imem~103_combout  & ( \imem~104_combout  & ( (!PC_FE[9] 
// & ((!PC_FE[2] & ((\imem~106_combout ))) # (PC_FE[2] & (\imem~105_combout )))) ) ) ) # ( \imem~103_combout  & ( !\imem~104_combout  & ( ((!PC_FE[2] & ((\imem~106_combout ))) # (PC_FE[2] & (\imem~105_combout ))) # (PC_FE[9]) ) ) ) # ( !\imem~103_combout  & 
// ( !\imem~104_combout  & ( (!PC_FE[9] & ((!PC_FE[2] & ((\imem~106_combout ))) # (PC_FE[2] & (\imem~105_combout )))) # (PC_FE[9] & (((!PC_FE[2])))) ) ) )

	.dataa(!PC_FE[9]),
	.datab(!\imem~105_combout ),
	.datac(!\imem~106_combout ),
	.datad(!PC_FE[2]),
	.datae(!\imem~103_combout ),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h5F225F770A220A77;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \inst_FE[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[29] .is_wysiwyg = "true";
defparam \inst_FE[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \inst_FE~6 (
// Equation(s):
// \inst_FE~6_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[29])))) # (\stall_pipe~9_combout  & (\inst_FE~0_combout  & (\imem~15_combout ))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\imem~15_combout ),
	.datad(!inst_FE[29]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~6 .extended_lut = "off";
defparam \inst_FE~6 .lut_mask = 64'h01AB01AB00000000;
defparam \inst_FE~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N13
dffeas \inst_FE[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[29]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \op1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FE[29]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[3] .is_wysiwyg = "true";
defparam \op1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \op1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[2] .is_wysiwyg = "true";
defparam \op1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ( !op1_ID[2] & ( !op1_ID[5] & ( (!op1_ID[1] & (!\op1_ID[0]~DUPLICATE_q  & (!op1_ID[4] & !op1_ID[3]))) ) ) )

	.dataa(!op1_ID[1]),
	.datab(!\op1_ID[0]~DUPLICATE_q ),
	.datac(!op1_ID[4]),
	.datad(!op1_ID[3]),
	.datae(!op1_ID[2]),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h8000000000000000;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \aluout_EX_r[20]~12 (
// Equation(s):
// \aluout_EX_r[20]~12_combout  = ( op1_ID[1] & ( op1_ID[5] & ( (!op1_ID[4] & (!\op1_ID[0]~DUPLICATE_q  & (!op1_ID[3] & op1_ID[2]))) ) ) ) # ( !op1_ID[1] & ( op1_ID[5] & ( (!op1_ID[4] & (!op1_ID[3] & (!\op1_ID[0]~DUPLICATE_q  $ (op1_ID[2])))) ) ) ) # ( 
// op1_ID[1] & ( !op1_ID[5] & ( (op1_ID[4] & (!\op1_ID[0]~DUPLICATE_q  & !op1_ID[2])) ) ) )

	.dataa(!op1_ID[4]),
	.datab(!\op1_ID[0]~DUPLICATE_q ),
	.datac(!op1_ID[3]),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[1]),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~12 .extended_lut = "off";
defparam \aluout_EX_r[20]~12 .lut_mask = 64'h0000440080200080;
defparam \aluout_EX_r[20]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = ( !op1_ID[1] & ( !op1_ID[5] & ( (op1_ID[2] & (!\op1_ID[0]~DUPLICATE_q  & (!op1_ID[4] & op1_ID[3]))) ) ) )

	.dataa(!op1_ID[2]),
	.datab(!\op1_ID[0]~DUPLICATE_q ),
	.datac(!op1_ID[4]),
	.datad(!op1_ID[3]),
	.datae(!op1_ID[1]),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal12~0 .extended_lut = "off";
defparam \Equal12~0 .lut_mask = 64'h0040000000000000;
defparam \Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \regval1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1] .is_wysiwyg = "true";
defparam \regval1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \pcgood_EX_w[1]~0 (
// Equation(s):
// \pcgood_EX_w[1]~0_combout  = ( regval1_ID[1] & ( (!ctrlsig_ID[3]) # (PC_ID[1]) ) ) # ( !regval1_ID[1] & ( (ctrlsig_ID[3] & PC_ID[1]) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_ID[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_EX_w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_EX_w[1]~0 .extended_lut = "off";
defparam \pcgood_EX_w[1]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \pcgood_EX_w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \PC_FE[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_EX_w[1]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mispred_EX_w~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[1] .is_wysiwyg = "true";
defparam \PC_FE[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \PC_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[1] .is_wysiwyg = "true";
defparam \PC_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \aluout_EX_r[1]~122 (
// Equation(s):
// \aluout_EX_r[1]~122_combout  = ( regval1_ID[1] & ( (!\Equal11~0_combout  & (((\Equal12~0_combout  & PC_ID[1])) # (\aluout_EX_r[20]~12_combout ))) ) ) # ( !regval1_ID[1] & ( (!\Equal11~0_combout  & (\Equal12~0_combout  & PC_ID[1])) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~122 .extended_lut = "off";
defparam \aluout_EX_r[1]~122 .lut_mask = 64'h000A000A222A222A;
defparam \aluout_EX_r[1]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N41
dffeas \regval2_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[25] .is_wysiwyg = "true";
defparam \regval2_EX[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[79]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[79]~feeder_combout  = ( regval2_EX[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[79]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !inst_FE[31] & ( !inst_FE[28] & ( (inst_FE[30] & (\inst_FE[29]~DUPLICATE_q  & (!inst_FE[26] & \inst_FE[27]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FE[30]),
	.datab(!\inst_FE[29]~DUPLICATE_q ),
	.datac(!inst_FE[26]),
	.datad(!\inst_FE[27]~DUPLICATE_q ),
	.datae(!inst_FE[31]),
	.dataf(!inst_FE[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0010000000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \ctrlsig_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[1] .is_wysiwyg = "true";
defparam \ctrlsig_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N16
dffeas \ctrlsig_EX[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_EX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ctrlsig_EX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N30
cyclonev_lcell_comb \aluout_EX[15]~feeder (
// Equation(s):
// \aluout_EX[15]~feeder_combout  = ( \aluout_EX_r[15]~150_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[15]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[15]~feeder .extended_lut = "off";
defparam \aluout_EX[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N32
dffeas \aluout_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15] .is_wysiwyg = "true";
defparam \aluout_EX[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N39
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( !aluout_EX[15] & ( \ctrlsig_EX[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctrlsig_EX[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \regval2_ID[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \regval1_ID[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[2]~29 (
// Equation(s):
// \aluout_EX_r[2]~29_combout  = ( \regval2_ID[2]~DUPLICATE_q  & ( \regval1_ID[2]~DUPLICATE_q  & ( (op2_ID[2] & ((!\op2_ID[1]~DUPLICATE_q  & ((!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( 
// \regval1_ID[2]~DUPLICATE_q  & ( (op2_ID[2] & ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] $ (!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( \regval2_ID[2]~DUPLICATE_q  & ( !\regval1_ID[2]~DUPLICATE_q  & ( (op2_ID[2] & 
// ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] $ (!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( !\regval1_ID[2]~DUPLICATE_q  & ( (op2_ID[3] & (op2_ID[2] & ((!\op2_ID[1]~DUPLICATE_q ) # 
// (!op2_ID[0])))) ) ) )

	.dataa(!\op2_ID[1]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[2]),
	.datae(!\regval2_ID[2]~DUPLICATE_q ),
	.dataf(!\regval1_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~29 .extended_lut = "off";
defparam \aluout_EX_r[2]~29 .lut_mask = 64'h000E0068006800A4;
defparam \aluout_EX_r[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N57
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( !op2_ID[0] & ( !op2_ID[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'hFF00FF0000000000;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N24
cyclonev_lcell_comb \regval2_EX[0]~feeder (
// Equation(s):
// \regval2_EX[0]~feeder_combout  = ( \regval2_ID[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[0]~feeder .extended_lut = "off";
defparam \regval2_EX[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N26
dffeas \regval2_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[0] .is_wysiwyg = "true";
defparam \regval2_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[20]~15 (
// Equation(s):
// \aluout_EX_r[20]~15_combout  = ( \Equal11~0_combout  & ( (\op2_ID[5]~DUPLICATE_q  & !\op2_ID[4]~DUPLICATE_q ) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\op2_ID[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~15 .extended_lut = "off";
defparam \aluout_EX_r[20]~15 .lut_mask = 64'h0000000050505050;
defparam \aluout_EX_r[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N32
dffeas \PC_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[4] .is_wysiwyg = "true";
defparam \PC_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[4]~16 (
// Equation(s):
// \aluout_EX_r[4]~16_combout  = ( !\Equal11~0_combout  & ( (!\regval1_ID[4]~DUPLICATE_q  & (((\Equal12~0_combout  & PC_ID[4])))) # (\regval1_ID[4]~DUPLICATE_q  & (((\Equal12~0_combout  & PC_ID[4])) # (\aluout_EX_r[20]~12_combout ))) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[4]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~16 .extended_lut = "off";
defparam \aluout_EX_r[4]~16 .lut_mask = 64'h111F111F00000000;
defparam \aluout_EX_r[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N23
dffeas \regval2_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[4] .is_wysiwyg = "true";
defparam \regval2_EX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N37
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !\inst_FE[29]~DUPLICATE_q  & ( !inst_FE[26] & ( (inst_FE[30] & (!inst_FE[28] & (!inst_FE[31] & \inst_FE[27]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FE[30]),
	.datab(!inst_FE[28]),
	.datac(!inst_FE[31]),
	.datad(!\inst_FE[27]~DUPLICATE_q ),
	.datae(!\inst_FE[29]~DUPLICATE_q ),
	.dataf(!inst_FE[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0040000000000000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \ctrlsig_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal4~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[2] .is_wysiwyg = "true";
defparam \ctrlsig_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N23
dffeas \ctrlsig_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[2] .is_wysiwyg = "true";
defparam \ctrlsig_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N14
dffeas \regval_MEM[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[5]~33_combout ),
	.asdata(aluout_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5] .is_wysiwyg = "true";
defparam \regval_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N49
dffeas \regs[4][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N57
cyclonev_lcell_comb \regs[8][5]~feeder (
// Equation(s):
// \regs[8][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][5]~feeder .extended_lut = "off";
defparam \regs[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N58
dffeas \regs[8][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N13
dffeas \regs[0][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N36
cyclonev_lcell_comb \regs[12][5]~feeder (
// Equation(s):
// \regs[12][5]~feeder_combout  = ( \regval_MEM[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][5]~feeder .extended_lut = "off";
defparam \regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N37
dffeas \regs[12][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N18
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[0][5]~q  & ( \regs[12][5]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # (\regs[8][5]~q )))) # (inst_FE[6] & (((inst_FE[7])) # (\regs[4][5]~q ))) ) ) ) # ( !\regs[0][5]~q  & ( \regs[12][5]~q  & ( (!inst_FE[6] & (((inst_FE[7] & 
// \regs[8][5]~q )))) # (inst_FE[6] & (((inst_FE[7])) # (\regs[4][5]~q ))) ) ) ) # ( \regs[0][5]~q  & ( !\regs[12][5]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # (\regs[8][5]~q )))) # (inst_FE[6] & (\regs[4][5]~q  & (!inst_FE[7]))) ) ) ) # ( !\regs[0][5]~q  & ( 
// !\regs[12][5]~q  & ( (!inst_FE[6] & (((inst_FE[7] & \regs[8][5]~q )))) # (inst_FE[6] & (\regs[4][5]~q  & (!inst_FE[7]))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[4][5]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[0][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N3
cyclonev_lcell_comb \regs[3][5]~feeder (
// Equation(s):
// \regs[3][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][5]~feeder .extended_lut = "off";
defparam \regs[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N4
dffeas \regs[3][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N57
cyclonev_lcell_comb \regs[7][5]~feeder (
// Equation(s):
// \regs[7][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][5]~feeder .extended_lut = "off";
defparam \regs[7][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N58
dffeas \regs[7][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N43
dffeas \regs[15][5]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \regs[11][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N48
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[15][5]~DUPLICATE_q  & ( \regs[11][5]~q  & ( ((!inst_FE[6] & (\regs[3][5]~q )) # (inst_FE[6] & ((\regs[7][5]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[15][5]~DUPLICATE_q  & ( \regs[11][5]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # 
// (\regs[3][5]~q ))) # (inst_FE[6] & (((\regs[7][5]~q  & !inst_FE[7])))) ) ) ) # ( \regs[15][5]~DUPLICATE_q  & ( !\regs[11][5]~q  & ( (!inst_FE[6] & (\regs[3][5]~q  & ((!inst_FE[7])))) # (inst_FE[6] & (((inst_FE[7]) # (\regs[7][5]~q )))) ) ) ) # ( 
// !\regs[15][5]~DUPLICATE_q  & ( !\regs[11][5]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[3][5]~q )) # (inst_FE[6] & ((\regs[7][5]~q ))))) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[7][5]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[15][5]~DUPLICATE_q ),
	.dataf(!\regs[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N52
dffeas \regs[2][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N19
dffeas \regs[14][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N35
dffeas \regs[6][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N27
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( inst_FE[7] & ( \regs[6][5]~q  & ( (!inst_FE[6] & (\regs[10][5]~q )) # (inst_FE[6] & ((\regs[14][5]~q ))) ) ) ) # ( !inst_FE[7] & ( \regs[6][5]~q  & ( (inst_FE[6]) # (\regs[2][5]~q ) ) ) ) # ( inst_FE[7] & ( !\regs[6][5]~q  & ( 
// (!inst_FE[6] & (\regs[10][5]~q )) # (inst_FE[6] & ((\regs[14][5]~q ))) ) ) ) # ( !inst_FE[7] & ( !\regs[6][5]~q  & ( (\regs[2][5]~q  & !inst_FE[6]) ) ) )

	.dataa(!\regs[10][5]~q ),
	.datab(!\regs[2][5]~q ),
	.datac(!\regs[14][5]~q ),
	.datad(!inst_FE[6]),
	.datae(!inst_FE[7]),
	.dataf(!\regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h3300550F33FF550F;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N19
dffeas \regs[5][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \regs[9][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N19
dffeas \regs[1][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N13
dffeas \regs[13][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N18
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[1][5]~q  & ( \regs[13][5]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[5][5]~q ))) # (inst_FE[7] & (((\regs[9][5]~q ) # (inst_FE[6])))) ) ) ) # ( !\regs[1][5]~q  & ( \regs[13][5]~q  & ( (!inst_FE[7] & (\regs[5][5]~q  & 
// (inst_FE[6]))) # (inst_FE[7] & (((\regs[9][5]~q ) # (inst_FE[6])))) ) ) ) # ( \regs[1][5]~q  & ( !\regs[13][5]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[5][5]~q ))) # (inst_FE[7] & (((!inst_FE[6] & \regs[9][5]~q )))) ) ) ) # ( !\regs[1][5]~q  & ( 
// !\regs[13][5]~q  & ( (!inst_FE[7] & (\regs[5][5]~q  & (inst_FE[6]))) # (inst_FE[7] & (((!inst_FE[6] & \regs[9][5]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[5][5]~q ),
	.datac(!inst_FE[6]),
	.datad(!\regs[9][5]~q ),
	.datae(!\regs[1][5]~q ),
	.dataf(!\regs[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N12
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~2_combout  & ( \Mux26~1_combout  & ( (!inst_FE[5] & (((inst_FE[4])) # (\Mux26~0_combout ))) # (inst_FE[5] & (((!inst_FE[4]) # (\Mux26~3_combout )))) ) ) ) # ( !\Mux26~2_combout  & ( \Mux26~1_combout  & ( (!inst_FE[5] & 
// (((inst_FE[4])) # (\Mux26~0_combout ))) # (inst_FE[5] & (((\Mux26~3_combout  & inst_FE[4])))) ) ) ) # ( \Mux26~2_combout  & ( !\Mux26~1_combout  & ( (!inst_FE[5] & (\Mux26~0_combout  & ((!inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4]) # (\Mux26~3_combout 
// )))) ) ) ) # ( !\Mux26~2_combout  & ( !\Mux26~1_combout  & ( (!inst_FE[5] & (\Mux26~0_combout  & ((!inst_FE[4])))) # (inst_FE[5] & (((\Mux26~3_combout  & inst_FE[4])))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\Mux26~0_combout ),
	.datac(!\Mux26~3_combout ),
	.datad(!inst_FE[4]),
	.datae(!\Mux26~2_combout ),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N14
dffeas \regval1_ID[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N29
dffeas \regval2_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[3] .is_wysiwyg = "true";
defparam \regval2_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N37
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N59
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[14]~21 (
// Equation(s):
// \aluout_EX_r[14]~21_combout  = ( !\op2_ID[1]~DUPLICATE_q  & ( (!op2_ID[3] & (!op2_ID[2] & !op2_ID[0])) ) )

	.dataa(gnd),
	.datab(!op2_ID[3]),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\op2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~21 .extended_lut = "off";
defparam \aluout_EX_r[14]~21 .lut_mask = 64'hC000C00000000000;
defparam \aluout_EX_r[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N15
cyclonev_lcell_comb \aluout_EX_r[6]~19 (
// Equation(s):
// \aluout_EX_r[6]~19_combout  = ( !\op2_ID[1]~DUPLICATE_q  & ( (!op2_ID[2] & (op2_ID[3] & !op2_ID[0])) ) )

	.dataa(!op2_ID[2]),
	.datab(gnd),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\op2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~19 .extended_lut = "off";
defparam \aluout_EX_r[6]~19 .lut_mask = 64'h0A000A0000000000;
defparam \aluout_EX_r[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N17
dffeas \ctrlsig_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1] .is_wysiwyg = "true";
defparam \ctrlsig_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N31
dffeas \aluout_EX[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N45
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \aluout_EX[15]~DUPLICATE_q  & ( ctrlsig_EX[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ctrlsig_EX[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N26
dffeas \regs[10][6]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \regs[11][6]~feeder (
// Equation(s):
// \regs[11][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][6]~feeder .extended_lut = "off";
defparam \regs[11][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \regs[11][6]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N23
dffeas \regs[9][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N1
dffeas \regs[8][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[9][6]~q  & ( \regs[8][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[10][6]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[11][6]~DUPLICATE_q )))) ) ) ) # ( !\regs[9][6]~q  & ( \regs[8][6]~q  
// & ( (!\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[10][6]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[11][6]~DUPLICATE_q ))))) ) ) ) # ( \regs[9][6]~q  & ( 
// !\regs[8][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[10][6]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[11][6]~DUPLICATE_q ))))) ) ) ) # ( !\regs[9][6]~q  
// & ( !\regs[8][6]~q  & ( (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[10][6]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[11][6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[10][6]~DUPLICATE_q ),
	.datad(!\regs[11][6]~DUPLICATE_q ),
	.datae(!\regs[9][6]~q ),
	.dataf(!\regs[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N53
dffeas \regs[0][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \regs[3][6]~feeder (
// Equation(s):
// \regs[3][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][6]~feeder .extended_lut = "off";
defparam \regs[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N22
dffeas \regs[3][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N59
dffeas \regs[1][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \regs[2][6]~feeder (
// Equation(s):
// \regs[2][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][6]~feeder .extended_lut = "off";
defparam \regs[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N19
dffeas \regs[2][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[1][6]~q  & ( \regs[2][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[0][6]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\regs[3][6]~q )))) ) ) ) # ( !\regs[1][6]~q  & ( 
// \regs[2][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[0][6]~q  & ((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\regs[3][6]~q )))) ) ) ) # ( \regs[1][6]~q  & ( !\regs[2][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q  
// & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[0][6]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[3][6]~q  & \inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][6]~q  & ( !\regs[2][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[0][6]~q  & ((!\inst_FE[0]~DUPLICATE_q 
// )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[3][6]~q  & \inst_FE[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[0][6]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[3][6]~q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[1][6]~q ),
	.dataf(!\regs[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h440344CF770377CF;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N57
cyclonev_lcell_comb \regs[6][6]~feeder (
// Equation(s):
// \regs[6][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][6]~feeder .extended_lut = "off";
defparam \regs[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N58
dffeas \regs[6][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N57
cyclonev_lcell_comb \regs[7][6]~feeder (
// Equation(s):
// \regs[7][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][6]~feeder .extended_lut = "off";
defparam \regs[7][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N58
dffeas \regs[7][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \regs[5][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N44
dffeas \regs[4][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[5][6]~q  & ( \regs[4][6]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][6]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][6]~q )))) ) ) ) # ( !\regs[5][6]~q  & ( \regs[4][6]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][6]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][6]~q ))))) ) ) ) # ( \regs[5][6]~q  & ( !\regs[4][6]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][6]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][6]~q ))))) ) ) ) # ( !\regs[5][6]~q  & ( !\regs[4][6]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][6]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][6]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[6][6]~q ),
	.datad(!\regs[7][6]~q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\regs[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \regs[14][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N11
dffeas \regs[13][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \regs[12][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N50
dffeas \regs[15][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N51
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[12][6]~q  & ( \regs[15][6]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[14][6]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q ) # (\regs[13][6]~q )))) ) ) ) # ( !\regs[12][6]~q  & 
// ( \regs[15][6]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[14][6]~q  & ((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q ) # (\regs[13][6]~q )))) ) ) ) # ( \regs[12][6]~q  & ( !\regs[15][6]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[14][6]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[13][6]~q  & !\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[12][6]~q  & ( !\regs[15][6]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (\regs[14][6]~q  & ((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[13][6]~q  & !\inst_FE[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\regs[14][6]~q ),
	.datac(!\regs[13][6]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[12][6]~q ),
	.dataf(!\regs[15][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~1_combout  & ( \Mux57~3_combout  & ( ((!inst_FE[3] & ((\Mux57~0_combout ))) # (inst_FE[3] & (\Mux57~2_combout ))) # (inst_FE[2]) ) ) ) # ( !\Mux57~1_combout  & ( \Mux57~3_combout  & ( (!inst_FE[3] & (!inst_FE[2] & 
// ((\Mux57~0_combout )))) # (inst_FE[3] & (((\Mux57~2_combout )) # (inst_FE[2]))) ) ) ) # ( \Mux57~1_combout  & ( !\Mux57~3_combout  & ( (!inst_FE[3] & (((\Mux57~0_combout )) # (inst_FE[2]))) # (inst_FE[3] & (!inst_FE[2] & (\Mux57~2_combout ))) ) ) ) # ( 
// !\Mux57~1_combout  & ( !\Mux57~3_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\Mux57~0_combout ))) # (inst_FE[3] & (\Mux57~2_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\Mux57~2_combout ),
	.datad(!\Mux57~0_combout ),
	.datae(!\Mux57~1_combout ),
	.dataf(!\Mux57~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N8
dffeas \regval2_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux57~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[6] .is_wysiwyg = "true";
defparam \regval2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \regval2_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[6] .is_wysiwyg = "true";
defparam \regval2_EX[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \aluout_EX_r[7]~13 (
// Equation(s):
// \aluout_EX_r[7]~13_combout  = ( \Equal12~0_combout  & ( (!\Equal11~0_combout  & (((\regval1_ID[7]~DUPLICATE_q  & \aluout_EX_r[20]~12_combout )) # (PC_ID[7]))) ) ) # ( !\Equal12~0_combout  & ( (\regval1_ID[7]~DUPLICATE_q  & (\aluout_EX_r[20]~12_combout  & 
// !\Equal11~0_combout )) ) )

	.dataa(!\regval1_ID[7]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!PC_ID[7]),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~13 .extended_lut = "off";
defparam \aluout_EX_r[7]~13 .lut_mask = 64'h1010101010F010F0;
defparam \aluout_EX_r[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N13
dffeas \regval1_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7] .is_wysiwyg = "true";
defparam \regval1_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N19
dffeas \regval2_ID[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \regs[1][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N45
cyclonev_lcell_comb \regs[13][0]~feeder (
// Equation(s):
// \regs[13][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][0]~feeder .extended_lut = "off";
defparam \regs[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \regs[13][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \regs[9][0]~feeder (
// Equation(s):
// \regs[9][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][0]~feeder .extended_lut = "off";
defparam \regs[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N40
dffeas \regs[9][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[13][0]~q  & ( \regs[9][0]~q  & ( ((!inst_FE[6] & (\regs[1][0]~q )) # (inst_FE[6] & ((\regs[5][0]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[13][0]~q  & ( \regs[9][0]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][0]~q )) # 
// (inst_FE[6] & ((\regs[5][0]~q ))))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( \regs[13][0]~q  & ( !\regs[9][0]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][0]~q )) # (inst_FE[6] & ((\regs[5][0]~q ))))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # ( 
// !\regs[13][0]~q  & ( !\regs[9][0]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][0]~q )) # (inst_FE[6] & ((\regs[5][0]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[1][0]~q ),
	.datac(!\regs[5][0]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[13][0]~q ),
	.dataf(!\regs[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h220A225F770A775F;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \regs[10][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \regs[2][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N28
dffeas \regs[6][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \regs[14][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[6][0]~q  & ( \regs[14][0]~q  & ( ((!inst_FE[7] & ((\regs[2][0]~q ))) # (inst_FE[7] & (\regs[10][0]~q ))) # (inst_FE[6]) ) ) ) # ( !\regs[6][0]~q  & ( \regs[14][0]~q  & ( (!inst_FE[7] & (((\regs[2][0]~q  & !inst_FE[6])))) # 
// (inst_FE[7] & (((inst_FE[6])) # (\regs[10][0]~q ))) ) ) ) # ( \regs[6][0]~q  & ( !\regs[14][0]~q  & ( (!inst_FE[7] & (((inst_FE[6]) # (\regs[2][0]~q )))) # (inst_FE[7] & (\regs[10][0]~q  & ((!inst_FE[6])))) ) ) ) # ( !\regs[6][0]~q  & ( !\regs[14][0]~q  & 
// ( (!inst_FE[6] & ((!inst_FE[7] & ((\regs[2][0]~q ))) # (inst_FE[7] & (\regs[10][0]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[10][0]~q ),
	.datac(!\regs[2][0]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[6][0]~q ),
	.dataf(!\regs[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \regs[7][0]~feeder (
// Equation(s):
// \regs[7][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][0]~feeder .extended_lut = "off";
defparam \regs[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \regs[7][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \regs[15][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N10
dffeas \regs[3][0]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N18
cyclonev_lcell_comb \regs[11][0]~feeder (
// Equation(s):
// \regs[11][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][0]~feeder .extended_lut = "off";
defparam \regs[11][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N19
dffeas \regs[11][0]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N39
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[3][0]~DUPLICATE_q  & ( \regs[11][0]~DUPLICATE_q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[7][0]~q )) # (inst_FE[7] & ((\regs[15][0]~q )))) ) ) ) # ( !\regs[3][0]~DUPLICATE_q  & ( \regs[11][0]~DUPLICATE_q  & ( (!inst_FE[7] & 
// (\regs[7][0]~q  & (inst_FE[6]))) # (inst_FE[7] & (((!inst_FE[6]) # (\regs[15][0]~q )))) ) ) ) # ( \regs[3][0]~DUPLICATE_q  & ( !\regs[11][0]~DUPLICATE_q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[7][0]~q ))) # (inst_FE[7] & (((inst_FE[6] & 
// \regs[15][0]~q )))) ) ) ) # ( !\regs[3][0]~DUPLICATE_q  & ( !\regs[11][0]~DUPLICATE_q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[7][0]~q )) # (inst_FE[7] & ((\regs[15][0]~q ))))) ) ) )

	.dataa(!\regs[7][0]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[15][0]~q ),
	.datae(!\regs[3][0]~DUPLICATE_q ),
	.dataf(!\regs[11][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \regs[0][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N49
dffeas \regs[4][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \regs[8][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N12
cyclonev_lcell_comb \regs[12][0]~feeder (
// Equation(s):
// \regs[12][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][0]~feeder .extended_lut = "off";
defparam \regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N13
dffeas \regs[12][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[8][0]~q  & ( \regs[12][0]~q  & ( ((!inst_FE[6] & (\regs[0][0]~q )) # (inst_FE[6] & ((\regs[4][0]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[8][0]~q  & ( \regs[12][0]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][0]~q )) # 
// (inst_FE[6] & ((\regs[4][0]~q ))))) # (inst_FE[7] & (inst_FE[6])) ) ) ) # ( \regs[8][0]~q  & ( !\regs[12][0]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][0]~q )) # (inst_FE[6] & ((\regs[4][0]~q ))))) # (inst_FE[7] & (!inst_FE[6])) ) ) ) # ( 
// !\regs[8][0]~q  & ( !\regs[12][0]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][0]~q )) # (inst_FE[6] & ((\regs[4][0]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\regs[0][0]~q ),
	.datad(!\regs[4][0]~q ),
	.datae(!\regs[8][0]~q ),
	.dataf(!\regs[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \Mux31~3_combout  & ( \Mux31~0_combout  & ( (!inst_FE[4] & ((!inst_FE[5]) # ((\Mux31~2_combout )))) # (inst_FE[4] & (((\Mux31~1_combout )) # (inst_FE[5]))) ) ) ) # ( !\Mux31~3_combout  & ( \Mux31~0_combout  & ( (!inst_FE[4] & 
// ((!inst_FE[5]) # ((\Mux31~2_combout )))) # (inst_FE[4] & (!inst_FE[5] & (\Mux31~1_combout ))) ) ) ) # ( \Mux31~3_combout  & ( !\Mux31~0_combout  & ( (!inst_FE[4] & (inst_FE[5] & ((\Mux31~2_combout )))) # (inst_FE[4] & (((\Mux31~1_combout )) # 
// (inst_FE[5]))) ) ) ) # ( !\Mux31~3_combout  & ( !\Mux31~0_combout  & ( (!inst_FE[4] & (inst_FE[5] & ((\Mux31~2_combout )))) # (inst_FE[4] & (!inst_FE[5] & (\Mux31~1_combout ))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!inst_FE[5]),
	.datac(!\Mux31~1_combout ),
	.datad(!\Mux31~2_combout ),
	.datae(!\Mux31~3_combout ),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N37
dffeas \regval1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0] .is_wysiwyg = "true";
defparam \regval1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~94  = CARRY(( !\regval2_ID[0]~DUPLICATE_q  $ (!regval1_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~95  = SHARE((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !\regval2_ID[1]~DUPLICATE_q  $ (\regval1_ID[1]~DUPLICATE_q ) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( !\regval2_ID[1]~DUPLICATE_q  $ (\regval1_ID[1]~DUPLICATE_q ) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~91  = SHARE((!\regval2_ID[1]~DUPLICATE_q  & \regval1_ID[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[1]~DUPLICATE_q ),
	.datad(!\regval1_ID[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout(\Add2~91 ));
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\regval2_ID[2]~DUPLICATE_q  $ (\regval1_ID[2]~DUPLICATE_q ) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~14  = CARRY(( !\regval2_ID[2]~DUPLICATE_q  $ (\regval1_ID[2]~DUPLICATE_q ) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~15  = SHARE((!\regval2_ID[2]~DUPLICATE_q  & \regval1_ID[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[2]~DUPLICATE_q ),
	.datad(!\regval1_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(\Add2~91 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\regval2_ID[3]~DUPLICATE_q  $ (regval1_ID[3]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !\regval2_ID[3]~DUPLICATE_q  $ (regval1_ID[3]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~11  = SHARE((!\regval2_ID[3]~DUPLICATE_q  & regval1_ID[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !regval2_ID[4] $ (\regval1_ID[4]~DUPLICATE_q ) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( !regval2_ID[4] $ (\regval1_ID[4]~DUPLICATE_q ) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~7  = SHARE((!regval2_ID[4] & \regval1_ID[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[4]),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !\regval1_ID[5]~DUPLICATE_q  $ (\regval2_ID[5]~DUPLICATE_q ) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~38  = CARRY(( !\regval1_ID[5]~DUPLICATE_q  $ (\regval2_ID[5]~DUPLICATE_q ) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~39  = SHARE((\regval1_ID[5]~DUPLICATE_q  & !\regval2_ID[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[5]~DUPLICATE_q ),
	.datad(!\regval2_ID[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !regval1_ID[6] $ (regval2_ID[6]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( !regval1_ID[6] $ (regval2_ID[6]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~35  = SHARE((regval1_ID[6] & !regval2_ID[6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[6]),
	.datad(!regval2_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !regval1_ID[7] $ (\regval2_ID[7]~DUPLICATE_q ) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~2  = CARRY(( !regval1_ID[7] $ (\regval2_ID[7]~DUPLICATE_q ) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~3  = SHARE((regval1_ID[7] & !\regval2_ID[7]~DUPLICATE_q ))

	.dataa(!regval1_ID[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval2_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000055000000AA55;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[11]~10 (
// Equation(s):
// \aluout_EX_r[11]~10_combout  = ( !\op2_ID[1]~DUPLICATE_q  & ( !\op2_ID[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_ID[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\op2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~10 .extended_lut = "off";
defparam \aluout_EX_r[11]~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \aluout_EX_r[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \regval2_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7] .is_wysiwyg = "true";
defparam \regval2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N13
dffeas \regval1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5] .is_wysiwyg = "true";
defparam \regval1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N43
dffeas \regval2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5] .is_wysiwyg = "true";
defparam \regval2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N41
dffeas \regval1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4] .is_wysiwyg = "true";
defparam \regval1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( regval2_ID[2] ) + ( regval1_ID[2] ) + ( \Add1~90  ))
// \Add1~14  = CARRY(( regval2_ID[2] ) + ( regval1_ID[2] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N9
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( regval1_ID[3] ) + ( \regval2_ID[3]~DUPLICATE_q  ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( regval1_ID[3] ) + ( \regval2_ID[3]~DUPLICATE_q  ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!regval1_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( regval2_ID[4] ) + ( regval1_ID[4] ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( regval2_ID[4] ) + ( regval1_ID[4] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N15
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( regval2_ID[5] ) + ( regval1_ID[5] ) + ( \Add1~6  ))
// \Add1~38  = CARRY(( regval2_ID[5] ) + ( regval1_ID[5] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[5]),
	.datad(!regval2_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( regval2_ID[6] ) + ( regval1_ID[6] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( regval2_ID[6] ) + ( regval1_ID[6] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[6]),
	.datad(!regval2_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N21
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( regval1_ID[7] ) + ( regval2_ID[7] ) + ( \Add1~34  ))
// \Add1~2  = CARRY(( regval1_ID[7] ) + ( regval2_ID[7] ) + ( \Add1~34  ))

	.dataa(!regval2_ID[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[7]~197 (
// Equation(s):
// \aluout_EX_r[7]~197_combout  = ( \Add1~1_sumout  & ( (\aluout_EX_r[11]~10_combout  & \Selector16~0_combout ) ) ) # ( !\Add1~1_sumout  & ( (\aluout_EX_r[11]~10_combout  & (\Selector16~0_combout  & op2_ID[3])) ) )

	.dataa(!\aluout_EX_r[11]~10_combout ),
	.datab(gnd),
	.datac(!\Selector16~0_combout ),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~197 .extended_lut = "off";
defparam \aluout_EX_r[7]~197 .lut_mask = 64'h0005000505050505;
defparam \aluout_EX_r[7]~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N53
dffeas \op2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1] .is_wysiwyg = "true";
defparam \op2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[9]~7 (
// Equation(s):
// \aluout_EX_r[9]~7_combout  = ( \aluout_EX_r[31]~6_combout  & ( (!op2_ID[3] & (!op2_ID[2] & !op2_ID[1])) ) )

	.dataa(!op2_ID[3]),
	.datab(gnd),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~7 .extended_lut = "off";
defparam \aluout_EX_r[9]~7 .lut_mask = 64'h00000000A000A000;
defparam \aluout_EX_r[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \aluout_EX_r[22]~8 (
// Equation(s):
// \aluout_EX_r[22]~8_combout  = ( !\op2_ID[4]~DUPLICATE_q  & ( op2_ID[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!\op2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~8 .extended_lut = "off";
defparam \aluout_EX_r[22]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \aluout_EX_r[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[7]~9 (
// Equation(s):
// \aluout_EX_r[7]~9_combout  = ( \regval2_ID[7]~DUPLICATE_q  & ( regval1_ID[7] & ( (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & ((!op2_ID[1]))) # (op2_ID[3] & (!op2_ID[0] & op2_ID[1])))) ) ) ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( regval1_ID[7] & ( 
// (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & (!op2_ID[0] $ (!op2_ID[1]))) # (op2_ID[3] & (!op2_ID[0] & !op2_ID[1])))) ) ) ) # ( \regval2_ID[7]~DUPLICATE_q  & ( !regval1_ID[7] & ( (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & (!op2_ID[0] $ (!op2_ID[1]))) 
// # (op2_ID[3] & (!op2_ID[0] & !op2_ID[1])))) ) ) ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( !regval1_ID[7] & ( (op2_ID[3] & (\aluout_EX_r[22]~8_combout  & ((!op2_ID[0]) # (!op2_ID[1])))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX_r[22]~8_combout ),
	.datad(!op2_ID[1]),
	.datae(!\regval2_ID[7]~DUPLICATE_q ),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~9 .extended_lut = "off";
defparam \aluout_EX_r[7]~9 .lut_mask = 64'h0504060806080A04;
defparam \aluout_EX_r[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N23
dffeas \regs[4][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N43
dffeas \regs[0][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \regs[12][9]~feeder (
// Equation(s):
// \regs[12][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][9]~feeder .extended_lut = "off";
defparam \regs[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N1
dffeas \regs[12][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N57
cyclonev_lcell_comb \regs[8][9]~feeder (
// Equation(s):
// \regs[8][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][9]~feeder .extended_lut = "off";
defparam \regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N59
dffeas \regs[8][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N3
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[12][9]~q  & ( \regs[8][9]~q  & ( ((!inst_FE[2] & ((\regs[0][9]~q ))) # (inst_FE[2] & (\regs[4][9]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[12][9]~q  & ( \regs[8][9]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][9]~q ))) # 
// (inst_FE[2] & (\regs[4][9]~q )))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( \regs[12][9]~q  & ( !\regs[8][9]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][9]~q ))) # (inst_FE[2] & (\regs[4][9]~q )))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( 
// !\regs[12][9]~q  & ( !\regs[8][9]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][9]~q ))) # (inst_FE[2] & (\regs[4][9]~q )))) ) ) )

	.dataa(!\regs[4][9]~q ),
	.datab(!\regs[0][9]~q ),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[2]),
	.datae(!\regs[12][9]~q ),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N49
dffeas \regs[7][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N20
dffeas \regs[15][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N49
dffeas \regs[11][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N36
cyclonev_lcell_comb \regs[3][9]~feeder (
// Equation(s):
// \regs[3][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][9]~feeder .extended_lut = "off";
defparam \regs[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N37
dffeas \regs[3][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N21
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[11][9]~q  & ( \regs[3][9]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[7][9]~q )) # (inst_FE[3] & ((\regs[15][9]~q )))) ) ) ) # ( !\regs[11][9]~q  & ( \regs[3][9]~q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & 
// ((!inst_FE[3] & (\regs[7][9]~q )) # (inst_FE[3] & ((\regs[15][9]~q ))))) ) ) ) # ( \regs[11][9]~q  & ( !\regs[3][9]~q  & ( (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & (\regs[7][9]~q )) # (inst_FE[3] & ((\regs[15][9]~q ))))) ) ) ) # ( 
// !\regs[11][9]~q  & ( !\regs[3][9]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[7][9]~q )) # (inst_FE[3] & ((\regs[15][9]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[7][9]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[15][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\regs[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N55
dffeas \regs[6][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N41
dffeas \regs[10][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N39
cyclonev_lcell_comb \regs[2][9]~feeder (
// Equation(s):
// \regs[2][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][9]~feeder .extended_lut = "off";
defparam \regs[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N40
dffeas \regs[2][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N30
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[14][9]~q  & ( \regs[2][9]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # (\regs[6][9]~q ))) # (inst_FE[3] & (((\regs[10][9]~q ) # (inst_FE[2])))) ) ) ) # ( !\regs[14][9]~q  & ( \regs[2][9]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # 
// (\regs[6][9]~q ))) # (inst_FE[3] & (((!inst_FE[2] & \regs[10][9]~q )))) ) ) ) # ( \regs[14][9]~q  & ( !\regs[2][9]~q  & ( (!inst_FE[3] & (\regs[6][9]~q  & (inst_FE[2]))) # (inst_FE[3] & (((\regs[10][9]~q ) # (inst_FE[2])))) ) ) ) # ( !\regs[14][9]~q  & ( 
// !\regs[2][9]~q  & ( (!inst_FE[3] & (\regs[6][9]~q  & (inst_FE[2]))) # (inst_FE[3] & (((!inst_FE[2] & \regs[10][9]~q )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[6][9]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[10][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\regs[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N51
cyclonev_lcell_comb \regs[1][9]~feeder (
// Equation(s):
// \regs[1][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][9]~feeder .extended_lut = "off";
defparam \regs[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N53
dffeas \regs[1][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N18
cyclonev_lcell_comb \regs[5][9]~feeder (
// Equation(s):
// \regs[5][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][9]~feeder .extended_lut = "off";
defparam \regs[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N20
dffeas \regs[5][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N55
dffeas \regs[13][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N4
dffeas \regs[9][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N57
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \regs[13][9]~q  & ( \regs[9][9]~q  & ( ((!inst_FE[2] & (\regs[1][9]~q )) # (inst_FE[2] & ((\regs[5][9]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[13][9]~q  & ( \regs[9][9]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # (\regs[1][9]~q ))) # 
// (inst_FE[2] & (((!inst_FE[3] & \regs[5][9]~q )))) ) ) ) # ( \regs[13][9]~q  & ( !\regs[9][9]~q  & ( (!inst_FE[2] & (\regs[1][9]~q  & (!inst_FE[3]))) # (inst_FE[2] & (((\regs[5][9]~q ) # (inst_FE[3])))) ) ) ) # ( !\regs[13][9]~q  & ( !\regs[9][9]~q  & ( 
// (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][9]~q )) # (inst_FE[2] & ((\regs[5][9]~q ))))) ) ) )

	.dataa(!\regs[1][9]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[5][9]~q ),
	.datae(!\regs[13][9]~q ),
	.dataf(!\regs[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N42
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~2_combout  & ( \Mux54~1_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\Mux54~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\Mux54~3_combout )))) ) ) ) # ( 
// !\Mux54~2_combout  & ( \Mux54~1_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\Mux54~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \Mux54~3_combout )))) ) ) ) # ( \Mux54~2_combout  & ( 
// !\Mux54~1_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (\Mux54~0_combout  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\Mux54~3_combout )))) ) ) ) # ( !\Mux54~2_combout  & ( !\Mux54~1_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\Mux54~0_combout  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \Mux54~3_combout )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\Mux54~0_combout ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux54~3_combout ),
	.datae(!\Mux54~2_combout ),
	.dataf(!\Mux54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \regval2_ID[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux54~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N41
dffeas \regval2_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[9]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[9] .is_wysiwyg = "true";
defparam \regval2_EX[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \PC_FE[8]~_wirecell (
// Equation(s):
// \PC_FE[8]~_wirecell_combout  = !PC_FE[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~_wirecell .extended_lut = "off";
defparam \PC_FE[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \PC_FE[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N58
dffeas \PC_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8] .is_wysiwyg = "true";
defparam \PC_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[8]~46 (
// Equation(s):
// \aluout_EX_r[8]~46_combout  = ( \Equal12~0_combout  & ( (!\Equal11~0_combout  & (((\aluout_EX_r[20]~12_combout  & \regval1_ID[8]~DUPLICATE_q )) # (PC_ID[8]))) ) ) # ( !\Equal12~0_combout  & ( (\aluout_EX_r[20]~12_combout  & (!\Equal11~0_combout  & 
// \regval1_ID[8]~DUPLICATE_q )) ) )

	.dataa(!PC_ID[8]),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!\regval1_ID[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~46 .extended_lut = "off";
defparam \aluout_EX_r[8]~46 .lut_mask = 64'h0030003050705070;
defparam \aluout_EX_r[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N10
dffeas \regval2_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8] .is_wysiwyg = "true";
defparam \regval2_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y12_N59
dffeas \regval2_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[8] .is_wysiwyg = "true";
defparam \regval2_EX[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[45]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[45]~feeder_combout  = ( regval2_EX[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N16
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N14
dffeas \regval1_ID[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !\regval1_ID[8]~DUPLICATE_q  $ (\regval2_ID[8]~DUPLICATE_q ) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~30  = CARRY(( !\regval1_ID[8]~DUPLICATE_q  $ (\regval2_ID[8]~DUPLICATE_q ) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~31  = SHARE((\regval1_ID[8]~DUPLICATE_q  & !\regval2_ID[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[8]~DUPLICATE_q ),
	.datad(!\regval2_ID[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !\regval1_ID[9]~DUPLICATE_q  $ (\regval2_ID[9]~DUPLICATE_q ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !\regval1_ID[9]~DUPLICATE_q  $ (\regval2_ID[9]~DUPLICATE_q ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~27  = SHARE((\regval1_ID[9]~DUPLICATE_q  & !\regval2_ID[9]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!\regval2_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y9_N43
dffeas \regval2_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux54~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9] .is_wysiwyg = "true";
defparam \regval2_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N24
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \regval1_ID[8]~DUPLICATE_q  ) + ( \regval2_ID[8]~DUPLICATE_q  ) + ( \Add1~2  ))
// \Add1~30  = CARRY(( \regval1_ID[8]~DUPLICATE_q  ) + ( \regval2_ID[8]~DUPLICATE_q  ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[8]~DUPLICATE_q ),
	.datad(!\regval1_ID[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N27
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \regval1_ID[9]~DUPLICATE_q  ) + ( regval2_ID[9] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( \regval1_ID[9]~DUPLICATE_q  ) + ( regval2_ID[9] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[9]),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N53
dffeas \PC_ID[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \aluout_EX_r[9]~43 (
// Equation(s):
// \aluout_EX_r[9]~43_combout  = ( !\Equal11~0_combout  & ( (!\PC_ID[9]~DUPLICATE_q  & (regval1_ID[9] & (\aluout_EX_r[20]~12_combout ))) # (\PC_ID[9]~DUPLICATE_q  & (((regval1_ID[9] & \aluout_EX_r[20]~12_combout )) # (\Equal12~0_combout ))) ) )

	.dataa(!\PC_ID[9]~DUPLICATE_q ),
	.datab(!regval1_ID[9]),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!\Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~43 .extended_lut = "off";
defparam \aluout_EX_r[9]~43 .lut_mask = 64'h0357035700000000;
defparam \aluout_EX_r[9]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[9]~200 (
// Equation(s):
// \aluout_EX_r[9]~200_combout  = ( \aluout_EX_r[9]~43_combout  & ( (!\aluout_EX_r[13]~11_combout ) # ((\aluout_EX_r[11]~10_combout  & \Selector16~0_combout )) ) ) # ( !\aluout_EX_r[9]~43_combout  & ( (\aluout_EX_r[11]~10_combout  & (\Selector16~0_combout  & 
// \aluout_EX_r[13]~11_combout )) ) )

	.dataa(!\aluout_EX_r[11]~10_combout ),
	.datab(!\Selector16~0_combout ),
	.datac(gnd),
	.datad(!\aluout_EX_r[13]~11_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[9]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~200 .extended_lut = "off";
defparam \aluout_EX_r[9]~200 .lut_mask = 64'h00110011FF11FF11;
defparam \aluout_EX_r[9]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[11]~33 (
// Equation(s):
// \aluout_EX_r[11]~33_combout  = ( !\op2_ID[4]~DUPLICATE_q  & ( (op2_ID[2] & (op2_ID[1] & !op2_ID[0])) ) )

	.dataa(gnd),
	.datab(!op2_ID[2]),
	.datac(!op2_ID[1]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\op2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~33 .extended_lut = "off";
defparam \aluout_EX_r[11]~33 .lut_mask = 64'h0300030000000000;
defparam \aluout_EX_r[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[9]~41 (
// Equation(s):
// \aluout_EX_r[9]~41_combout  = ( \aluout_EX_r[11]~33_combout  & ( !regval1_ID[9] $ (!regval2_ID[9] $ (op2_ID[3])) ) )

	.dataa(!regval1_ID[9]),
	.datab(gnd),
	.datac(!regval2_ID[9]),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~41 .extended_lut = "off";
defparam \aluout_EX_r[9]~41 .lut_mask = 64'h000000005AA55AA5;
defparam \aluout_EX_r[9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[9]~42 (
// Equation(s):
// \aluout_EX_r[9]~42_combout  = ( regval2_ID[9] & ( (op2_ID[2] & (!op2_ID[3] $ (((!op2_ID[0] & !regval1_ID[9]))))) ) ) # ( !regval2_ID[9] & ( (op2_ID[2] & (!op2_ID[3] $ (((!op2_ID[0]) # (!regval1_ID[9]))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[3]),
	.datac(!regval1_ID[9]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~42 .extended_lut = "off";
defparam \aluout_EX_r[9]~42 .lut_mask = 64'h00360036006C006C;
defparam \aluout_EX_r[9]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \regval1_ID[1]~DUPLICATE_q  & ( regval1_ID[0] & ( !regval2_ID[1] ) ) ) # ( !\regval1_ID[1]~DUPLICATE_q  & ( regval1_ID[0] & ( (!regval2_ID[1] & \regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( \regval1_ID[1]~DUPLICATE_q  & ( 
// !regval1_ID[0] & ( (!regval2_ID[1] & !\regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[1]~DUPLICATE_q ),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h0000AA0000AAAAAA;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N38
dffeas \regval2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0] .is_wysiwyg = "true";
defparam \regval2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( regval2_ID[0] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[8]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[6]))) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1]) # 
// (\regval1_ID[7]~DUPLICATE_q ) ) ) ) # ( regval2_ID[0] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[8]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[6]))) ) ) ) # ( !regval2_ID[0] & ( !\regval1_ID[9]~DUPLICATE_q  & ( 
// (\regval1_ID[7]~DUPLICATE_q  & regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[7]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[8]~DUPLICATE_q ),
	.datad(!regval1_ID[6]),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N33
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( regval2_ID[0] & ( \regval1_ID[2]~DUPLICATE_q  & ( (\regval1_ID[4]~DUPLICATE_q ) # (regval2_ID[1]) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[2]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[5]~DUPLICATE_q )) # (regval2_ID[1] & 
// ((regval1_ID[3]))) ) ) ) # ( regval2_ID[0] & ( !\regval1_ID[2]~DUPLICATE_q  & ( (!regval2_ID[1] & \regval1_ID[4]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[0] & ( !\regval1_ID[2]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[5]~DUPLICATE_q )) # (regval2_ID[1] 
// & ((regval1_ID[3]))) ) ) )

	.dataa(!\regval1_ID[5]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[3]),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~14_combout  & ( (!\regval2_ID[3]~DUPLICATE_q ) # ((!\regval2_ID[2]~DUPLICATE_q  & \ShiftLeft0~15_combout )) ) ) ) # ( !\ShiftLeft0~13_combout  & ( \ShiftLeft0~14_combout  & ( 
// (!\regval2_ID[2]~DUPLICATE_q  & (\regval2_ID[3]~DUPLICATE_q  & \ShiftLeft0~15_combout )) # (\regval2_ID[2]~DUPLICATE_q  & (!\regval2_ID[3]~DUPLICATE_q )) ) ) ) # ( \ShiftLeft0~13_combout  & ( !\ShiftLeft0~14_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & 
// ((!\regval2_ID[3]~DUPLICATE_q ) # (\ShiftLeft0~15_combout ))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~14_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (\regval2_ID[3]~DUPLICATE_q  & \ShiftLeft0~15_combout )) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h02028A8A4646CECE;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N50
dffeas \regs[14][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \regs[13][14]~feeder (
// Equation(s):
// \regs[13][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][14]~feeder .extended_lut = "off";
defparam \regs[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \regs[13][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N25
dffeas \regs[15][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \regs[12][14]~feeder (
// Equation(s):
// \regs[12][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][14]~feeder .extended_lut = "off";
defparam \regs[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N1
dffeas \regs[12][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \regs[15][14]~q  & ( \regs[12][14]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[14][14]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q ) # (\regs[13][14]~q )))) ) ) ) # ( 
// !\regs[15][14]~q  & ( \regs[12][14]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[14][14]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[13][14]~q  & !\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[15][14]~q  & ( !\regs[12][14]~q 
//  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[14][14]~q  & ((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q ) # (\regs[13][14]~q )))) ) ) ) # ( !\regs[15][14]~q  & ( !\regs[12][14]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (\regs[14][14]~q  & ((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[13][14]~q  & !\inst_FE[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[14][14]~q ),
	.datab(!\regs[13][14]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[15][14]~q ),
	.dataf(!\regs[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N20
dffeas \regs[1][14]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N49
dffeas \regs[0][14]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \regs[3][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N49
dffeas \regs[2][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N21
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \inst_FE[0]~DUPLICATE_q  & ( \regs[2][14]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[1][14]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[3][14]~q ))) ) ) ) # ( !\inst_FE[0]~DUPLICATE_q  & ( \regs[2][14]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q ) # (\regs[0][14]~DUPLICATE_q ) ) ) ) # ( \inst_FE[0]~DUPLICATE_q  & ( !\regs[2][14]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[1][14]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[3][14]~q ))) ) ) ) # ( 
// !\inst_FE[0]~DUPLICATE_q  & ( !\regs[2][14]~q  & ( (\regs[0][14]~DUPLICATE_q  & !\inst_FE[1]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[1][14]~DUPLICATE_q ),
	.datab(!\regs[0][14]~DUPLICATE_q ),
	.datac(!\regs[3][14]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\inst_FE[0]~DUPLICATE_q ),
	.dataf(!\regs[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h3300550F33FF550F;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N3
cyclonev_lcell_comb \regs[9][14]~feeder (
// Equation(s):
// \regs[9][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][14]~feeder .extended_lut = "off";
defparam \regs[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N5
dffeas \regs[9][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N39
cyclonev_lcell_comb \regs[8][14]~feeder (
// Equation(s):
// \regs[8][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][14]~feeder .extended_lut = "off";
defparam \regs[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N40
dffeas \regs[8][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N1
dffeas \regs[11][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N47
dffeas \regs[10][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[11][14]~q  & ( \regs[10][14]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[8][14]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[9][14]~q ))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[11][14]~q  & ( \regs[10][14]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[8][14]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[9][14]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[11][14]~q  & ( !\regs[10][14]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[8][14]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[9][14]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[11][14]~q  & ( !\regs[10][14]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[8][14]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[9][14]~q )))) ) ) )

	.dataa(!\regs[9][14]~q ),
	.datab(!\regs[8][14]~q ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\regs[10][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N37
dffeas \regs[6][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N47
dffeas \regs[4][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N50
dffeas \regs[5][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \regs[7][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[5][14]~q  & ( \regs[7][14]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[4][14]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[6][14]~q ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[5][14]~q  & ( \regs[7][14]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \regs[4][14]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[6][14]~q ))) ) ) ) # ( \regs[5][14]~q  & ( !\regs[7][14]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((\regs[4][14]~q ) # (\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[6][14]~q  & (!\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][14]~q  & ( !\regs[7][14]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\regs[4][14]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[6][14]~q )))) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[4][14]~q ),
	.datae(!\regs[5][14]~q ),
	.dataf(!\regs[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~2_combout  & ( \Mux49~1_combout  & ( (!inst_FE[3] & (((\Mux49~0_combout ) # (inst_FE[2])))) # (inst_FE[3] & (((!inst_FE[2])) # (\Mux49~3_combout ))) ) ) ) # ( !\Mux49~2_combout  & ( \Mux49~1_combout  & ( (!inst_FE[3] & 
// (((\Mux49~0_combout ) # (inst_FE[2])))) # (inst_FE[3] & (\Mux49~3_combout  & (inst_FE[2]))) ) ) ) # ( \Mux49~2_combout  & ( !\Mux49~1_combout  & ( (!inst_FE[3] & (((!inst_FE[2] & \Mux49~0_combout )))) # (inst_FE[3] & (((!inst_FE[2])) # (\Mux49~3_combout 
// ))) ) ) ) # ( !\Mux49~2_combout  & ( !\Mux49~1_combout  & ( (!inst_FE[3] & (((!inst_FE[2] & \Mux49~0_combout )))) # (inst_FE[3] & (\Mux49~3_combout  & (inst_FE[2]))) ) ) )

	.dataa(!\Mux49~3_combout ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\Mux49~0_combout ),
	.datae(!\Mux49~2_combout ),
	.dataf(!\Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N13
dffeas \regval2_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux49~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14] .is_wysiwyg = "true";
defparam \regval2_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \regval2_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[14] .is_wysiwyg = "true";
defparam \regval2_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N17
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N53
dffeas \regs[8][10]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \regs[11][10]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N44
dffeas \regs[10][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N41
dffeas \regs[9][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[10][10]~q  & ( \regs[9][10]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[8][10]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[11][10]~DUPLICATE_q )))) ) ) ) # 
// ( !\regs[10][10]~q  & ( \regs[9][10]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[8][10]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[11][10]~DUPLICATE_q )))) ) ) ) # ( \regs[10][10]~q  
// & ( !\regs[9][10]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[8][10]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[11][10]~DUPLICATE_q  & \inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[10][10]~q  & ( !\regs[9][10]~q  
// & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[8][10]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[11][10]~DUPLICATE_q  & \inst_FE[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[8][10]~DUPLICATE_q ),
	.datab(!\regs[11][10]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\regs[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \regs[1][10]~feeder (
// Equation(s):
// \regs[1][10]~feeder_combout  = ( \regval_MEM[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][10]~feeder .extended_lut = "off";
defparam \regs[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N50
dffeas \regs[1][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \regs[2][10]~feeder (
// Equation(s):
// \regs[2][10]~feeder_combout  = ( \regval_MEM[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][10]~feeder .extended_lut = "off";
defparam \regs[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N37
dffeas \regs[2][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \regs[0][10]~feeder (
// Equation(s):
// \regs[0][10]~feeder_combout  = ( \regval_MEM[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][10]~feeder .extended_lut = "off";
defparam \regs[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \regs[0][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \regs[3][10]~feeder (
// Equation(s):
// \regs[3][10]~feeder_combout  = ( \regval_MEM[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][10]~feeder .extended_lut = "off";
defparam \regs[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \regs[3][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[0][10]~q  & ( \regs[3][10]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[1][10]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[2][10]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\regs[0][10]~q  & 
// ( \regs[3][10]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\regs[1][10]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[2][10]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( \regs[0][10]~q  & ( !\regs[3][10]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[1][10]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[2][10]~q )))) ) ) ) # ( !\regs[0][10]~q  & ( !\regs[3][10]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\inst_FE[0]~DUPLICATE_q  & (\regs[1][10]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[2][10]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[1][10]~q ),
	.datad(!\regs[2][10]~q ),
	.datae(!\regs[0][10]~q ),
	.dataf(!\regs[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N49
dffeas \regs[12][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \regs[14][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N19
dffeas \regs[13][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[15][10]~q  & ( \regs[13][10]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][10]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][10]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[15][10]~q  & ( \regs[13][10]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][10]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][10]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[15][10]~q  & ( !\regs[13][10]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][10]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][10]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][10]~q  & ( !\regs[13][10]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][10]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][10]~q ))))) ) ) )

	.dataa(!\regs[12][10]~q ),
	.datab(!\regs[14][10]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[15][10]~q ),
	.dataf(!\regs[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \regval_MEM[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[10]~39_combout ),
	.asdata(aluout_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[10] .is_wysiwyg = "true";
defparam \regval_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \regs[5][10]~feeder (
// Equation(s):
// \regs[5][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][10]~feeder .extended_lut = "off";
defparam \regs[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N20
dffeas \regs[5][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \regs[6][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N16
dffeas \regs[4][10]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \regs[7][10]~feeder (
// Equation(s):
// \regs[7][10]~feeder_combout  = ( \regval_MEM[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][10]~feeder .extended_lut = "off";
defparam \regs[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N49
dffeas \regs[7][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[4][10]~DUPLICATE_q  & ( \regs[7][10]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[6][10]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[5][10]~q ))) ) ) ) # ( 
// !\regs[4][10]~DUPLICATE_q  & ( \regs[7][10]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[6][10]~q  & \inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[5][10]~q ))) ) ) ) # ( \regs[4][10]~DUPLICATE_q  & ( 
// !\regs[7][10]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[6][10]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[5][10]~q  & ((!\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[4][10]~DUPLICATE_q  & ( !\regs[7][10]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((\regs[6][10]~q  & \inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[5][10]~q  & ((!\inst_FE[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[5][10]~q ),
	.datab(!\regs[6][10]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[4][10]~DUPLICATE_q ),
	.dataf(!\regs[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~3_combout  & ( \Mux53~1_combout  & ( ((!inst_FE[3] & ((\Mux53~0_combout ))) # (inst_FE[3] & (\Mux53~2_combout ))) # (inst_FE[2]) ) ) ) # ( !\Mux53~3_combout  & ( \Mux53~1_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// ((\Mux53~0_combout ))) # (inst_FE[3] & (\Mux53~2_combout )))) # (inst_FE[2] & (!inst_FE[3])) ) ) ) # ( \Mux53~3_combout  & ( !\Mux53~1_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\Mux53~0_combout ))) # (inst_FE[3] & (\Mux53~2_combout )))) # (inst_FE[2] 
// & (inst_FE[3])) ) ) ) # ( !\Mux53~3_combout  & ( !\Mux53~1_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\Mux53~0_combout ))) # (inst_FE[3] & (\Mux53~2_combout )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\Mux53~2_combout ),
	.datad(!\Mux53~0_combout ),
	.datae(!\Mux53~3_combout ),
	.dataf(!\Mux53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N20
dffeas \regval2_ID[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N20
dffeas \regval2_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[10] .is_wysiwyg = "true";
defparam \regval2_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N50
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N43
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[31]~31 (
// Equation(s):
// \aluout_EX_r[31]~31_combout  = ( !op2_ID[0] & ( (op2_ID[3] & (!op2_ID[2] & (!\op2_ID[4]~DUPLICATE_q  & !op2_ID[1]))) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[4]~DUPLICATE_q ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~31 .extended_lut = "off";
defparam \aluout_EX_r[31]~31 .lut_mask = 64'h4000400000000000;
defparam \aluout_EX_r[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N50
dffeas \regs[1][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y10_N54
cyclonev_lcell_comb \regs[9][11]~feeder (
// Equation(s):
// \regs[9][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][11]~feeder .extended_lut = "off";
defparam \regs[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y10_N55
dffeas \regs[9][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N4
dffeas \regs[13][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N33
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[9][11]~q  & ( \regs[13][11]~q  & ( ((!inst_FE[2] & (\regs[1][11]~q )) # (inst_FE[2] & ((\regs[5][11]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[9][11]~q  & ( \regs[13][11]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][11]~q )) # 
// (inst_FE[2] & ((\regs[5][11]~q ))))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( \regs[9][11]~q  & ( !\regs[13][11]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][11]~q )) # (inst_FE[2] & ((\regs[5][11]~q ))))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # 
// ( !\regs[9][11]~q  & ( !\regs[13][11]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][11]~q )) # (inst_FE[2] & ((\regs[5][11]~q ))))) ) ) )

	.dataa(!\regs[1][11]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[5][11]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[9][11]~q ),
	.dataf(!\regs[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h440C770C443F773F;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N26
dffeas \regs[15][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N52
dffeas \regs[11][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N18
cyclonev_lcell_comb \regs[3][11]~feeder (
// Equation(s):
// \regs[3][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][11]~feeder .extended_lut = "off";
defparam \regs[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N19
dffeas \regs[3][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \regs[7][11]~feeder (
// Equation(s):
// \regs[7][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][11]~feeder .extended_lut = "off";
defparam \regs[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N37
dffeas \regs[7][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N42
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( inst_FE[2] & ( \regs[7][11]~q  & ( (!inst_FE[3]) # (\regs[15][11]~q ) ) ) ) # ( !inst_FE[2] & ( \regs[7][11]~q  & ( (!inst_FE[3] & ((\regs[3][11]~q ))) # (inst_FE[3] & (\regs[11][11]~q )) ) ) ) # ( inst_FE[2] & ( !\regs[7][11]~q  & ( 
// (\regs[15][11]~q  & inst_FE[3]) ) ) ) # ( !inst_FE[2] & ( !\regs[7][11]~q  & ( (!inst_FE[3] & ((\regs[3][11]~q ))) # (inst_FE[3] & (\regs[11][11]~q )) ) ) )

	.dataa(!\regs[15][11]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[11][11]~q ),
	.datad(!\regs[3][11]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h03CF111103CFDDDD;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \regs[4][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N46
dffeas \regs[8][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \regs[0][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N6
cyclonev_lcell_comb \regs[12][11]~feeder (
// Equation(s):
// \regs[12][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][11]~feeder .extended_lut = "off";
defparam \regs[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N7
dffeas \regs[12][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N33
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[0][11]~q  & ( \regs[12][11]~q  & ( (!inst_FE[2] & ((!inst_FE[3]) # ((\regs[8][11]~q )))) # (inst_FE[2] & (((\regs[4][11]~q )) # (inst_FE[3]))) ) ) ) # ( !\regs[0][11]~q  & ( \regs[12][11]~q  & ( (!inst_FE[2] & (inst_FE[3] & 
// ((\regs[8][11]~q )))) # (inst_FE[2] & (((\regs[4][11]~q )) # (inst_FE[3]))) ) ) ) # ( \regs[0][11]~q  & ( !\regs[12][11]~q  & ( (!inst_FE[2] & ((!inst_FE[3]) # ((\regs[8][11]~q )))) # (inst_FE[2] & (!inst_FE[3] & (\regs[4][11]~q ))) ) ) ) # ( 
// !\regs[0][11]~q  & ( !\regs[12][11]~q  & ( (!inst_FE[2] & (inst_FE[3] & ((\regs[8][11]~q )))) # (inst_FE[2] & (!inst_FE[3] & (\regs[4][11]~q ))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[4][11]~q ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[0][11]~q ),
	.dataf(!\regs[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N42
cyclonev_lcell_comb \regs[6][11]~feeder (
// Equation(s):
// \regs[6][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][11]~feeder .extended_lut = "off";
defparam \regs[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N44
dffeas \regs[6][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N35
dffeas \regs[14][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N2
dffeas \regs[10][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N25
dffeas \regs[2][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N39
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[10][11]~q  & ( \regs[2][11]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[6][11]~q )) # (inst_FE[3] & ((\regs[14][11]~q )))) ) ) ) # ( !\regs[10][11]~q  & ( \regs[2][11]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # (\regs[6][11]~q 
// ))) # (inst_FE[3] & (((inst_FE[2] & \regs[14][11]~q )))) ) ) ) # ( \regs[10][11]~q  & ( !\regs[2][11]~q  & ( (!inst_FE[3] & (\regs[6][11]~q  & (inst_FE[2]))) # (inst_FE[3] & (((!inst_FE[2]) # (\regs[14][11]~q )))) ) ) ) # ( !\regs[10][11]~q  & ( 
// !\regs[2][11]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[6][11]~q )) # (inst_FE[3] & ((\regs[14][11]~q ))))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[6][11]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[14][11]~q ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\regs[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~0_combout  & ( \Mux52~2_combout  & ( (!\inst_FE[0]~DUPLICATE_q ) # ((!\inst_FE[1]~DUPLICATE_q  & (\Mux52~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux52~3_combout )))) ) ) ) # ( !\Mux52~0_combout  & ( \Mux52~2_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\Mux52~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux52~3_combout ))))) ) ) ) # ( \Mux52~0_combout  & ( !\Mux52~2_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\Mux52~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux52~3_combout ))))) ) ) ) # ( !\Mux52~0_combout  & ( !\Mux52~2_combout  & ( 
// (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\Mux52~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux52~3_combout ))))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\Mux52~1_combout ),
	.datad(!\Mux52~3_combout ),
	.datae(!\Mux52~0_combout ),
	.dataf(!\Mux52~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N37
dffeas \regval2_ID[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N26
dffeas \regval2_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[11]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[11] .is_wysiwyg = "true";
defparam \regval2_EX[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~1_combout  = ( !regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N41
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N50
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N18
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( !regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N19
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \regval2_ID[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N53
dffeas \regval2_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[12]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[12] .is_wysiwyg = "true";
defparam \regval2_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N59
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N41
dffeas \aluout_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[11] .is_wysiwyg = "true";
defparam \aluout_EX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N4
dffeas \aluout_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~162_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[13] .is_wysiwyg = "true";
defparam \aluout_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N17
dffeas \op2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5] .is_wysiwyg = "true";
defparam \op2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \aluout_EX_r[14]~158 (
// Equation(s):
// \aluout_EX_r[14]~158_combout  = ( \Equal11~0_combout  & ( (op2_ID[3] & (op2_ID[5] & (!\op2_ID[4]~DUPLICATE_q  & !op2_ID[0]))) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[5]),
	.datac(!\op2_ID[4]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~158 .extended_lut = "off";
defparam \aluout_EX_r[14]~158 .lut_mask = 64'h0000000010001000;
defparam \aluout_EX_r[14]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[14]~155 (
// Equation(s):
// \aluout_EX_r[14]~155_combout  = ( regval1_ID[14] & ( (!op2_ID[1] & (op2_ID[0] & regval2_ID[14])) # (op2_ID[1] & (!op2_ID[0] & !regval2_ID[14])) ) ) # ( !regval1_ID[14] & ( (regval2_ID[14] & (!op2_ID[1] $ (!op2_ID[0]))) ) )

	.dataa(!op2_ID[1]),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~155 .extended_lut = "off";
defparam \aluout_EX_r[14]~155 .lut_mask = 64'h005A005A500A500A;
defparam \aluout_EX_r[14]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \aluout_EX_r[14]~156 (
// Equation(s):
// \aluout_EX_r[14]~156_combout  = ( \Equal11~0_combout  & ( (!op2_ID[3] & (op2_ID[5] & (\aluout_EX_r[22]~8_combout  & \aluout_EX_r[14]~155_combout ))) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[5]),
	.datac(!\aluout_EX_r[22]~8_combout ),
	.datad(!\aluout_EX_r[14]~155_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~156 .extended_lut = "off";
defparam \aluout_EX_r[14]~156 .lut_mask = 64'h0000000000020002;
defparam \aluout_EX_r[14]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N3
cyclonev_lcell_comb \aluout_EX_r[11]~34 (
// Equation(s):
// \aluout_EX_r[11]~34_combout  = ( !\op2_ID[4]~DUPLICATE_q  & ( (!op2_ID[1] & op2_ID[2]) ) )

	.dataa(!op2_ID[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!\op2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~34 .extended_lut = "off";
defparam \aluout_EX_r[11]~34 .lut_mask = 64'h00AA00AA00000000;
defparam \aluout_EX_r[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N45
cyclonev_lcell_comb \aluout_EX_r[14]~75 (
// Equation(s):
// \aluout_EX_r[14]~75_combout  = ( \Equal11~0_combout  & ( (!op2_ID[3] & (op2_ID[5] & \aluout_EX_r[11]~34_combout )) ) )

	.dataa(!op2_ID[3]),
	.datab(gnd),
	.datac(!op2_ID[5]),
	.datad(!\aluout_EX_r[11]~34_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~75 .extended_lut = "off";
defparam \aluout_EX_r[14]~75 .lut_mask = 64'h00000000000A000A;
defparam \aluout_EX_r[14]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \aluout_EX_r[14]~74 (
// Equation(s):
// \aluout_EX_r[14]~74_combout  = ( \Equal11~0_combout  & ( (op2_ID[5] & (\aluout_EX_r[11]~34_combout  & op2_ID[3])) ) )

	.dataa(gnd),
	.datab(!op2_ID[5]),
	.datac(!\aluout_EX_r[11]~34_combout ),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~74 .extended_lut = "off";
defparam \aluout_EX_r[14]~74 .lut_mask = 64'h0000000000030003;
defparam \aluout_EX_r[14]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[14]~157 (
// Equation(s):
// \aluout_EX_r[14]~157_combout  = ( \aluout_EX_r[14]~75_combout  & ( \aluout_EX_r[14]~74_combout  & ( (regval2_ID[14] & (!\aluout_EX_r[14]~156_combout  & (op2_ID[0] & !regval1_ID[14]))) ) ) ) # ( !\aluout_EX_r[14]~75_combout  & ( \aluout_EX_r[14]~74_combout 
//  & ( (!\aluout_EX_r[14]~156_combout  & ((!regval2_ID[14] & (op2_ID[0] & regval1_ID[14])) # (regval2_ID[14] & ((regval1_ID[14]) # (op2_ID[0]))))) ) ) ) # ( \aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[14]~74_combout  & ( (!\aluout_EX_r[14]~156_combout  & 
// ((!regval1_ID[14]) # ((!regval2_ID[14] & !op2_ID[0])))) ) ) ) # ( !\aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[14]~74_combout  & ( !\aluout_EX_r[14]~156_combout  ) ) )

	.dataa(!regval2_ID[14]),
	.datab(!\aluout_EX_r[14]~156_combout ),
	.datac(!op2_ID[0]),
	.datad(!regval1_ID[14]),
	.datae(!\aluout_EX_r[14]~75_combout ),
	.dataf(!\aluout_EX_r[14]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~157 .extended_lut = "off";
defparam \aluout_EX_r[14]~157 .lut_mask = 64'hCCCCCC80044C0400;
defparam \aluout_EX_r[14]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N8
dffeas \PC_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[13] .is_wysiwyg = "true";
defparam \PC_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N20
dffeas \regs[11][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N42
cyclonev_lcell_comb \regs[3][13]~feeder (
// Equation(s):
// \regs[3][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][13]~feeder .extended_lut = "off";
defparam \regs[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N43
dffeas \regs[3][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \regs[15][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N27
cyclonev_lcell_comb \regs[7][13]~feeder (
// Equation(s):
// \regs[7][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][13]~feeder .extended_lut = "off";
defparam \regs[7][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N28
dffeas \regs[7][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N3
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[15][13]~q  & ( \regs[7][13]~q  & ( ((!inst_FE[3] & ((\regs[3][13]~q ))) # (inst_FE[3] & (\regs[11][13]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[15][13]~q  & ( \regs[7][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][13]~q ))) 
// # (inst_FE[3] & (\regs[11][13]~q )))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( \regs[15][13]~q  & ( !\regs[7][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][13]~q ))) # (inst_FE[3] & (\regs[11][13]~q )))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) 
// # ( !\regs[15][13]~q  & ( !\regs[7][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][13]~q ))) # (inst_FE[3] & (\regs[11][13]~q )))) ) ) )

	.dataa(!\regs[11][13]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[3][13]~q ),
	.datae(!\regs[15][13]~q ),
	.dataf(!\regs[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N28
dffeas \regs[6][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N54
cyclonev_lcell_comb \regs[14][13]~feeder (
// Equation(s):
// \regs[14][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][13]~feeder .extended_lut = "off";
defparam \regs[14][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N55
dffeas \regs[14][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N23
dffeas \regs[2][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N25
dffeas \regs[10][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N24
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( inst_FE[2] & ( \regs[10][13]~q  & ( (!inst_FE[3] & (\regs[6][13]~q )) # (inst_FE[3] & ((\regs[14][13]~q ))) ) ) ) # ( !inst_FE[2] & ( \regs[10][13]~q  & ( (\regs[2][13]~q ) # (inst_FE[3]) ) ) ) # ( inst_FE[2] & ( !\regs[10][13]~q  & 
// ( (!inst_FE[3] & (\regs[6][13]~q )) # (inst_FE[3] & ((\regs[14][13]~q ))) ) ) ) # ( !inst_FE[2] & ( !\regs[10][13]~q  & ( (!inst_FE[3] & \regs[2][13]~q ) ) ) )

	.dataa(!\regs[6][13]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[14][13]~q ),
	.datad(!\regs[2][13]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h00CC474733FF4747;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N28
dffeas \regs[9][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N26
dffeas \regs[1][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N8
dffeas \regs[5][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N15
cyclonev_lcell_comb \regs[13][13]~feeder (
// Equation(s):
// \regs[13][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][13]~feeder .extended_lut = "off";
defparam \regs[13][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N16
dffeas \regs[13][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N6
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[5][13]~q  & ( \regs[13][13]~q  & ( ((!inst_FE[3] & ((\regs[1][13]~q ))) # (inst_FE[3] & (\regs[9][13]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[5][13]~q  & ( \regs[13][13]~q  & ( (!inst_FE[3] & (((\regs[1][13]~q  & !inst_FE[2])))) 
// # (inst_FE[3] & (((inst_FE[2])) # (\regs[9][13]~q ))) ) ) ) # ( \regs[5][13]~q  & ( !\regs[13][13]~q  & ( (!inst_FE[3] & (((inst_FE[2]) # (\regs[1][13]~q )))) # (inst_FE[3] & (\regs[9][13]~q  & ((!inst_FE[2])))) ) ) ) # ( !\regs[5][13]~q  & ( 
// !\regs[13][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][13]~q ))) # (inst_FE[3] & (\regs[9][13]~q )))) ) ) )

	.dataa(!\regs[9][13]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[1][13]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[5][13]~q ),
	.dataf(!\regs[13][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N2
dffeas \regs[0][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \regs[4][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N1
dffeas \regs[12][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N9
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[8][13]~q  & ( \regs[12][13]~q  & ( ((!inst_FE[2] & (\regs[0][13]~q )) # (inst_FE[2] & ((\regs[4][13]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[8][13]~q  & ( \regs[12][13]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][13]~q )) # 
// (inst_FE[2] & ((\regs[4][13]~q ))))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( \regs[8][13]~q  & ( !\regs[12][13]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][13]~q )) # (inst_FE[2] & ((\regs[4][13]~q ))))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # 
// ( !\regs[8][13]~q  & ( !\regs[12][13]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][13]~q )) # (inst_FE[2] & ((\regs[4][13]~q ))))) ) ) )

	.dataa(!\regs[0][13]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[4][13]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[8][13]~q ),
	.dataf(!\regs[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h440C770C443F773F;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N36
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~1_combout  & ( \Mux50~0_combout  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & ((\Mux50~2_combout ))) # (\inst_FE[0]~DUPLICATE_q  & (\Mux50~3_combout ))) ) ) ) # ( !\Mux50~1_combout  & ( \Mux50~0_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\Mux50~2_combout ))) # (\inst_FE[0]~DUPLICATE_q  & (\Mux50~3_combout )))) ) ) ) # ( \Mux50~1_combout  & ( !\Mux50~0_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\Mux50~2_combout ))) # (\inst_FE[0]~DUPLICATE_q  & (\Mux50~3_combout )))) ) ) ) # ( !\Mux50~1_combout  & ( !\Mux50~0_combout  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\Mux50~2_combout ))) # (\inst_FE[0]~DUPLICATE_q  & (\Mux50~3_combout )))) ) ) )

	.dataa(!\Mux50~3_combout ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux50~2_combout ),
	.datae(!\Mux50~1_combout ),
	.dataf(!\Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N37
dffeas \regval2_ID[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \regval2_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[13]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[13] .is_wysiwyg = "true";
defparam \regval2_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N38
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000152506903A111111115555555511948008A068C10000000000005800";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \rd_val_MEM_w[13]~44 (
// Equation(s):
// \rd_val_MEM_w[13]~44_combout  = ( \dmem~14_q  & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~14_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) ) # ( !\dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~14_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~44 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~44 .lut_mask = 64'h0202CECE1313DFDF;
defparam \rd_val_MEM_w[13]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N25
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N30
cyclonev_lcell_comb \rd_val_MEM_w[13]~45 (
// Equation(s):
// \rd_val_MEM_w[13]~45_combout  = ( \rd_val_MEM_w[13]~44_combout  & ( dmem_rtl_0_bypass[56] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[55]))) ) ) ) # ( !\rd_val_MEM_w[13]~44_combout  & ( dmem_rtl_0_bypass[56] & ( 
// (!\Equal19~6_combout  & (dmem_rtl_0_bypass[55] & \dmem~42_combout )) ) ) ) # ( \rd_val_MEM_w[13]~44_combout  & ( !dmem_rtl_0_bypass[56] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[55]) ) ) ) # ( !\rd_val_MEM_w[13]~44_combout  & ( !dmem_rtl_0_bypass[56] 
// & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[55]) ) ) )

	.dataa(gnd),
	.datab(!\Equal19~6_combout ),
	.datac(!dmem_rtl_0_bypass[55]),
	.datad(!\dmem~42_combout ),
	.datae(!\rd_val_MEM_w[13]~44_combout ),
	.dataf(!dmem_rtl_0_bypass[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~45 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~45 .lut_mask = 64'h0C0C0C0C000CCC0C;
defparam \rd_val_MEM_w[13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N31
dffeas \regval_MEM[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[13]~45_combout ),
	.asdata(aluout_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[13] .is_wysiwyg = "true";
defparam \regval_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N30
cyclonev_lcell_comb \regs[8][13]~feeder (
// Equation(s):
// \regs[8][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][13]~feeder .extended_lut = "off";
defparam \regs[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N31
dffeas \regs[8][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N15
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[0][13]~q  & ( \regs[12][13]~q  & ( (!inst_FE[7] & (((!inst_FE[6]) # (\regs[4][13]~q )))) # (inst_FE[7] & (((inst_FE[6])) # (\regs[8][13]~q ))) ) ) ) # ( !\regs[0][13]~q  & ( \regs[12][13]~q  & ( (!inst_FE[7] & (((\regs[4][13]~q 
//  & inst_FE[6])))) # (inst_FE[7] & (((inst_FE[6])) # (\regs[8][13]~q ))) ) ) ) # ( \regs[0][13]~q  & ( !\regs[12][13]~q  & ( (!inst_FE[7] & (((!inst_FE[6]) # (\regs[4][13]~q )))) # (inst_FE[7] & (\regs[8][13]~q  & ((!inst_FE[6])))) ) ) ) # ( 
// !\regs[0][13]~q  & ( !\regs[12][13]~q  & ( (!inst_FE[7] & (((\regs[4][13]~q  & inst_FE[6])))) # (inst_FE[7] & (\regs[8][13]~q  & ((!inst_FE[6])))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[8][13]~q ),
	.datac(!\regs[4][13]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[0][13]~q ),
	.dataf(!\regs[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N24
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[10][13]~q  & ( \regs[6][13]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[2][13]~q ))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][13]~q )))) ) ) ) # ( !\regs[10][13]~q  & ( \regs[6][13]~q  & ( (!inst_FE[6] & (\regs[2][13]~q  
// & (!inst_FE[7]))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][13]~q )))) ) ) ) # ( \regs[10][13]~q  & ( !\regs[6][13]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[2][13]~q ))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][13]~q )))) ) ) ) # ( 
// !\regs[10][13]~q  & ( !\regs[6][13]~q  & ( (!inst_FE[6] & (\regs[2][13]~q  & (!inst_FE[7]))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][13]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[2][13]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[14][13]~q ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N15
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( inst_FE[6] & ( \regs[9][13]~q  & ( (!inst_FE[7] & (\regs[5][13]~q )) # (inst_FE[7] & ((\regs[13][13]~q ))) ) ) ) # ( !inst_FE[6] & ( \regs[9][13]~q  & ( (inst_FE[7]) # (\regs[1][13]~q ) ) ) ) # ( inst_FE[6] & ( !\regs[9][13]~q  & ( 
// (!inst_FE[7] & (\regs[5][13]~q )) # (inst_FE[7] & ((\regs[13][13]~q ))) ) ) ) # ( !inst_FE[6] & ( !\regs[9][13]~q  & ( (\regs[1][13]~q  & !inst_FE[7]) ) ) )

	.dataa(!\regs[1][13]~q ),
	.datab(!\regs[5][13]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[13][13]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h5050303F5F5F303F;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N21
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \regs[15][13]~q  & ( \regs[7][13]~q  & ( ((!inst_FE[7] & (\regs[3][13]~q )) # (inst_FE[7] & ((\regs[11][13]~q )))) # (inst_FE[6]) ) ) ) # ( !\regs[15][13]~q  & ( \regs[7][13]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[3][13]~q )) # 
// (inst_FE[7] & ((\regs[11][13]~q ))))) # (inst_FE[6] & (((!inst_FE[7])))) ) ) ) # ( \regs[15][13]~q  & ( !\regs[7][13]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[3][13]~q )) # (inst_FE[7] & ((\regs[11][13]~q ))))) # (inst_FE[6] & (((inst_FE[7])))) ) ) ) 
// # ( !\regs[15][13]~q  & ( !\regs[7][13]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[3][13]~q )) # (inst_FE[7] & ((\regs[11][13]~q ))))) ) ) )

	.dataa(!\regs[3][13]~q ),
	.datab(!inst_FE[6]),
	.datac(!inst_FE[7]),
	.datad(!\regs[11][13]~q ),
	.datae(!\regs[15][13]~q ),
	.dataf(!\regs[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h404C434F707C737F;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N48
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \Mux18~1_combout  & ( \Mux18~3_combout  & ( ((!inst_FE[5] & (\Mux18~0_combout )) # (inst_FE[5] & ((\Mux18~2_combout )))) # (inst_FE[4]) ) ) ) # ( !\Mux18~1_combout  & ( \Mux18~3_combout  & ( (!inst_FE[5] & (!inst_FE[4] & 
// (\Mux18~0_combout ))) # (inst_FE[5] & (((\Mux18~2_combout )) # (inst_FE[4]))) ) ) ) # ( \Mux18~1_combout  & ( !\Mux18~3_combout  & ( (!inst_FE[5] & (((\Mux18~0_combout )) # (inst_FE[4]))) # (inst_FE[5] & (!inst_FE[4] & ((\Mux18~2_combout )))) ) ) ) # ( 
// !\Mux18~1_combout  & ( !\Mux18~3_combout  & ( (!inst_FE[4] & ((!inst_FE[5] & (\Mux18~0_combout )) # (inst_FE[5] & ((\Mux18~2_combout ))))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\Mux18~0_combout ),
	.datad(!\Mux18~2_combout ),
	.datae(!\Mux18~1_combout ),
	.dataf(!\Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N49
dffeas \regval1_ID[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \PC_FE~56 (
// Equation(s):
// \PC_FE~56_combout  = ( ctrlsig_ID[3] & ( PC_ID[13] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[13]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[13]),
	.datad(!\regval1_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~56 .extended_lut = "off";
defparam \PC_FE~56 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N37
dffeas \PC_FE[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N44
dffeas \PC_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[10] .is_wysiwyg = "true";
defparam \PC_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \PC_FE~10 (
// Equation(s):
// \PC_FE~10_combout  = ( ctrlsig_ID[3] & ( PC_ID[10] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[10]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[10]),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~10 .extended_lut = "off";
defparam \PC_FE~10 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC_FE[6] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( PC_FE[6] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!PC_FE[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \PC_FE[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~2  = CARRY(( \PC_FE[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !PC_FE[8] ) + ( GND ) + ( \Add0~2  ))
// \Add0~30  = CARRY(( !PC_FE[8] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC_FE[9] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( PC_FE[9] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC_FE[10] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( PC_FE[10] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC_FE[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \PC_FE~11 (
// Equation(s):
// \PC_FE~11_combout  = ( PC_FE[10] & ( \mispred_EX_w~combout  & ( \PC_FE~10_combout  ) ) ) # ( !PC_FE[10] & ( \mispred_EX_w~combout  & ( \PC_FE~10_combout  ) ) ) # ( PC_FE[10] & ( !\mispred_EX_w~combout  & ( ((\Add0~21_sumout ) # (\stall_pipe~11_combout )) 
// # (\stall_pipe~8_combout ) ) ) ) # ( !PC_FE[10] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~8_combout  & (!\stall_pipe~11_combout  & \Add0~21_sumout )) ) ) )

	.dataa(!\PC_FE~10_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\Add0~21_sumout ),
	.datae(!PC_FE[10]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~11 .extended_lut = "off";
defparam \PC_FE~11 .lut_mask = 64'h00C03FFF55555555;
defparam \PC_FE~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \PC_FE[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10] .is_wysiwyg = "true";
defparam \PC_FE[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N27
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC_FE[11] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( PC_FE[11] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC_FE[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC_FE[12] ) + ( GND ) + ( \Add0~18  ))
// \Add0~118  = CARRY(( PC_FE[12] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!PC_FE[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \regs[15][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \regs[13][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N40
dffeas \regs[12][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[14][12]~q  & ( \regs[12][12]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[13][12]~q ))) # (inst_FE[5] & (\regs[15][12]~q ))) ) ) ) # ( !\regs[14][12]~q  & ( \regs[12][12]~q  & ( (!inst_FE[4] & (!inst_FE[5])) # (inst_FE[4] & 
// ((!inst_FE[5] & ((\regs[13][12]~q ))) # (inst_FE[5] & (\regs[15][12]~q )))) ) ) ) # ( \regs[14][12]~q  & ( !\regs[12][12]~q  & ( (!inst_FE[4] & (inst_FE[5])) # (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][12]~q ))) # (inst_FE[5] & (\regs[15][12]~q )))) ) ) ) 
// # ( !\regs[14][12]~q  & ( !\regs[12][12]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][12]~q ))) # (inst_FE[5] & (\regs[15][12]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!inst_FE[5]),
	.datac(!\regs[15][12]~q ),
	.datad(!\regs[13][12]~q ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \regs[1][12]~feeder (
// Equation(s):
// \regs[1][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][12]~feeder .extended_lut = "off";
defparam \regs[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N26
dffeas \regs[1][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \regs[2][12]~feeder (
// Equation(s):
// \regs[2][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][12]~feeder .extended_lut = "off";
defparam \regs[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \regs[2][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \regs[3][12]~feeder (
// Equation(s):
// \regs[3][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][12]~feeder .extended_lut = "off";
defparam \regs[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N34
dffeas \regs[3][12]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \regs[0][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[3][12]~DUPLICATE_q  & ( \regs[0][12]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[2][12]~q )))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[1][12]~q ))) ) ) ) # ( !\regs[3][12]~DUPLICATE_q  & ( \regs[0][12]~q  & ( (!inst_FE[4] & 
// (((!inst_FE[5]) # (\regs[2][12]~q )))) # (inst_FE[4] & (\regs[1][12]~q  & ((!inst_FE[5])))) ) ) ) # ( \regs[3][12]~DUPLICATE_q  & ( !\regs[0][12]~q  & ( (!inst_FE[4] & (((\regs[2][12]~q  & inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[1][12]~q 
// ))) ) ) ) # ( !\regs[3][12]~DUPLICATE_q  & ( !\regs[0][12]~q  & ( (!inst_FE[4] & (((\regs[2][12]~q  & inst_FE[5])))) # (inst_FE[4] & (\regs[1][12]~q  & ((!inst_FE[5])))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[1][12]~q ),
	.datac(!\regs[2][12]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[3][12]~DUPLICATE_q ),
	.dataf(!\regs[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N14
dffeas \regs[10][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \regs[8][12]~feeder (
// Equation(s):
// \regs[8][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][12]~feeder .extended_lut = "off";
defparam \regs[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N16
dffeas \regs[8][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N38
dffeas \regs[9][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \regs[11][12]~feeder (
// Equation(s):
// \regs[11][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][12]~feeder .extended_lut = "off";
defparam \regs[11][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N31
dffeas \regs[11][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N54
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[9][12]~q  & ( \regs[11][12]~q  & ( ((!inst_FE[5] & ((\regs[8][12]~q ))) # (inst_FE[5] & (\regs[10][12]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[9][12]~q  & ( \regs[11][12]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[8][12]~q ))) 
// # (inst_FE[5] & (\regs[10][12]~q )))) # (inst_FE[4] & (((inst_FE[5])))) ) ) ) # ( \regs[9][12]~q  & ( !\regs[11][12]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[8][12]~q ))) # (inst_FE[5] & (\regs[10][12]~q )))) # (inst_FE[4] & (((!inst_FE[5])))) ) ) ) 
// # ( !\regs[9][12]~q  & ( !\regs[11][12]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[8][12]~q ))) # (inst_FE[5] & (\regs[10][12]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[10][12]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[8][12]~q ),
	.datae(!\regs[9][12]~q ),
	.dataf(!\regs[11][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N14
dffeas \regs[5][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \regs[7][12]~feeder (
// Equation(s):
// \regs[7][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][12]~feeder .extended_lut = "off";
defparam \regs[7][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \regs[7][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \regs[6][12]~feeder (
// Equation(s):
// \regs[6][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][12]~feeder .extended_lut = "off";
defparam \regs[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \regs[6][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N35
dffeas \regs[4][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \regs[6][12]~q  & ( \regs[4][12]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & (\regs[5][12]~q )) # (inst_FE[5] & ((\regs[7][12]~q )))) ) ) ) # ( !\regs[6][12]~q  & ( \regs[4][12]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] & 
// ((!inst_FE[5] & (\regs[5][12]~q )) # (inst_FE[5] & ((\regs[7][12]~q ))))) ) ) ) # ( \regs[6][12]~q  & ( !\regs[4][12]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & (\regs[5][12]~q )) # (inst_FE[5] & ((\regs[7][12]~q ))))) ) ) ) # 
// ( !\regs[6][12]~q  & ( !\regs[4][12]~q  & ( (inst_FE[4] & ((!inst_FE[5] & (\regs[5][12]~q )) # (inst_FE[5] & ((\regs[7][12]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[5][12]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[7][12]~q ),
	.datae(!\regs[6][12]~q ),
	.dataf(!\regs[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~2_combout  & ( \Mux19~1_combout  & ( (!inst_FE[6] & (((inst_FE[7]) # (\Mux19~0_combout )))) # (inst_FE[6] & (((!inst_FE[7])) # (\Mux19~3_combout ))) ) ) ) # ( !\Mux19~2_combout  & ( \Mux19~1_combout  & ( (!inst_FE[6] & 
// (((\Mux19~0_combout  & !inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\Mux19~3_combout ))) ) ) ) # ( \Mux19~2_combout  & ( !\Mux19~1_combout  & ( (!inst_FE[6] & (((inst_FE[7]) # (\Mux19~0_combout )))) # (inst_FE[6] & (\Mux19~3_combout  & 
// ((inst_FE[7])))) ) ) ) # ( !\Mux19~2_combout  & ( !\Mux19~1_combout  & ( (!inst_FE[6] & (((\Mux19~0_combout  & !inst_FE[7])))) # (inst_FE[6] & (\Mux19~3_combout  & ((inst_FE[7])))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\Mux19~3_combout ),
	.datac(!\Mux19~0_combout ),
	.datad(!inst_FE[7]),
	.datae(!\Mux19~2_combout ),
	.dataf(!\Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \regval1_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12] .is_wysiwyg = "true";
defparam \regval1_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N26
dffeas \PC_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[12] .is_wysiwyg = "true";
defparam \PC_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \PC_FE~58 (
// Equation(s):
// \PC_FE~58_combout  = ( PC_ID[12] & ( (ctrlsig_ID[3]) # (regval1_ID[12]) ) ) # ( !PC_ID[12] & ( (regval1_ID[12] & !ctrlsig_ID[3]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[12]),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~58 .extended_lut = "off";
defparam \PC_FE~58 .lut_mask = 64'h303030303F3F3F3F;
defparam \PC_FE~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \PC_FE~59 (
// Equation(s):
// \PC_FE~59_combout  = ( PC_FE[12] & ( \mispred_EX_w~combout  & ( \PC_FE~58_combout  ) ) ) # ( !PC_FE[12] & ( \mispred_EX_w~combout  & ( \PC_FE~58_combout  ) ) ) # ( PC_FE[12] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~11_combout ) # 
// (\stall_pipe~8_combout )) # (\Add0~117_sumout ) ) ) ) # ( !PC_FE[12] & ( !\mispred_EX_w~combout  & ( (\Add0~117_sumout  & (!\stall_pipe~8_combout  & !\stall_pipe~11_combout )) ) ) )

	.dataa(!\Add0~117_sumout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\PC_FE~58_combout ),
	.datad(!\stall_pipe~11_combout ),
	.datae(!PC_FE[12]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~59 .extended_lut = "off";
defparam \PC_FE~59 .lut_mask = 64'h440077FF0F0F0F0F;
defparam \PC_FE~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N55
dffeas \PC_FE[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12] .is_wysiwyg = "true";
defparam \PC_FE[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N33
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC_FE[13] ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( PC_FE[13] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \PC_FE~57 (
// Equation(s):
// \PC_FE~57_combout  = ( PC_FE[13] & ( \mispred_EX_w~combout  & ( \PC_FE~56_combout  ) ) ) # ( !PC_FE[13] & ( \mispred_EX_w~combout  & ( \PC_FE~56_combout  ) ) ) # ( PC_FE[13] & ( !\mispred_EX_w~combout  & ( ((\Add0~113_sumout ) # (\stall_pipe~11_combout )) 
// # (\stall_pipe~8_combout ) ) ) ) # ( !PC_FE[13] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~8_combout  & (!\stall_pipe~11_combout  & \Add0~113_sumout )) ) ) )

	.dataa(!\PC_FE~56_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\Add0~113_sumout ),
	.datae(!PC_FE[13]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~57 .extended_lut = "off";
defparam \PC_FE~57 .lut_mask = 64'h00C03FFF55555555;
defparam \PC_FE~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N1
dffeas \PC_FE[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[13] .is_wysiwyg = "true";
defparam \PC_FE[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC_FE[14] ) + ( GND ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( PC_FE[14] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \PC_FE~54 (
// Equation(s):
// \PC_FE~54_combout  = ( ctrlsig_ID[3] & ( PC_ID[14] ) ) # ( !ctrlsig_ID[3] & ( regval1_ID[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[14]),
	.datad(!regval1_ID[14]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~54 .extended_lut = "off";
defparam \PC_FE~54 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \PC_FE~55 (
// Equation(s):
// \PC_FE~55_combout  = ( PC_FE[14] & ( \mispred_EX_w~combout  & ( \PC_FE~54_combout  ) ) ) # ( !PC_FE[14] & ( \mispred_EX_w~combout  & ( \PC_FE~54_combout  ) ) ) # ( PC_FE[14] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # 
// (\stall_pipe~11_combout )) # (\Add0~109_sumout ) ) ) ) # ( !PC_FE[14] & ( !\mispred_EX_w~combout  & ( (\Add0~109_sumout  & (!\stall_pipe~11_combout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(!\PC_FE~54_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[14]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~55 .extended_lut = "off";
defparam \PC_FE~55 .lut_mask = 64'h50005FFF33333333;
defparam \PC_FE~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N31
dffeas \PC_FE[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[14] .is_wysiwyg = "true";
defparam \PC_FE[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N41
dffeas \PC_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[14] .is_wysiwyg = "true";
defparam \PC_ID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \aluout_EX_r[14]~151 (
// Equation(s):
// \aluout_EX_r[14]~151_combout  = ( \aluout_EX_r[20]~12_combout  & ( (!\Equal11~0_combout  & (((PC_ID[14] & \Equal12~0_combout )) # (regval1_ID[14]))) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (PC_ID[14] & (!\Equal11~0_combout  & \Equal12~0_combout )) ) )

	.dataa(!regval1_ID[14]),
	.datab(!PC_ID[14]),
	.datac(!\Equal11~0_combout ),
	.datad(!\Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~151 .extended_lut = "off";
defparam \aluout_EX_r[14]~151 .lut_mask = 64'h0030003050705070;
defparam \aluout_EX_r[14]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N21
cyclonev_lcell_comb \aluout_EX_r[14]~214 (
// Equation(s):
// \aluout_EX_r[14]~214_combout  = ( regval1_ID[14] & ( (regval2_ID[14] & (\aluout_EX_r[14]~158_combout  & op2_ID[2])) ) ) # ( !regval1_ID[14] & ( (!regval2_ID[14] & (\aluout_EX_r[14]~158_combout  & op2_ID[2])) ) )

	.dataa(!regval2_ID[14]),
	.datab(gnd),
	.datac(!\aluout_EX_r[14]~158_combout ),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~214 .extended_lut = "off";
defparam \aluout_EX_r[14]~214 .lut_mask = 64'h000A000A00050005;
defparam \aluout_EX_r[14]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( regval2_ID[0] & ( \regval1_ID[5]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[3]) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[5]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & 
// (\regval1_ID[4]~DUPLICATE_q )) ) ) ) # ( regval2_ID[0] & ( !\regval1_ID[5]~DUPLICATE_q  & ( (regval2_ID[1] & regval1_ID[3]) ) ) ) # ( !regval2_ID[0] & ( !\regval1_ID[5]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & 
// (\regval1_ID[4]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[3]),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h3535000F3535F0FF;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \regval2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux60~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[3] .is_wysiwyg = "true";
defparam \regval2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N42
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( regval1_ID[14] & ( regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[13]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[11]))) ) ) ) # ( !regval1_ID[14] & ( regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[13]~DUPLICATE_q )) # 
// (regval2_ID[1] & ((regval1_ID[11]))) ) ) ) # ( regval1_ID[14] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[12]) ) ) ) # ( !regval1_ID[14] & ( !regval2_ID[0] & ( (regval1_ID[12] & regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(!regval1_ID[12]),
	.datac(!regval1_ID[11]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[14]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h0033FF33550F550F;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \regval1_ID[2]~DUPLICATE_q  & ( (!regval2_ID[1] & ((!regval2_ID[0]) # ((\regval1_ID[1]~DUPLICATE_q )))) # (regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) ) ) # ( !\regval1_ID[2]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// (regval2_ID[0] & (\regval1_ID[1]~DUPLICATE_q ))) # (regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!\regval1_ID[1]~DUPLICATE_q ),
	.datad(!regval1_ID[0]),
	.datae(gnd),
	.dataf(!\regval1_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h024602468ACE8ACE;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N13
dffeas \regval1_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10] .is_wysiwyg = "true";
defparam \regval1_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( \regval1_ID[9]~DUPLICATE_q  & ( \regval1_ID[8]~DUPLICATE_q  & ( (!regval2_ID[0] & (((regval2_ID[1])) # (regval1_ID[10]))) # (regval2_ID[0] & (((!regval2_ID[1]) # (\regval1_ID[7]~DUPLICATE_q )))) ) ) ) # ( 
// !\regval1_ID[9]~DUPLICATE_q  & ( \regval1_ID[8]~DUPLICATE_q  & ( (!regval2_ID[0] & (((regval2_ID[1])) # (regval1_ID[10]))) # (regval2_ID[0] & (((\regval1_ID[7]~DUPLICATE_q  & regval2_ID[1])))) ) ) ) # ( \regval1_ID[9]~DUPLICATE_q  & ( 
// !\regval1_ID[8]~DUPLICATE_q  & ( (!regval2_ID[0] & (regval1_ID[10] & ((!regval2_ID[1])))) # (regval2_ID[0] & (((!regval2_ID[1]) # (\regval1_ID[7]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( !\regval1_ID[8]~DUPLICATE_q  & ( (!regval2_ID[0] 
// & (regval1_ID[10] & ((!regval2_ID[1])))) # (regval2_ID[0] & (((\regval1_ID[7]~DUPLICATE_q  & regval2_ID[1])))) ) ) )

	.dataa(!regval1_ID[10]),
	.datab(!regval2_ID[0]),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!\regval1_ID[9]~DUPLICATE_q ),
	.dataf(!\regval1_ID[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h4403770344CF77CF;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftLeft0~10_combout  & ( ((!regval2_ID[3] & ((\ShiftLeft0~41_combout ))) # (regval2_ID[3] & (\ShiftLeft0~11_combout ))) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~7_combout  & ( 
// \ShiftLeft0~10_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~41_combout ))) # (regval2_ID[3] & (\ShiftLeft0~11_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) ) # ( \ShiftLeft0~7_combout  & ( !\ShiftLeft0~10_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~41_combout ))) # (regval2_ID[3] & (\ShiftLeft0~11_combout )))) # (regval2_ID[2] & (((regval2_ID[3])))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( !\ShiftLeft0~10_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] 
// & ((\ShiftLeft0~41_combout ))) # (regval2_ID[3] & (\ShiftLeft0~11_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~11_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~41_combout ),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h02A207A752F257F7;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \regs[15][21]~feeder (
// Equation(s):
// \regs[15][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][21]~feeder .extended_lut = "off";
defparam \regs[15][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N14
dffeas \regs[15][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \regs[3][21]~feeder (
// Equation(s):
// \regs[3][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][21]~feeder .extended_lut = "off";
defparam \regs[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N1
dffeas \regs[3][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N30
cyclonev_lcell_comb \regs[11][21]~feeder (
// Equation(s):
// \regs[11][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][21]~feeder .extended_lut = "off";
defparam \regs[11][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \regs[11][21]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( inst_FE[3] & ( \regs[11][21]~DUPLICATE_q  & ( (!inst_FE[2]) # (\regs[15][21]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[11][21]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[3][21]~q ))) # (inst_FE[2] & (\regs[7][21]~q )) ) ) ) # ( inst_FE[3] & ( 
// !\regs[11][21]~DUPLICATE_q  & ( (\regs[15][21]~q  & inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( !\regs[11][21]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[3][21]~q ))) # (inst_FE[2] & (\regs[7][21]~q )) ) ) )

	.dataa(!\regs[7][21]~q ),
	.datab(!\regs[15][21]~q ),
	.datac(!\regs[3][21]~q ),
	.datad(!inst_FE[2]),
	.datae(!inst_FE[3]),
	.dataf(!\regs[11][21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h0F5500330F55FF33;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \regs[9][21]~feeder (
// Equation(s):
// \regs[9][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][21]~feeder .extended_lut = "off";
defparam \regs[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N20
dffeas \regs[9][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \regs[5][21]~feeder (
// Equation(s):
// \regs[5][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][21]~feeder .extended_lut = "off";
defparam \regs[5][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \regs[5][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \regs[1][21]~feeder (
// Equation(s):
// \regs[1][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][21]~feeder .extended_lut = "off";
defparam \regs[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N56
dffeas \regs[1][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \regs[13][21]~feeder (
// Equation(s):
// \regs[13][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][21]~feeder .extended_lut = "off";
defparam \regs[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N23
dffeas \regs[13][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[1][21]~q  & ( \regs[13][21]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[9][21]~q ))) # (inst_FE[2] & (((\regs[5][21]~q ) # (inst_FE[3])))) ) ) ) # ( !\regs[1][21]~q  & ( \regs[13][21]~q  & ( (!inst_FE[2] & (\regs[9][21]~q  
// & (inst_FE[3]))) # (inst_FE[2] & (((\regs[5][21]~q ) # (inst_FE[3])))) ) ) ) # ( \regs[1][21]~q  & ( !\regs[13][21]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[9][21]~q ))) # (inst_FE[2] & (((!inst_FE[3] & \regs[5][21]~q )))) ) ) ) # ( !\regs[1][21]~q 
//  & ( !\regs[13][21]~q  & ( (!inst_FE[2] & (\regs[9][21]~q  & (inst_FE[3]))) # (inst_FE[2] & (((!inst_FE[3] & \regs[5][21]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[9][21]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[5][21]~q ),
	.datae(!\regs[1][21]~q ),
	.dataf(!\regs[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \regs[0][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \regs[12][21]~feeder (
// Equation(s):
// \regs[12][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][21]~feeder .extended_lut = "off";
defparam \regs[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \regs[12][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \regs[4][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N45
cyclonev_lcell_comb \regs[8][21]~feeder (
// Equation(s):
// \regs[8][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][21]~feeder .extended_lut = "off";
defparam \regs[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N46
dffeas \regs[8][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[4][21]~q  & ( \regs[8][21]~q  & ( (!inst_FE[2] & (((\regs[0][21]~q )) # (inst_FE[3]))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[12][21]~q )))) ) ) ) # ( !\regs[4][21]~q  & ( \regs[8][21]~q  & ( (!inst_FE[2] & (((\regs[0][21]~q 
// )) # (inst_FE[3]))) # (inst_FE[2] & (inst_FE[3] & ((\regs[12][21]~q )))) ) ) ) # ( \regs[4][21]~q  & ( !\regs[8][21]~q  & ( (!inst_FE[2] & (!inst_FE[3] & (\regs[0][21]~q ))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[12][21]~q )))) ) ) ) # ( !\regs[4][21]~q 
//  & ( !\regs[8][21]~q  & ( (!inst_FE[2] & (!inst_FE[3] & (\regs[0][21]~q ))) # (inst_FE[2] & (inst_FE[3] & ((\regs[12][21]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[0][21]~q ),
	.datad(!\regs[12][21]~q ),
	.datae(!\regs[4][21]~q ),
	.dataf(!\regs[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N59
dffeas \regs[10][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \regs[2][21]~feeder (
// Equation(s):
// \regs[2][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][21]~feeder .extended_lut = "off";
defparam \regs[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \regs[2][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N52
dffeas \regs[14][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \regs[6][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[14][21]~q  & ( \regs[6][21]~q  & ( ((!inst_FE[3] & ((\regs[2][21]~q ))) # (inst_FE[3] & (\regs[10][21]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[14][21]~q  & ( \regs[6][21]~q  & ( (!inst_FE[3] & (((\regs[2][21]~q ) # 
// (inst_FE[2])))) # (inst_FE[3] & (\regs[10][21]~q  & (!inst_FE[2]))) ) ) ) # ( \regs[14][21]~q  & ( !\regs[6][21]~q  & ( (!inst_FE[3] & (((!inst_FE[2] & \regs[2][21]~q )))) # (inst_FE[3] & (((inst_FE[2])) # (\regs[10][21]~q ))) ) ) ) # ( !\regs[14][21]~q  
// & ( !\regs[6][21]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[2][21]~q ))) # (inst_FE[3] & (\regs[10][21]~q )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[10][21]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[2][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\regs[6][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \Mux42~0_combout  & ( \Mux42~2_combout  & ( (!\inst_FE[0]~DUPLICATE_q ) # ((!\inst_FE[1]~DUPLICATE_q  & ((\Mux42~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux42~3_combout ))) ) ) ) # ( !\Mux42~0_combout  & ( \Mux42~2_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \Mux42~1_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux42~3_combout ))) ) ) ) # ( \Mux42~0_combout  & ( !\Mux42~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((!\inst_FE[0]~DUPLICATE_q ) # (\Mux42~1_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux42~3_combout  & (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\Mux42~0_combout  & ( !\Mux42~2_combout  & ( (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\Mux42~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux42~3_combout )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\Mux42~3_combout ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux42~1_combout ),
	.datae(!\Mux42~0_combout ),
	.dataf(!\Mux42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N10
dffeas \regval2_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux42~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[21] .is_wysiwyg = "true";
defparam \regval2_ID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N41
dffeas \regval2_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[21] .is_wysiwyg = "true";
defparam \regval2_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N8
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFD82D00B33333333333333333316AB80B868F20000000000006C00";
// synopsys translate_on

// Location: FF_X50_Y11_N53
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N51
cyclonev_lcell_comb \rd_val_MEM_w[21]~60 (
// Equation(s):
// \rd_val_MEM_w[21]~60_combout  = ( \dmem~22_q  & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~22_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( !\dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~22_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~60 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~60 .lut_mask = 64'h0202F2F20707F7F7;
defparam \rd_val_MEM_w[21]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N14
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N24
cyclonev_lcell_comb \rd_val_MEM_w[21]~61 (
// Equation(s):
// \rd_val_MEM_w[21]~61_combout  = ( \rd_val_MEM_w[21]~60_combout  & ( dmem_rtl_0_bypass[72] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[71]))) ) ) ) # ( !\rd_val_MEM_w[21]~60_combout  & ( dmem_rtl_0_bypass[72] & ( 
// (!\Equal19~6_combout  & (dmem_rtl_0_bypass[71] & \dmem~42_combout )) ) ) ) # ( \rd_val_MEM_w[21]~60_combout  & ( !dmem_rtl_0_bypass[72] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[71]) ) ) ) # ( !\rd_val_MEM_w[21]~60_combout  & ( !dmem_rtl_0_bypass[72] 
// & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[71]) ) ) )

	.dataa(!\Equal19~6_combout ),
	.datab(!dmem_rtl_0_bypass[71]),
	.datac(!\dmem~42_combout ),
	.datad(gnd),
	.datae(!\rd_val_MEM_w[21]~60_combout ),
	.dataf(!dmem_rtl_0_bypass[72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~61 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~61 .lut_mask = 64'h222222220202A2A2;
defparam \rd_val_MEM_w[21]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \aluout_EX_r[21]~71 (
// Equation(s):
// \aluout_EX_r[21]~71_combout  = ( !op2_ID[3] & ( (\op2_ID[5]~DUPLICATE_q  & (!op2_ID[0] & \Equal11~0_combout )) ) )

	.dataa(gnd),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!\Equal11~0_combout ),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~71 .extended_lut = "off";
defparam \aluout_EX_r[21]~71 .lut_mask = 64'h0030003000000000;
defparam \aluout_EX_r[21]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \regs[0][26]~feeder (
// Equation(s):
// \regs[0][26]~feeder_combout  = ( \regval_MEM[26]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][26]~feeder .extended_lut = "off";
defparam \regs[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \regs[0][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N8
dffeas \regs[1][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \regs[2][26]~feeder (
// Equation(s):
// \regs[2][26]~feeder_combout  = ( \regval_MEM[26]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][26]~feeder .extended_lut = "off";
defparam \regs[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N55
dffeas \regs[2][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[1][26]~q  & ( \regs[2][26]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\regs[0][26]~q )) # (\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[3][26]~q )))) ) ) ) # ( !\regs[1][26]~q  & 
// ( \regs[2][26]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][26]~q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[3][26]~q )))) ) ) ) # ( \regs[1][26]~q  & ( !\regs[2][26]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\regs[0][26]~q )) # (\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\regs[3][26]~q ))) ) ) ) # ( !\regs[1][26]~q  & ( !\regs[2][26]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][26]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\regs[3][26]~q ))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[3][26]~q ),
	.datad(!\regs[0][26]~q ),
	.datae(!\regs[1][26]~q ),
	.dataf(!\regs[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \regs[15][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N14
dffeas \regval2_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26] .is_wysiwyg = "true";
defparam \regval2_ID[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[26]~95 (
// Equation(s):
// \aluout_EX_r[26]~95_combout  = ( regval2_ID[26] & ( (!op2_ID[0] & (!op2_ID[3] $ (!\regval1_ID[26]~DUPLICATE_q  $ (op2_ID[1])))) # (op2_ID[0] & (!op2_ID[3] & ((!op2_ID[1])))) ) ) # ( !regval2_ID[26] & ( (!op2_ID[0] & (!op2_ID[3] $ 
// (((!\regval1_ID[26]~DUPLICATE_q ) # (!op2_ID[1]))))) # (op2_ID[0] & (!op2_ID[1] & (!op2_ID[3] $ (!\regval1_ID[26]~DUPLICATE_q )))) ) )

	.dataa(!op2_ID[3]),
	.datab(!\regval1_ID[26]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~95 .extended_lut = "off";
defparam \aluout_EX_r[26]~95 .lut_mask = 64'h566056606A906A90;
defparam \aluout_EX_r[26]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \PC_FE~34 (
// Equation(s):
// \PC_FE~34_combout  = ( PC_ID[26] & ( (\regval1_ID[26]~DUPLICATE_q ) # (ctrlsig_ID[3]) ) ) # ( !PC_ID[26] & ( (!ctrlsig_ID[3] & \regval1_ID[26]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~34 .extended_lut = "off";
defparam \PC_FE~34 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC_FE~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N15
cyclonev_lcell_comb \regs[2][25]~feeder (
// Equation(s):
// \regs[2][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][25]~feeder .extended_lut = "off";
defparam \regs[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N16
dffeas \regs[2][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \regs[14][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N50
dffeas \regs[10][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N28
dffeas \regs[6][25]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N33
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( inst_FE[7] & ( \regs[6][25]~DUPLICATE_q  & ( (!inst_FE[6] & ((\regs[10][25]~q ))) # (inst_FE[6] & (\regs[14][25]~q )) ) ) ) # ( !inst_FE[7] & ( \regs[6][25]~DUPLICATE_q  & ( (inst_FE[6]) # (\regs[2][25]~q ) ) ) ) # ( inst_FE[7] & ( 
// !\regs[6][25]~DUPLICATE_q  & ( (!inst_FE[6] & ((\regs[10][25]~q ))) # (inst_FE[6] & (\regs[14][25]~q )) ) ) ) # ( !inst_FE[7] & ( !\regs[6][25]~DUPLICATE_q  & ( (\regs[2][25]~q  & !inst_FE[6]) ) ) )

	.dataa(!\regs[2][25]~q ),
	.datab(!\regs[14][25]~q ),
	.datac(!inst_FE[6]),
	.datad(!\regs[10][25]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[6][25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h505003F35F5F03F3;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N10
dffeas \regs[7][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \regs[15][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N56
dffeas \regs[11][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \regs[3][25]~feeder (
// Equation(s):
// \regs[3][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][25]~feeder .extended_lut = "off";
defparam \regs[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N40
dffeas \regs[3][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \regs[11][25]~q  & ( \regs[3][25]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[7][25]~q )) # (inst_FE[7] & ((\regs[15][25]~q )))) ) ) ) # ( !\regs[11][25]~q  & ( \regs[3][25]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[7][25]~q 
// ))) # (inst_FE[7] & (((\regs[15][25]~q  & inst_FE[6])))) ) ) ) # ( \regs[11][25]~q  & ( !\regs[3][25]~q  & ( (!inst_FE[7] & (\regs[7][25]~q  & ((inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6]) # (\regs[15][25]~q )))) ) ) ) # ( !\regs[11][25]~q  & ( 
// !\regs[3][25]~q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[7][25]~q )) # (inst_FE[7] & ((\regs[15][25]~q ))))) ) ) )

	.dataa(!\regs[7][25]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[15][25]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[11][25]~q ),
	.dataf(!\regs[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \regs[0][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \regs[4][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N58
dffeas \regs[12][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[4][25]~q  & ( \regs[12][25]~q  & ( ((!inst_FE[7] & ((\regs[0][25]~q ))) # (inst_FE[7] & (\regs[8][25]~q ))) # (inst_FE[6]) ) ) ) # ( !\regs[4][25]~q  & ( \regs[12][25]~q  & ( (!inst_FE[7] & (((!inst_FE[6] & \regs[0][25]~q )))) # 
// (inst_FE[7] & (((inst_FE[6])) # (\regs[8][25]~q ))) ) ) ) # ( \regs[4][25]~q  & ( !\regs[12][25]~q  & ( (!inst_FE[7] & (((\regs[0][25]~q ) # (inst_FE[6])))) # (inst_FE[7] & (\regs[8][25]~q  & (!inst_FE[6]))) ) ) ) # ( !\regs[4][25]~q  & ( !\regs[12][25]~q 
//  & ( (!inst_FE[6] & ((!inst_FE[7] & ((\regs[0][25]~q ))) # (inst_FE[7] & (\regs[8][25]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[8][25]~q ),
	.datac(!inst_FE[6]),
	.datad(!\regs[0][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\regs[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N20
dffeas \regs[1][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \regs[5][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N4
dffeas \regs[13][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \regs[9][25]~feeder (
// Equation(s):
// \regs[9][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][25]~feeder .extended_lut = "off";
defparam \regs[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \regs[9][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \regs[13][25]~q  & ( \regs[9][25]~q  & ( ((!inst_FE[6] & (\regs[1][25]~q )) # (inst_FE[6] & ((\regs[5][25]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[13][25]~q  & ( \regs[9][25]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][25]~q )) # 
// (inst_FE[6] & ((\regs[5][25]~q ))))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( \regs[13][25]~q  & ( !\regs[9][25]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][25]~q )) # (inst_FE[6] & ((\regs[5][25]~q ))))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # 
// ( !\regs[13][25]~q  & ( !\regs[9][25]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][25]~q )) # (inst_FE[6] & ((\regs[5][25]~q ))))) ) ) )

	.dataa(!\regs[1][25]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\regs[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h404C434F707C737F;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~0_combout  & ( \Mux6~1_combout  & ( (!inst_FE[5]) # ((!inst_FE[4] & (\Mux6~2_combout )) # (inst_FE[4] & ((\Mux6~3_combout )))) ) ) ) # ( !\Mux6~0_combout  & ( \Mux6~1_combout  & ( (!inst_FE[5] & (inst_FE[4])) # (inst_FE[5] & 
// ((!inst_FE[4] & (\Mux6~2_combout )) # (inst_FE[4] & ((\Mux6~3_combout ))))) ) ) ) # ( \Mux6~0_combout  & ( !\Mux6~1_combout  & ( (!inst_FE[5] & (!inst_FE[4])) # (inst_FE[5] & ((!inst_FE[4] & (\Mux6~2_combout )) # (inst_FE[4] & ((\Mux6~3_combout ))))) ) ) 
// ) # ( !\Mux6~0_combout  & ( !\Mux6~1_combout  & ( (inst_FE[5] & ((!inst_FE[4] & (\Mux6~2_combout )) # (inst_FE[4] & ((\Mux6~3_combout ))))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\Mux6~2_combout ),
	.datad(!\Mux6~3_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \regval1_ID[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \PC_FE[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[25] .is_wysiwyg = "true";
defparam \PC_FE[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \PC_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[25] .is_wysiwyg = "true";
defparam \PC_ID[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \PC_FE~36 (
// Equation(s):
// \PC_FE~36_combout  = ( ctrlsig_ID[3] & ( PC_ID[25] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[25]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\regval1_ID[25]~DUPLICATE_q ),
	.datac(!PC_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~36 .extended_lut = "off";
defparam \PC_FE~36 .lut_mask = 64'h333333330F0F0F0F;
defparam \PC_FE~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N28
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N58
dffeas \regs[8][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N26
dffeas \regs[10][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N56
dffeas \regs[11][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \regs[9][22]~feeder (
// Equation(s):
// \regs[9][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][22]~feeder .extended_lut = "off";
defparam \regs[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N55
dffeas \regs[9][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[11][22]~q  & ( \regs[9][22]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[8][22]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[10][22]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[11][22]~q  & ( \regs[9][22]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[8][22]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \regs[10][22]~q )))) ) ) ) # ( \regs[11][22]~q  & ( !\regs[9][22]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[8][22]~q  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[10][22]~q ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[11][22]~q  & ( !\regs[9][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[8][22]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[10][22]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[8][22]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[10][22]~q ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\regs[9][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \regs[0][22]~feeder (
// Equation(s):
// \regs[0][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][22]~feeder .extended_lut = "off";
defparam \regs[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \regs[0][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \regs[1][22]~feeder (
// Equation(s):
// \regs[1][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][22]~feeder .extended_lut = "off";
defparam \regs[1][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \regs[1][22]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N46
dffeas \regs[3][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[1][22]~DUPLICATE_q  & ( \regs[3][22]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][22]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][22]~q ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[1][22]~DUPLICATE_q  & ( 
// \regs[3][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][22]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][22]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q )) ) ) ) # ( \regs[1][22]~DUPLICATE_q  & ( 
// !\regs[3][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][22]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][22]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q )) ) ) ) # ( !\regs[1][22]~DUPLICATE_q  & ( 
// !\regs[3][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][22]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][22]~q )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[2][22]~q ),
	.datad(!\regs[0][22]~q ),
	.datae(!\regs[1][22]~DUPLICATE_q ),
	.dataf(!\regs[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \regs[4][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \regs[7][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N56
dffeas \regs[5][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \regs[6][22]~feeder (
// Equation(s):
// \regs[6][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][22]~feeder .extended_lut = "off";
defparam \regs[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N35
dffeas \regs[6][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \regs[5][22]~q  & ( \regs[6][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][22]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][22]~q )))) ) ) ) # ( !\regs[5][22]~q  & 
// ( \regs[6][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][22]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\regs[7][22]~q )))) ) ) ) # ( \regs[5][22]~q  & ( !\regs[6][22]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q  & (\regs[4][22]~q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][22]~q )))) ) ) ) # ( !\regs[5][22]~q  & ( !\regs[6][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (!\inst_FE[1]~DUPLICATE_q  & (\regs[4][22]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\regs[7][22]~q )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[4][22]~q ),
	.datad(!\regs[7][22]~q ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\regs[6][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N31
dffeas \regs[12][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \regs[14][22]~feeder (
// Equation(s):
// \regs[14][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][22]~feeder .extended_lut = "off";
defparam \regs[14][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N20
dffeas \regs[14][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \regs[15][22]~feeder (
// Equation(s):
// \regs[15][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][22]~feeder .extended_lut = "off";
defparam \regs[15][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \regs[15][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \regs[13][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[15][22]~q  & ( \regs[13][22]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][22]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][22]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[15][22]~q  & ( \regs[13][22]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[12][22]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \regs[14][22]~q )))) ) ) ) # ( \regs[15][22]~q  & ( !\regs[13][22]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[12][22]~q  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][22]~q ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][22]~q  & ( !\regs[13][22]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[12][22]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][22]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[12][22]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[14][22]~q ),
	.datae(!\regs[15][22]~q ),
	.dataf(!\regs[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~1_combout  & ( \Mux41~3_combout  & ( ((!inst_FE[3] & ((\Mux41~0_combout ))) # (inst_FE[3] & (\Mux41~2_combout ))) # (inst_FE[2]) ) ) ) # ( !\Mux41~1_combout  & ( \Mux41~3_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// ((\Mux41~0_combout ))) # (inst_FE[3] & (\Mux41~2_combout )))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \Mux41~1_combout  & ( !\Mux41~3_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\Mux41~0_combout ))) # (inst_FE[3] & (\Mux41~2_combout )))) # 
// (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( !\Mux41~1_combout  & ( !\Mux41~3_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\Mux41~0_combout ))) # (inst_FE[3] & (\Mux41~2_combout )))) ) ) )

	.dataa(!\Mux41~2_combout ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\Mux41~0_combout ),
	.datae(!\Mux41~1_combout ),
	.dataf(!\Mux41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N19
dffeas \regval2_ID[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \regval2_EX[22]~feeder (
// Equation(s):
// \regval2_EX[22]~feeder_combout  = ( \regval2_ID[22]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[22]~feeder .extended_lut = "off";
defparam \regval2_EX[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N44
dffeas \regval2_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[22] .is_wysiwyg = "true";
defparam \regval2_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y11_N8
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DFD82D00B111111111111111111168000B068D20000000000006800";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \rd_val_MEM_w[22]~62 (
// Equation(s):
// \rd_val_MEM_w[22]~62_combout  = ( \dmem~23_q  & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (!\dmem~0_q )) # (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ) ) ) ) # ( !\dmem~23_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( \dmem~23_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~23_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~23_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~62 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~62 .lut_mask = 64'h0003FF0300F3FFF3;
defparam \rd_val_MEM_w[22]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N0
cyclonev_lcell_comb \rd_val_MEM_w[22]~63 (
// Equation(s):
// \rd_val_MEM_w[22]~63_combout  = ( \dmem~42_combout  & ( \rd_val_MEM_w[22]~62_combout  & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[73]) ) ) ) # ( !\dmem~42_combout  & ( \rd_val_MEM_w[22]~62_combout  & ( (!\Equal19~6_combout  & ((dmem_rtl_0_bypass[73]) # 
// (dmem_rtl_0_bypass[74]))) ) ) ) # ( \dmem~42_combout  & ( !\rd_val_MEM_w[22]~62_combout  & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[73]) ) ) ) # ( !\dmem~42_combout  & ( !\rd_val_MEM_w[22]~62_combout  & ( (!\Equal19~6_combout  & (!dmem_rtl_0_bypass[74] 
// & dmem_rtl_0_bypass[73])) ) ) )

	.dataa(!\Equal19~6_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[74]),
	.datad(!dmem_rtl_0_bypass[73]),
	.datae(!\dmem~42_combout ),
	.dataf(!\rd_val_MEM_w[22]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~63 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~63 .lut_mask = 64'h00A000AA0AAA00AA;
defparam \rd_val_MEM_w[22]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \regval2_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[20] .is_wysiwyg = "true";
defparam \regval2_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFD82D00B111111111111111111169DE0B869F90000000000006C00";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N3
cyclonev_lcell_comb \rd_val_MEM_w[20]~58 (
// Equation(s):
// \rd_val_MEM_w[20]~58_combout  = ( \dmem~21_q  & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~21_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~58 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~58 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \rd_val_MEM_w[20]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N25
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N48
cyclonev_lcell_comb \rd_val_MEM_w[20]~59 (
// Equation(s):
// \rd_val_MEM_w[20]~59_combout  = ( \rd_val_MEM_w[20]~58_combout  & ( dmem_rtl_0_bypass[70] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[69]))) ) ) ) # ( !\rd_val_MEM_w[20]~58_combout  & ( dmem_rtl_0_bypass[70] & ( 
// (!\Equal19~6_combout  & (dmem_rtl_0_bypass[69] & \dmem~42_combout )) ) ) ) # ( \rd_val_MEM_w[20]~58_combout  & ( !dmem_rtl_0_bypass[70] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[69]) ) ) ) # ( !\rd_val_MEM_w[20]~58_combout  & ( !dmem_rtl_0_bypass[70] 
// & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[69]) ) ) )

	.dataa(!\Equal19~6_combout ),
	.datab(!dmem_rtl_0_bypass[69]),
	.datac(gnd),
	.datad(!\dmem~42_combout ),
	.datae(!\rd_val_MEM_w[20]~58_combout ),
	.dataf(!dmem_rtl_0_bypass[70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~59 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~59 .lut_mask = 64'h222222220022AA22;
defparam \rd_val_MEM_w[20]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N35
dffeas \regs[6][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \regs[7][20]~feeder (
// Equation(s):
// \regs[7][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][20]~feeder .extended_lut = "off";
defparam \regs[7][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \regs[7][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N49
dffeas \regs[5][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \regs[7][20]~q  & ( \regs[5][20]~q  & ( ((!inst_FE[5] & ((\regs[4][20]~q ))) # (inst_FE[5] & (\regs[6][20]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[7][20]~q  & ( \regs[5][20]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[4][20]~q ))) # 
// (inst_FE[5] & (\regs[6][20]~q )))) # (inst_FE[4] & (((!inst_FE[5])))) ) ) ) # ( \regs[7][20]~q  & ( !\regs[5][20]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[4][20]~q ))) # (inst_FE[5] & (\regs[6][20]~q )))) # (inst_FE[4] & (((inst_FE[5])))) ) ) ) # ( 
// !\regs[7][20]~q  & ( !\regs[5][20]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[4][20]~q ))) # (inst_FE[5] & (\regs[6][20]~q )))) ) ) )

	.dataa(!\regs[6][20]~q ),
	.datab(!inst_FE[4]),
	.datac(!inst_FE[5]),
	.datad(!\regs[4][20]~q ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\regs[5][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N31
dffeas \regs[1][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \regs[2][20]~feeder (
// Equation(s):
// \regs[2][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][20]~feeder .extended_lut = "off";
defparam \regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \regs[2][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N50
dffeas \regs[0][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \regs[3][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \regs[0][20]~q  & ( \regs[3][20]~q  & ( (!inst_FE[5] & ((!inst_FE[4]) # ((\regs[1][20]~q )))) # (inst_FE[5] & (((\regs[2][20]~q )) # (inst_FE[4]))) ) ) ) # ( !\regs[0][20]~q  & ( \regs[3][20]~q  & ( (!inst_FE[5] & (inst_FE[4] & 
// (\regs[1][20]~q ))) # (inst_FE[5] & (((\regs[2][20]~q )) # (inst_FE[4]))) ) ) ) # ( \regs[0][20]~q  & ( !\regs[3][20]~q  & ( (!inst_FE[5] & ((!inst_FE[4]) # ((\regs[1][20]~q )))) # (inst_FE[5] & (!inst_FE[4] & ((\regs[2][20]~q )))) ) ) ) # ( 
// !\regs[0][20]~q  & ( !\regs[3][20]~q  & ( (!inst_FE[5] & (inst_FE[4] & (\regs[1][20]~q ))) # (inst_FE[5] & (!inst_FE[4] & ((\regs[2][20]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\regs[1][20]~q ),
	.datad(!\regs[2][20]~q ),
	.datae(!\regs[0][20]~q ),
	.dataf(!\regs[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N23
dffeas \regs[11][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N55
dffeas \regs[8][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N38
dffeas \regs[10][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N48
cyclonev_lcell_comb \regs[9][20]~feeder (
// Equation(s):
// \regs[9][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][20]~feeder .extended_lut = "off";
defparam \regs[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N49
dffeas \regs[9][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[10][20]~q  & ( \regs[9][20]~q  & ( (!inst_FE[5] & (((\regs[8][20]~q ) # (inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4])) # (\regs[11][20]~q ))) ) ) ) # ( !\regs[10][20]~q  & ( \regs[9][20]~q  & ( (!inst_FE[5] & 
// (((\regs[8][20]~q ) # (inst_FE[4])))) # (inst_FE[5] & (\regs[11][20]~q  & (inst_FE[4]))) ) ) ) # ( \regs[10][20]~q  & ( !\regs[9][20]~q  & ( (!inst_FE[5] & (((!inst_FE[4] & \regs[8][20]~q )))) # (inst_FE[5] & (((!inst_FE[4])) # (\regs[11][20]~q ))) ) ) ) 
// # ( !\regs[10][20]~q  & ( !\regs[9][20]~q  & ( (!inst_FE[5] & (((!inst_FE[4] & \regs[8][20]~q )))) # (inst_FE[5] & (\regs[11][20]~q  & (inst_FE[4]))) ) ) )

	.dataa(!\regs[11][20]~q ),
	.datab(!inst_FE[5]),
	.datac(!inst_FE[4]),
	.datad(!\regs[8][20]~q ),
	.datae(!\regs[10][20]~q ),
	.dataf(!\regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N14
dffeas \regs[15][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \regs[14][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \regs[13][20]~feeder (
// Equation(s):
// \regs[13][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][20]~feeder .extended_lut = "off";
defparam \regs[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N7
dffeas \regs[13][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \regs[12][20]~feeder (
// Equation(s):
// \regs[12][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][20]~feeder .extended_lut = "off";
defparam \regs[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N37
dffeas \regs[12][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N21
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[13][20]~q  & ( \regs[12][20]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[14][20]~q ))) # (inst_FE[4] & (\regs[15][20]~q ))) ) ) ) # ( !\regs[13][20]~q  & ( \regs[12][20]~q  & ( (!inst_FE[5] & (!inst_FE[4])) # (inst_FE[5] & 
// ((!inst_FE[4] & ((\regs[14][20]~q ))) # (inst_FE[4] & (\regs[15][20]~q )))) ) ) ) # ( \regs[13][20]~q  & ( !\regs[12][20]~q  & ( (!inst_FE[5] & (inst_FE[4])) # (inst_FE[5] & ((!inst_FE[4] & ((\regs[14][20]~q ))) # (inst_FE[4] & (\regs[15][20]~q )))) ) ) ) 
// # ( !\regs[13][20]~q  & ( !\regs[12][20]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[14][20]~q ))) # (inst_FE[4] & (\regs[15][20]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\regs[15][20]~q ),
	.datad(!\regs[14][20]~q ),
	.datae(!\regs[13][20]~q ),
	.dataf(!\regs[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~2_combout  & ( \Mux11~3_combout  & ( ((!inst_FE[6] & ((\Mux11~0_combout ))) # (inst_FE[6] & (\Mux11~1_combout ))) # (inst_FE[7]) ) ) ) # ( !\Mux11~2_combout  & ( \Mux11~3_combout  & ( (!inst_FE[7] & ((!inst_FE[6] & 
// ((\Mux11~0_combout ))) # (inst_FE[6] & (\Mux11~1_combout )))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # ( \Mux11~2_combout  & ( !\Mux11~3_combout  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\Mux11~0_combout ))) # (inst_FE[6] & (\Mux11~1_combout )))) # 
// (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( !\Mux11~2_combout  & ( !\Mux11~3_combout  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\Mux11~0_combout ))) # (inst_FE[6] & (\Mux11~1_combout )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\Mux11~1_combout ),
	.datac(!inst_FE[6]),
	.datad(!\Mux11~0_combout ),
	.datae(!\Mux11~2_combout ),
	.dataf(!\Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N13
dffeas \regval1_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20] .is_wysiwyg = "true";
defparam \regval1_ID[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N33
cyclonev_lcell_comb \aluout_EX_r[20]~120 (
// Equation(s):
// \aluout_EX_r[20]~120_combout  = ( \aluout_EX_r[20]~12_combout  & ( (regval1_ID[20] & !\Equal11~0_combout ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[20]),
	.datac(gnd),
	.datad(!\Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~120 .extended_lut = "off";
defparam \aluout_EX_r[20]~120 .lut_mask = 64'h0000000033003300;
defparam \aluout_EX_r[20]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N36
cyclonev_lcell_comb \aluout_EX_r[16]~118 (
// Equation(s):
// \aluout_EX_r[16]~118_combout  = ( \aluout_EX_r[13]~11_combout  & ( \aluout_EX_r[11]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[11]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~118 .extended_lut = "off";
defparam \aluout_EX_r[16]~118 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r[16]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N51
cyclonev_lcell_comb \aluout_EX_r[20]~203 (
// Equation(s):
// \aluout_EX_r[20]~203_combout  = ( !\aluout_EX_r[16]~118_combout  & ( !\aluout_EX_r[20]~120_combout  ) )

	.dataa(!\aluout_EX_r[20]~120_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[16]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~203 .extended_lut = "off";
defparam \aluout_EX_r[20]~203 .lut_mask = 64'hAAAAAAAA00000000;
defparam \aluout_EX_r[20]~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[20]~119 (
// Equation(s):
// \aluout_EX_r[20]~119_combout  = ( op2_ID[0] & ( op2_ID[3] & ( (op2_ID[2] & (!regval1_ID[20] & !regval2_ID[20])) ) ) ) # ( !op2_ID[0] & ( op2_ID[3] & ( (op2_ID[2] & ((!regval1_ID[20]) # (!regval2_ID[20]))) ) ) ) # ( op2_ID[0] & ( !op2_ID[3] & ( (op2_ID[2] 
// & ((regval2_ID[20]) # (regval1_ID[20]))) ) ) ) # ( !op2_ID[0] & ( !op2_ID[3] & ( (op2_ID[2] & (regval1_ID[20] & regval2_ID[20])) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[20]),
	.datac(!regval2_ID[20]),
	.datad(gnd),
	.datae(!op2_ID[0]),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~119 .extended_lut = "off";
defparam \aluout_EX_r[20]~119 .lut_mask = 64'h0101151554544040;
defparam \aluout_EX_r[20]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N14
dffeas \regval1_ID[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N56
dffeas \regs[0][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N24
cyclonev_lcell_comb \regs[12][19]~feeder (
// Equation(s):
// \regs[12][19]~feeder_combout  = ( \regval_MEM[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][19]~feeder .extended_lut = "off";
defparam \regs[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N25
dffeas \regs[12][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N18
cyclonev_lcell_comb \regs[8][19]~feeder (
// Equation(s):
// \regs[8][19]~feeder_combout  = ( \regval_MEM[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][19]~feeder .extended_lut = "off";
defparam \regs[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N19
dffeas \regs[8][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N36
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[12][19]~q  & ( \regs[8][19]~q  & ( ((!inst_FE[2] & (\regs[0][19]~q )) # (inst_FE[2] & ((\regs[4][19]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[12][19]~q  & ( \regs[8][19]~q  & ( (!inst_FE[2] & (((\regs[0][19]~q )) # (inst_FE[3]))) 
// # (inst_FE[2] & (!inst_FE[3] & ((\regs[4][19]~q )))) ) ) ) # ( \regs[12][19]~q  & ( !\regs[8][19]~q  & ( (!inst_FE[2] & (!inst_FE[3] & (\regs[0][19]~q ))) # (inst_FE[2] & (((\regs[4][19]~q )) # (inst_FE[3]))) ) ) ) # ( !\regs[12][19]~q  & ( 
// !\regs[8][19]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][19]~q )) # (inst_FE[2] & ((\regs[4][19]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[0][19]~q ),
	.datad(!\regs[4][19]~q ),
	.datae(!\regs[12][19]~q ),
	.dataf(!\regs[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N56
dffeas \regs[11][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N15
cyclonev_lcell_comb \regs[7][19]~feeder (
// Equation(s):
// \regs[7][19]~feeder_combout  = ( \regval_MEM[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][19]~feeder .extended_lut = "off";
defparam \regs[7][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N16
dffeas \regs[7][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \regs[15][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \regs[3][19]~feeder (
// Equation(s):
// \regs[3][19]~feeder_combout  = ( \regval_MEM[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][19]~feeder .extended_lut = "off";
defparam \regs[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N7
dffeas \regs[3][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[15][19]~q  & ( \regs[3][19]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[11][19]~q ))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[7][19]~q )))) ) ) ) # ( !\regs[15][19]~q  & ( \regs[3][19]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) 
// # (\regs[11][19]~q ))) # (inst_FE[2] & (((\regs[7][19]~q  & !inst_FE[3])))) ) ) ) # ( \regs[15][19]~q  & ( !\regs[3][19]~q  & ( (!inst_FE[2] & (\regs[11][19]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[7][19]~q )))) ) ) ) # ( 
// !\regs[15][19]~q  & ( !\regs[3][19]~q  & ( (!inst_FE[2] & (\regs[11][19]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((\regs[7][19]~q  & !inst_FE[3])))) ) ) )

	.dataa(!\regs[11][19]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[7][19]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[15][19]~q ),
	.dataf(!\regs[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N2
dffeas \regs[1][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N49
dffeas \regs[13][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N19
dffeas \regs[5][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N20
dffeas \regs[9][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N21
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( inst_FE[3] & ( \regs[9][19]~q  & ( (!inst_FE[2]) # (\regs[13][19]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[9][19]~q  & ( (!inst_FE[2] & (\regs[1][19]~q )) # (inst_FE[2] & ((\regs[5][19]~q ))) ) ) ) # ( inst_FE[3] & ( !\regs[9][19]~q  & ( 
// (\regs[13][19]~q  & inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( !\regs[9][19]~q  & ( (!inst_FE[2] & (\regs[1][19]~q )) # (inst_FE[2] & ((\regs[5][19]~q ))) ) ) )

	.dataa(!\regs[1][19]~q ),
	.datab(!\regs[13][19]~q ),
	.datac(!\regs[5][19]~q ),
	.datad(!inst_FE[2]),
	.datae(!inst_FE[3]),
	.dataf(!\regs[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h550F0033550FFF33;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N8
dffeas \PC_FE[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \regs[1][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N58
dffeas \regs[13][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N1
dffeas \regs[5][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N6
cyclonev_lcell_comb \regs[9][17]~feeder (
// Equation(s):
// \regs[9][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][17]~feeder .extended_lut = "off";
defparam \regs[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N8
dffeas \regs[9][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N0
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[5][17]~q  & ( \regs[9][17]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # (\regs[1][17]~q ))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[13][17]~q )))) ) ) ) # ( !\regs[5][17]~q  & ( \regs[9][17]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # 
// (\regs[1][17]~q ))) # (inst_FE[2] & (((\regs[13][17]~q  & inst_FE[3])))) ) ) ) # ( \regs[5][17]~q  & ( !\regs[9][17]~q  & ( (!inst_FE[2] & (\regs[1][17]~q  & ((!inst_FE[3])))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[13][17]~q )))) ) ) ) # ( 
// !\regs[5][17]~q  & ( !\regs[9][17]~q  & ( (!inst_FE[2] & (\regs[1][17]~q  & ((!inst_FE[3])))) # (inst_FE[2] & (((\regs[13][17]~q  & inst_FE[3])))) ) ) )

	.dataa(!\regs[1][17]~q ),
	.datab(!\regs[13][17]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[5][17]~q ),
	.dataf(!\regs[9][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N31
dffeas \regs[11][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N54
cyclonev_lcell_comb \regs[3][17]~feeder (
// Equation(s):
// \regs[3][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][17]~feeder .extended_lut = "off";
defparam \regs[3][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N55
dffeas \regs[3][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N2
dffeas \regs[15][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N3
cyclonev_lcell_comb \regs[7][17]~feeder (
// Equation(s):
// \regs[7][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][17]~feeder .extended_lut = "off";
defparam \regs[7][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N4
dffeas \regs[7][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N0
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[15][17]~q  & ( \regs[7][17]~q  & ( ((!inst_FE[3] & ((\regs[3][17]~q ))) # (inst_FE[3] & (\regs[11][17]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[15][17]~q  & ( \regs[7][17]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][17]~q ))) 
// # (inst_FE[3] & (\regs[11][17]~q )))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( \regs[15][17]~q  & ( !\regs[7][17]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][17]~q ))) # (inst_FE[3] & (\regs[11][17]~q )))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) 
// # ( !\regs[15][17]~q  & ( !\regs[7][17]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][17]~q ))) # (inst_FE[3] & (\regs[11][17]~q )))) ) ) )

	.dataa(!\regs[11][17]~q ),
	.datab(!\regs[3][17]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[15][17]~q ),
	.dataf(!\regs[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N31
dffeas \regs[0][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N56
dffeas \regs[4][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N12
cyclonev_lcell_comb \regs[8][17]~feeder (
// Equation(s):
// \regs[8][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][17]~feeder .extended_lut = "off";
defparam \regs[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N13
dffeas \regs[8][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N30
cyclonev_lcell_comb \regs[12][17]~feeder (
// Equation(s):
// \regs[12][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][17]~feeder .extended_lut = "off";
defparam \regs[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N31
dffeas \regs[12][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N24
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[8][17]~q  & ( \regs[12][17]~q  & ( ((!inst_FE[2] & (\regs[0][17]~q )) # (inst_FE[2] & ((\regs[4][17]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[8][17]~q  & ( \regs[12][17]~q  & ( (!inst_FE[2] & (!inst_FE[3] & (\regs[0][17]~q ))) # 
// (inst_FE[2] & (((\regs[4][17]~q )) # (inst_FE[3]))) ) ) ) # ( \regs[8][17]~q  & ( !\regs[12][17]~q  & ( (!inst_FE[2] & (((\regs[0][17]~q )) # (inst_FE[3]))) # (inst_FE[2] & (!inst_FE[3] & ((\regs[4][17]~q )))) ) ) ) # ( !\regs[8][17]~q  & ( 
// !\regs[12][17]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][17]~q )) # (inst_FE[2] & ((\regs[4][17]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[0][17]~q ),
	.datad(!\regs[4][17]~q ),
	.datae(!\regs[8][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N1
dffeas \regs[10][17]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \regs[2][17]~feeder (
// Equation(s):
// \regs[2][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][17]~feeder .extended_lut = "off";
defparam \regs[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N25
dffeas \regs[2][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N21
cyclonev_lcell_comb \regs[6][17]~feeder (
// Equation(s):
// \regs[6][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][17]~feeder .extended_lut = "off";
defparam \regs[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N22
dffeas \regs[6][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N45
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[2][17]~q  & ( \regs[6][17]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[10][17]~DUPLICATE_q ))) # (inst_FE[2] & (\regs[14][17]~q ))) ) ) ) # ( !\regs[2][17]~q  & ( \regs[6][17]~q  & ( (!inst_FE[2] & (inst_FE[3] & 
// ((\regs[10][17]~DUPLICATE_q )))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[14][17]~q )))) ) ) ) # ( \regs[2][17]~q  & ( !\regs[6][17]~q  & ( (!inst_FE[2] & ((!inst_FE[3]) # ((\regs[10][17]~DUPLICATE_q )))) # (inst_FE[2] & (inst_FE[3] & (\regs[14][17]~q ))) 
// ) ) ) # ( !\regs[2][17]~q  & ( !\regs[6][17]~q  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regs[10][17]~DUPLICATE_q ))) # (inst_FE[2] & (\regs[14][17]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[14][17]~q ),
	.datad(!\regs[10][17]~DUPLICATE_q ),
	.datae(!\regs[2][17]~q ),
	.dataf(!\regs[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N48
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~0_combout  & ( \Mux46~2_combout  & ( (!\inst_FE[0]~DUPLICATE_q ) # ((!\inst_FE[1]~DUPLICATE_q  & (\Mux46~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux46~3_combout )))) ) ) ) # ( !\Mux46~0_combout  & ( \Mux46~2_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\Mux46~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\Mux46~3_combout )))) ) ) ) # ( \Mux46~0_combout  & ( !\Mux46~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// ((!\inst_FE[0]~DUPLICATE_q ) # ((\Mux46~1_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & ((\Mux46~3_combout )))) ) ) ) # ( !\Mux46~0_combout  & ( !\Mux46~2_combout  & ( (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// (\Mux46~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux46~3_combout ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\Mux46~1_combout ),
	.datad(!\Mux46~3_combout ),
	.datae(!\Mux46~0_combout ),
	.dataf(!\Mux46~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N49
dffeas \regval2_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux46~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17] .is_wysiwyg = "true";
defparam \regval2_ID[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N59
dffeas \regval2_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[17] .is_wysiwyg = "true";
defparam \regval2_EX[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[63]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[63]~feeder_combout  = ( regval2_EX[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N25
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011210490020000000000000000010480002040820000000000005000";
// synopsys translate_on

// Location: FF_X47_Y8_N35
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N33
cyclonev_lcell_comb \rd_val_MEM_w[17]~52 (
// Equation(s):
// \rd_val_MEM_w[17]~52_combout  = ( \dmem~18_q  & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( !\dmem~18_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) ) ) ) # ( \dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & (\dmem~0_q  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~18_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~52 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~52 .lut_mask = 64'h1100DDCC1133DDFF;
defparam \rd_val_MEM_w[17]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N44
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N48
cyclonev_lcell_comb \rd_val_MEM_w[17]~53 (
// Equation(s):
// \rd_val_MEM_w[17]~53_combout  = ( dmem_rtl_0_bypass[64] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout  & ((\rd_val_MEM_w[17]~52_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[63])))) ) ) # ( !dmem_rtl_0_bypass[64] & ( (!\Equal19~6_combout  & 
// dmem_rtl_0_bypass[63]) ) )

	.dataa(!\dmem~42_combout ),
	.datab(!\Equal19~6_combout ),
	.datac(!dmem_rtl_0_bypass[63]),
	.datad(!\rd_val_MEM_w[17]~52_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[64]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~53 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~53 .lut_mask = 64'h0C0C0C0C048C048C;
defparam \rd_val_MEM_w[17]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N43
dffeas \regval1_ID[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[20]~113 (
// Equation(s):
// \aluout_EX_r[20]~113_combout  = ( \aluout_EX_r[13]~11_combout  & ( \aluout_EX_r[11]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_EX_r[13]~11_combout ),
	.dataf(!\aluout_EX_r[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~113 .extended_lut = "off";
defparam \aluout_EX_r[20]~113 .lut_mask = 64'h000000000000FFFF;
defparam \aluout_EX_r[20]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N31
dffeas \regval1_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19] .is_wysiwyg = "true";
defparam \regval1_ID[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \regs[6][18]~feeder (
// Equation(s):
// \regs[6][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][18]~feeder .extended_lut = "off";
defparam \regs[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N53
dffeas \regs[6][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \regs[7][18]~feeder (
// Equation(s):
// \regs[7][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][18]~feeder .extended_lut = "off";
defparam \regs[7][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N13
dffeas \regs[7][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \regs[5][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \regs[4][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N12
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[5][18]~q  & ( \regs[4][18]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][18]~q )))) ) ) ) # ( !\regs[5][18]~q  & ( \regs[4][18]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][18]~q ))))) ) ) ) # ( \regs[5][18]~q  & ( !\regs[4][18]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][18]~q ))))) ) ) ) # ( !\regs[5][18]~q  & ( !\regs[4][18]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][18]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[6][18]~q ),
	.datac(!\regs[7][18]~q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[5][18]~q ),
	.dataf(!\regs[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N58
dffeas \regs[2][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \regs[3][18]~feeder (
// Equation(s):
// \regs[3][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][18]~feeder .extended_lut = "off";
defparam \regs[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N13
dffeas \regs[3][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N31
dffeas \regs[1][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N56
dffeas \regs[0][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N30
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[1][18]~q  & ( \regs[0][18]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][18]~q )))) ) ) ) # ( !\regs[1][18]~q  & ( \regs[0][18]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][18]~q ))))) ) ) ) # ( \regs[1][18]~q  & ( !\regs[0][18]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][18]~q ))))) ) ) ) # ( !\regs[1][18]~q  & ( !\regs[0][18]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][18]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][18]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[2][18]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[3][18]~q ),
	.datae(!\regs[1][18]~q ),
	.dataf(!\regs[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \regs[14][18]~feeder (
// Equation(s):
// \regs[14][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][18]~feeder .extended_lut = "off";
defparam \regs[14][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N32
dffeas \regs[14][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N22
dffeas \regs[15][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N3
cyclonev_lcell_comb \regs[12][18]~feeder (
// Equation(s):
// \regs[12][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][18]~feeder .extended_lut = "off";
defparam \regs[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \regs[12][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[15][18]~q  & ( \regs[12][18]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[13][18]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][18]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\regs[15][18]~q  & ( \regs[12][18]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[13][18]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[14][18]~q )))) ) ) ) # ( \regs[15][18]~q  & ( !\regs[12][18]~q 
//  & ( (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\regs[13][18]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][18]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][18]~q  & ( !\regs[12][18]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\inst_FE[0]~DUPLICATE_q  & (\regs[13][18]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[14][18]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[13][18]~q ),
	.datad(!\regs[14][18]~q ),
	.datae(!\regs[15][18]~q ),
	.dataf(!\regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N20
dffeas \regs[11][18]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N18
cyclonev_lcell_comb \regs[9][18]~feeder (
// Equation(s):
// \regs[9][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][18]~feeder .extended_lut = "off";
defparam \regs[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N19
dffeas \regs[9][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N8
dffeas \regs[10][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N42
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N43
dffeas \regs[8][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[10][18]~q  & ( \regs[8][18]~q  & ( (!\inst_FE[0]~DUPLICATE_q ) # ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[9][18]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[11][18]~DUPLICATE_q ))) ) ) ) # ( !\regs[10][18]~q  & ( \regs[8][18]~q  & 
// ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[9][18]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\regs[11][18]~DUPLICATE_q ))) ) ) ) # ( \regs[10][18]~q  & ( !\regs[8][18]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\inst_FE[0]~DUPLICATE_q  & ((\regs[9][18]~q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[11][18]~DUPLICATE_q )))) ) ) ) # ( !\regs[10][18]~q  & ( !\regs[8][18]~q  & ( (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\regs[9][18]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[11][18]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[11][18]~DUPLICATE_q ),
	.datad(!\regs[9][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N24
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~3_combout  & ( \Mux45~2_combout  & ( ((!inst_FE[2] & ((\Mux45~0_combout ))) # (inst_FE[2] & (\Mux45~1_combout ))) # (inst_FE[3]) ) ) ) # ( !\Mux45~3_combout  & ( \Mux45~2_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & 
// ((\Mux45~0_combout ))) # (inst_FE[2] & (\Mux45~1_combout )))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( \Mux45~3_combout  & ( !\Mux45~2_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\Mux45~0_combout ))) # (inst_FE[2] & (\Mux45~1_combout )))) # 
// (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( !\Mux45~3_combout  & ( !\Mux45~2_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\Mux45~0_combout ))) # (inst_FE[2] & (\Mux45~1_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\Mux45~1_combout ),
	.datac(!inst_FE[2]),
	.datad(!\Mux45~0_combout ),
	.datae(!\Mux45~3_combout ),
	.dataf(!\Mux45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N26
dffeas \regval2_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux45~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[18] .is_wysiwyg = "true";
defparam \regval2_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N26
dffeas \regval2_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[18] .is_wysiwyg = "true";
defparam \regval2_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N47
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y13_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N49
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011210090420220200220200220210480C02040810000000000004000";
// synopsys translate_on

// Location: FF_X47_Y11_N14
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N12
cyclonev_lcell_comb \rd_val_MEM_w[18]~54 (
// Equation(s):
// \rd_val_MEM_w[18]~54_combout  = ( \dmem~19_q  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( !\dmem~19_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) ) ) ) # ( \dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~19_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~54 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~54 .lut_mask = 64'h0404F4F40707F7F7;
defparam \rd_val_MEM_w[18]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N54
cyclonev_lcell_comb \rd_val_MEM_w[18]~55 (
// Equation(s):
// \rd_val_MEM_w[18]~55_combout  = ( dmem_rtl_0_bypass[66] & ( \rd_val_MEM_w[18]~54_combout  & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[65]))) ) ) ) # ( !dmem_rtl_0_bypass[66] & ( \rd_val_MEM_w[18]~54_combout  & ( 
// (!\Equal19~6_combout  & dmem_rtl_0_bypass[65]) ) ) ) # ( dmem_rtl_0_bypass[66] & ( !\rd_val_MEM_w[18]~54_combout  & ( (!\Equal19~6_combout  & (\dmem~42_combout  & dmem_rtl_0_bypass[65])) ) ) ) # ( !dmem_rtl_0_bypass[66] & ( !\rd_val_MEM_w[18]~54_combout  
// & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[65]) ) ) )

	.dataa(gnd),
	.datab(!\Equal19~6_combout ),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[65]),
	.datae(!dmem_rtl_0_bypass[66]),
	.dataf(!\rd_val_MEM_w[18]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~55 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~55 .lut_mask = 64'h00CC000C00CCC0CC;
defparam \rd_val_MEM_w[18]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N14
dffeas \PC_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[18] .is_wysiwyg = "true";
defparam \PC_ID[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \aluout_EX_r[18]~138 (
// Equation(s):
// \aluout_EX_r[18]~138_combout  = ( !\Equal11~0_combout  & ( (!\Equal12~0_combout  & (regval1_ID[18] & (\aluout_EX_r[20]~12_combout ))) # (\Equal12~0_combout  & (((regval1_ID[18] & \aluout_EX_r[20]~12_combout )) # (PC_ID[18]))) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(!regval1_ID[18]),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!PC_ID[18]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~138 .extended_lut = "off";
defparam \aluout_EX_r[18]~138 .lut_mask = 64'h0357035700000000;
defparam \aluout_EX_r[18]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[18]~209 (
// Equation(s):
// \aluout_EX_r[18]~209_combout  = ( !\aluout_EX_r[18]~138_combout  & ( !\aluout_EX_r[16]~118_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_EX_r[18]~138_combout ),
	.dataf(!\aluout_EX_r[16]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~209 .extended_lut = "off";
defparam \aluout_EX_r[18]~209 .lut_mask = 64'hFFFF000000000000;
defparam \aluout_EX_r[18]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N30
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( !\regval2_ID[2]~DUPLICATE_q  & ( !regval2_ID[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regval2_ID[2]~DUPLICATE_q ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'hFFFF000000000000;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N45
cyclonev_lcell_comb \regs[13][16]~feeder (
// Equation(s):
// \regs[13][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][16]~feeder .extended_lut = "off";
defparam \regs[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N47
dffeas \regs[13][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \regs[14][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \regs[12][16]~feeder (
// Equation(s):
// \regs[12][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][16]~feeder .extended_lut = "off";
defparam \regs[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N58
dffeas \regs[12][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[15][16]~q  & ( \regs[12][16]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\regs[13][16]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][16]~q ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\regs[15][16]~q  & ( \regs[12][16]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\regs[13][16]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \regs[14][16]~q )))) ) ) ) # ( \regs[15][16]~q  & ( !\regs[12][16]~q 
//  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[13][16]~q  & (\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][16]~q ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][16]~q  & ( !\regs[12][16]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[13][16]~q  & (\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \regs[14][16]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[13][16]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[14][16]~q ),
	.datae(!\regs[15][16]~q ),
	.dataf(!\regs[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N41
dffeas \regs[0][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N57
cyclonev_lcell_comb \regs[2][16]~feeder (
// Equation(s):
// \regs[2][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][16]~feeder .extended_lut = "off";
defparam \regs[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N58
dffeas \regs[2][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N23
dffeas \regs[1][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \regs[3][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[1][16]~q  & ( \regs[3][16]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][16]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[1][16]~q  & ( \regs[3][16]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][16]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q )) ) ) ) # ( \regs[1][16]~q  & ( !\regs[3][16]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][16]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q )) ) ) ) # ( !\regs[1][16]~q  & ( !\regs[3][16]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][16]~q ))))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[0][16]~q ),
	.datad(!\regs[2][16]~q ),
	.datae(!\regs[1][16]~q ),
	.dataf(!\regs[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N35
dffeas \regs[9][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N50
dffeas \regs[10][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N7
dffeas \regs[11][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \regs[8][16]~feeder (
// Equation(s):
// \regs[8][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][16]~feeder .extended_lut = "off";
defparam \regs[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N4
dffeas \regs[8][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[11][16]~q  & ( \regs[8][16]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[9][16]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[10][16]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\regs[11][16]~q  
// & ( \regs[8][16]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[9][16]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][16]~q )))) ) ) ) # ( \regs[11][16]~q  & ( !\regs[8][16]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & (\regs[9][16]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[10][16]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\regs[11][16]~q  & ( !\regs[8][16]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\inst_FE[0]~DUPLICATE_q  & (\regs[9][16]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][16]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[9][16]~q ),
	.datad(!\regs[10][16]~q ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\regs[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N56
dffeas \regs[4][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \regs[7][16]~feeder (
// Equation(s):
// \regs[7][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][16]~feeder .extended_lut = "off";
defparam \regs[7][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \regs[7][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N1
dffeas \regs[5][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N45
cyclonev_lcell_comb \regs[6][16]~feeder (
// Equation(s):
// \regs[6][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][16]~feeder .extended_lut = "off";
defparam \regs[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N46
dffeas \regs[6][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[5][16]~q  & ( \regs[6][16]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][16]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][16]~q )))) ) ) ) # ( !\regs[5][16]~q  & 
// ( \regs[6][16]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][16]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\regs[7][16]~q )))) ) ) ) # ( \regs[5][16]~q  & ( !\regs[6][16]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q  & (\regs[4][16]~q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][16]~q )))) ) ) ) # ( !\regs[5][16]~q  & ( !\regs[6][16]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (!\inst_FE[1]~DUPLICATE_q  & (\regs[4][16]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\regs[7][16]~q )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[4][16]~q ),
	.datad(!\regs[7][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\regs[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N9
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~2_combout  & ( \Mux47~1_combout  & ( (!inst_FE[2] & (((\Mux47~0_combout ) # (inst_FE[3])))) # (inst_FE[2] & (((!inst_FE[3])) # (\Mux47~3_combout ))) ) ) ) # ( !\Mux47~2_combout  & ( \Mux47~1_combout  & ( (!inst_FE[2] & 
// (((!inst_FE[3] & \Mux47~0_combout )))) # (inst_FE[2] & (((!inst_FE[3])) # (\Mux47~3_combout ))) ) ) ) # ( \Mux47~2_combout  & ( !\Mux47~1_combout  & ( (!inst_FE[2] & (((\Mux47~0_combout ) # (inst_FE[3])))) # (inst_FE[2] & (\Mux47~3_combout  & 
// (inst_FE[3]))) ) ) ) # ( !\Mux47~2_combout  & ( !\Mux47~1_combout  & ( (!inst_FE[2] & (((!inst_FE[3] & \Mux47~0_combout )))) # (inst_FE[2] & (\Mux47~3_combout  & (inst_FE[3]))) ) ) )

	.dataa(!\Mux47~3_combout ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\Mux47~0_combout ),
	.datae(!\Mux47~2_combout ),
	.dataf(!\Mux47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N10
dffeas \regval2_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux47~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[16] .is_wysiwyg = "true";
defparam \regval2_ID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N56
dffeas \regval2_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[16] .is_wysiwyg = "true";
defparam \regval2_EX[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y11_N26
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011210490020000000000000000010480002040810000000000005000";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N24
cyclonev_lcell_comb \rd_val_MEM_w[16]~50 (
// Equation(s):
// \rd_val_MEM_w[16]~50_combout  = ( \dmem~17_q  & ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (!\dmem~0_q )) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ) ) ) ) # ( !\dmem~17_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( \dmem~17_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~17_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~17_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~50 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~50 .lut_mask = 64'h0101F1F10D0DFDFD;
defparam \rd_val_MEM_w[16]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N2
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N20
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N6
cyclonev_lcell_comb \rd_val_MEM_w[16]~51 (
// Equation(s):
// \rd_val_MEM_w[16]~51_combout  = ( \dmem~42_combout  & ( dmem_rtl_0_bypass[62] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[61]) ) ) ) # ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[62] & ( (\rd_val_MEM_w[16]~50_combout  & !\Equal19~6_combout ) ) ) ) # ( 
// \dmem~42_combout  & ( !dmem_rtl_0_bypass[62] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[61]) ) ) ) # ( !\dmem~42_combout  & ( !dmem_rtl_0_bypass[62] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[61]) ) ) )

	.dataa(!\rd_val_MEM_w[16]~50_combout ),
	.datab(!\Equal19~6_combout ),
	.datac(!dmem_rtl_0_bypass[61]),
	.datad(gnd),
	.datae(!\dmem~42_combout ),
	.dataf(!dmem_rtl_0_bypass[62]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~51 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~51 .lut_mask = 64'h0C0C0C0C44440C0C;
defparam \rd_val_MEM_w[16]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N30
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( op2_ID[2] & ( op2_ID[0] & ( !op2_ID[3] $ (((!regval1_ID[16] & !regval2_ID[16]))) ) ) ) # ( op2_ID[2] & ( !op2_ID[0] & ( !op2_ID[3] $ (((!regval1_ID[16]) # (!regval2_ID[16]))) ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[16]),
	.datac(!op2_ID[3]),
	.datad(!regval2_ID[16]),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h00000F3C00003CF0;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \aluout_EX_r[16]~143 (
// Equation(s):
// \aluout_EX_r[16]~143_combout  = ( !\Equal11~0_combout  & ( (regval1_ID[16] & \aluout_EX_r[20]~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[16]),
	.datad(!\aluout_EX_r[20]~12_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~143 .extended_lut = "off";
defparam \aluout_EX_r[16]~143 .lut_mask = 64'h000F000F00000000;
defparam \aluout_EX_r[16]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N38
dffeas \regval2_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13] .is_wysiwyg = "true";
defparam \regval2_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N50
dffeas \regval1_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13] .is_wysiwyg = "true";
defparam \regval1_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \regval1_ID[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \regval1_ID[10]~DUPLICATE_q  ) + ( \regval2_ID[10]~DUPLICATE_q  ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( \regval1_ID[10]~DUPLICATE_q  ) + ( \regval2_ID[10]~DUPLICATE_q  ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[10]~DUPLICATE_q ),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N33
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( regval1_ID[11] ) + ( \regval2_ID[11]~DUPLICATE_q  ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( regval1_ID[11] ) + ( \regval2_ID[11]~DUPLICATE_q  ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[11]~DUPLICATE_q ),
	.datad(!regval1_ID[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \regval1_ID[12]~DUPLICATE_q  ) + ( regval2_ID[12] ) + ( \Add1~18  ))
// \Add1~126  = CARRY(( \regval1_ID[12]~DUPLICATE_q  ) + ( regval2_ID[12] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!regval2_ID[12]),
	.datac(gnd),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N39
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( regval1_ID[13] ) + ( regval2_ID[13] ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( regval1_ID[13] ) + ( regval2_ID[13] ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[13]),
	.datad(!regval1_ID[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( regval2_ID[14] ) + ( regval1_ID[14] ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( regval2_ID[14] ) + ( regval1_ID[14] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N45
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( regval1_ID[15] ) + ( \regval2_ID[15]~DUPLICATE_q  ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( regval1_ID[15] ) + ( \regval2_ID[15]~DUPLICATE_q  ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[15]~DUPLICATE_q ),
	.datad(!regval1_ID[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[16]),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[16]~183 (
// Equation(s):
// \aluout_EX_r[16]~183_combout  = ( \aluout_EX_r[16]~118_combout  & ( \Add1~109_sumout  & ( (!\Selector16~1_combout  & (!\aluout_EX_r[16]~143_combout  & ((!\Selector16~0_combout ) # (op2_ID[3])))) ) ) ) # ( !\aluout_EX_r[16]~118_combout  & ( 
// \Add1~109_sumout  & ( !\aluout_EX_r[16]~143_combout  ) ) ) # ( \aluout_EX_r[16]~118_combout  & ( !\Add1~109_sumout  & ( (!\Selector16~1_combout  & !\aluout_EX_r[16]~143_combout ) ) ) ) # ( !\aluout_EX_r[16]~118_combout  & ( !\Add1~109_sumout  & ( 
// !\aluout_EX_r[16]~143_combout  ) ) )

	.dataa(!\Selector16~1_combout ),
	.datab(!\aluout_EX_r[16]~143_combout ),
	.datac(!op2_ID[3]),
	.datad(!\Selector16~0_combout ),
	.datae(!\aluout_EX_r[16]~118_combout ),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~183 .extended_lut = "off";
defparam \aluout_EX_r[16]~183 .lut_mask = 64'hCCCC8888CCCC8808;
defparam \aluout_EX_r[16]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N45
cyclonev_lcell_comb \PC_FE~50 (
// Equation(s):
// \PC_FE~50_combout  = ( PC_ID[16] & ( regval1_ID[16] ) ) # ( !PC_ID[16] & ( regval1_ID[16] & ( !ctrlsig_ID[3] ) ) ) # ( PC_ID[16] & ( !regval1_ID[16] & ( ctrlsig_ID[3] ) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC_ID[16]),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~50 .extended_lut = "off";
defparam \PC_FE~50 .lut_mask = 64'h00005555AAAAFFFF;
defparam \PC_FE~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N19
dffeas \PC_FE[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[16]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \PC_FE[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15] .is_wysiwyg = "true";
defparam \PC_FE[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N38
dffeas \PC_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[15] .is_wysiwyg = "true";
defparam \PC_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \PC_FE~52 (
// Equation(s):
// \PC_FE~52_combout  = ( regval1_ID[15] & ( (!ctrlsig_ID[3]) # (PC_ID[15]) ) ) # ( !regval1_ID[15] & ( (ctrlsig_ID[3] & PC_ID[15]) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_ID[15]),
	.datad(gnd),
	.datae(!regval1_ID[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~52 .extended_lut = "off";
defparam \PC_FE~52 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \PC_FE~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \PC_FE[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( \PC_FE[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_FE[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \PC_FE~53 (
// Equation(s):
// \PC_FE~53_combout  = ( PC_FE[15] & ( \mispred_EX_w~combout  & ( \PC_FE~52_combout  ) ) ) # ( !PC_FE[15] & ( \mispred_EX_w~combout  & ( \PC_FE~52_combout  ) ) ) # ( PC_FE[15] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # (\Add0~105_sumout )) 
// # (\stall_pipe~11_combout ) ) ) ) # ( !PC_FE[15] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~11_combout  & (\Add0~105_sumout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\stall_pipe~11_combout ),
	.datab(!\PC_FE~52_combout ),
	.datac(!\Add0~105_sumout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[15]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~53 .extended_lut = "off";
defparam \PC_FE~53 .lut_mask = 64'h0A005FFF33333333;
defparam \PC_FE~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N2
dffeas \PC_FE[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \PC_FE[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( \PC_FE[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N18
cyclonev_lcell_comb \PC_FE~51 (
// Equation(s):
// \PC_FE~51_combout  = ( PC_FE[16] & ( \mispred_EX_w~combout  & ( \PC_FE~50_combout  ) ) ) # ( !PC_FE[16] & ( \mispred_EX_w~combout  & ( \PC_FE~50_combout  ) ) ) # ( PC_FE[16] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # (\Add0~101_sumout )) 
// # (\stall_pipe~11_combout ) ) ) ) # ( !PC_FE[16] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~11_combout  & (\Add0~101_sumout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\stall_pipe~11_combout ),
	.datab(!\PC_FE~50_combout ),
	.datac(!\Add0~101_sumout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[16]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~51 .extended_lut = "off";
defparam \PC_FE~51 .lut_mask = 64'h0A005FFF33333333;
defparam \PC_FE~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N20
dffeas \PC_FE[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[16] .is_wysiwyg = "true";
defparam \PC_FE[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N46
dffeas \PC_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[16] .is_wysiwyg = "true";
defparam \PC_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N36
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( op2_ID[3] & ( regval1_ID[16] & ( regval2_ID[16] ) ) ) # ( !op2_ID[3] & ( regval1_ID[16] & ( !regval2_ID[16] ) ) ) # ( op2_ID[3] & ( !regval1_ID[16] & ( !regval2_ID[16] ) ) ) # ( !op2_ID[3] & ( !regval1_ID[16] & ( regval2_ID[16] 
// ) ) )

	.dataa(gnd),
	.datab(!regval2_ID[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!op2_ID[3]),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N38
dffeas \regval1_ID[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( !\regval2_ID[1]~DUPLICATE_q  & ( (\regval1_ID[0]~DUPLICATE_q  & !regval2_ID[0]) ) )

	.dataa(!\regval1_ID[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[0]),
	.datae(gnd),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h5500550000000000;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N51
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[16] & ( (!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[15]))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[13]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[16] & 
// ( (!\regval2_ID[1]~DUPLICATE_q ) # (regval1_ID[14]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[16] & ( (!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[15]))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[13]~DUPLICATE_q )) ) ) ) # ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[16] & ( (\regval2_ID[1]~DUPLICATE_q  & regval1_ID[14]) ) ) )

	.dataa(!\regval2_ID[1]~DUPLICATE_q ),
	.datab(!\regval1_ID[13]~DUPLICATE_q ),
	.datac(!regval1_ID[14]),
	.datad(!regval1_ID[15]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( regval2_ID[0] & ( \regval1_ID[5]~DUPLICATE_q  & ( (\regval1_ID[7]~DUPLICATE_q ) # (regval2_ID[1]) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[5]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[8]~DUPLICATE_q ))) # (regval2_ID[1] 
// & (regval1_ID[6])) ) ) ) # ( regval2_ID[0] & ( !\regval1_ID[5]~DUPLICATE_q  & ( (!regval2_ID[1] & \regval1_ID[7]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[0] & ( !\regval1_ID[5]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[8]~DUPLICATE_q ))) # 
// (regval2_ID[1] & (regval1_ID[6])) ) ) )

	.dataa(!regval1_ID[6]),
	.datab(!\regval1_ID[8]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h353500F035350FFF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N0
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( regval1_ID[9] & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[11]))) # (regval2_ID[1] & (((\regval1_ID[10]~DUPLICATE_q ) # (regval2_ID[0])))) ) ) ) # ( !regval1_ID[9] & ( 
// \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[11]))) # (regval2_ID[1] & (((!regval2_ID[0] & \regval1_ID[10]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[9] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// (regval1_ID[11] & (regval2_ID[0]))) # (regval2_ID[1] & (((\regval1_ID[10]~DUPLICATE_q ) # (regval2_ID[0])))) ) ) ) # ( !regval1_ID[9] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[11] & (regval2_ID[0]))) # (regval2_ID[1] & 
// (((!regval2_ID[0] & \regval1_ID[10]~DUPLICATE_q )))) ) ) )

	.dataa(!regval1_ID[11]),
	.datab(!regval2_ID[1]),
	.datac(!regval2_ID[0]),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(!regval1_ID[9]),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N6
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \regval1_ID[4]~DUPLICATE_q  & ( \regval1_ID[2]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[3]))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_ID[4]~DUPLICATE_q  & ( \regval1_ID[2]~DUPLICATE_q  & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[3])))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[1]~DUPLICATE_q ))) ) ) ) 
// # ( \regval1_ID[4]~DUPLICATE_q  & ( !\regval1_ID[2]~DUPLICATE_q  & ( (!\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[3])))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[1]~DUPLICATE_q  & (\regval2_ID[0]~DUPLICATE_q ))) ) ) 
// ) # ( !\regval1_ID[4]~DUPLICATE_q  & ( !\regval1_ID[2]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[3]))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_ID[1]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[3]),
	.datae(!\regval1_ID[4]~DUPLICATE_q ),
	.dataf(!\regval1_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N54
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( regval2_ID[2] & ( \ShiftLeft0~3_combout  & ( (\ShiftLeft0~28_combout ) # (regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~3_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~33_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~17_combout ))) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~3_combout  & ( (!regval2_ID[3] & \ShiftLeft0~28_combout ) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~3_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~33_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~17_combout ))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~28_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h535300F053530FFF;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \regs[3][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \regs[7][23]~feeder (
// Equation(s):
// \regs[7][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][23]~feeder .extended_lut = "off";
defparam \regs[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N56
dffeas \regs[7][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \regs[15][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N28
dffeas \regs[11][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( inst_FE[7] & ( \regs[11][23]~q  & ( (!inst_FE[6]) # (\regs[15][23]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[11][23]~q  & ( (!inst_FE[6] & (\regs[3][23]~q )) # (inst_FE[6] & ((\regs[7][23]~q ))) ) ) ) # ( inst_FE[7] & ( !\regs[11][23]~q  & 
// ( (inst_FE[6] & \regs[15][23]~q ) ) ) ) # ( !inst_FE[7] & ( !\regs[11][23]~q  & ( (!inst_FE[6] & (\regs[3][23]~q )) # (inst_FE[6] & ((\regs[7][23]~q ))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[3][23]~q ),
	.datac(!\regs[7][23]~q ),
	.datad(!\regs[15][23]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h272700552727AAFF;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N7
dffeas \regs[4][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N22
dffeas \regs[8][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N25
dffeas \regs[0][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \regs[12][23]~feeder (
// Equation(s):
// \regs[12][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][23]~feeder .extended_lut = "off";
defparam \regs[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N16
dffeas \regs[12][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( inst_FE[7] & ( \regs[12][23]~q  & ( (\regs[8][23]~q ) # (inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( \regs[12][23]~q  & ( (!inst_FE[6] & ((\regs[0][23]~q ))) # (inst_FE[6] & (\regs[4][23]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[12][23]~q  & ( 
// (!inst_FE[6] & \regs[8][23]~q ) ) ) ) # ( !inst_FE[7] & ( !\regs[12][23]~q  & ( (!inst_FE[6] & ((\regs[0][23]~q ))) # (inst_FE[6] & (\regs[4][23]~q )) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[4][23]~q ),
	.datac(!\regs[8][23]~q ),
	.datad(!\regs[0][23]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \regs[2][23]~feeder (
// Equation(s):
// \regs[2][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][23]~feeder .extended_lut = "off";
defparam \regs[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N20
dffeas \regs[2][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \regs[14][23]~feeder (
// Equation(s):
// \regs[14][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][23]~feeder .extended_lut = "off";
defparam \regs[14][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N44
dffeas \regs[14][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \regs[6][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( inst_FE[6] & ( \regs[6][23]~q  & ( (!inst_FE[7]) # (\regs[14][23]~q ) ) ) ) # ( !inst_FE[6] & ( \regs[6][23]~q  & ( (!inst_FE[7] & (\regs[2][23]~q )) # (inst_FE[7] & ((\regs[10][23]~q ))) ) ) ) # ( inst_FE[6] & ( !\regs[6][23]~q  & ( 
// (inst_FE[7] & \regs[14][23]~q ) ) ) ) # ( !inst_FE[6] & ( !\regs[6][23]~q  & ( (!inst_FE[7] & (\regs[2][23]~q )) # (inst_FE[7] & ((\regs[10][23]~q ))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[2][23]~q ),
	.datac(!\regs[10][23]~q ),
	.datad(!\regs[14][23]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h272700552727AAFF;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \regs[1][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \regs[13][23]~feeder (
// Equation(s):
// \regs[13][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][23]~feeder .extended_lut = "off";
defparam \regs[13][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N2
dffeas \regs[13][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \regs[5][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \regs[9][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[5][23]~q  & ( \regs[9][23]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[1][23]~q ))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[13][23]~q )))) ) ) ) # ( !\regs[5][23]~q  & ( \regs[9][23]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # 
// (\regs[1][23]~q ))) # (inst_FE[6] & (((\regs[13][23]~q  & inst_FE[7])))) ) ) ) # ( \regs[5][23]~q  & ( !\regs[9][23]~q  & ( (!inst_FE[6] & (\regs[1][23]~q  & ((!inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[13][23]~q )))) ) ) ) # ( 
// !\regs[5][23]~q  & ( !\regs[9][23]~q  & ( (!inst_FE[6] & (\regs[1][23]~q  & ((!inst_FE[7])))) # (inst_FE[6] & (((\regs[13][23]~q  & inst_FE[7])))) ) ) )

	.dataa(!\regs[1][23]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[13][23]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[5][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( inst_FE[4] & ( \Mux8~1_combout  & ( (!inst_FE[5]) # (\Mux8~3_combout ) ) ) ) # ( !inst_FE[4] & ( \Mux8~1_combout  & ( (!inst_FE[5] & (\Mux8~0_combout )) # (inst_FE[5] & ((\Mux8~2_combout ))) ) ) ) # ( inst_FE[4] & ( !\Mux8~1_combout  
// & ( (\Mux8~3_combout  & inst_FE[5]) ) ) ) # ( !inst_FE[4] & ( !\Mux8~1_combout  & ( (!inst_FE[5] & (\Mux8~0_combout )) # (inst_FE[5] & ((\Mux8~2_combout ))) ) ) )

	.dataa(!\Mux8~3_combout ),
	.datab(!\Mux8~0_combout ),
	.datac(!\Mux8~2_combout ),
	.datad(!inst_FE[5]),
	.datae(!inst_FE[4]),
	.dataf(!\Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h330F0055330FFF55;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N31
dffeas \regval1_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23] .is_wysiwyg = "true";
defparam \regval1_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N6
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( regval1_ID[20] & ( regval1_ID[22] & ( (!regval2_ID[0]) # ((!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[21]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[23])))) ) ) ) # ( !regval1_ID[20] & ( regval1_ID[22] & ( 
// (!regval2_ID[0] & (((\regval2_ID[1]~DUPLICATE_q )))) # (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[21]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[23]))))) ) ) ) # ( regval1_ID[20] & ( !regval1_ID[22] & ( 
// (!regval2_ID[0] & (((!\regval2_ID[1]~DUPLICATE_q )))) # (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[21]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[23]))))) ) ) ) # ( !regval1_ID[20] & ( !regval1_ID[22] & ( 
// (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[21]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[23]))))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!\regval1_ID[21]~DUPLICATE_q ),
	.datac(!regval1_ID[23]),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!regval1_ID[20]),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N40
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \regs[15][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \regs[14][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \regs[13][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[14][28]~q  & ( \regs[13][28]~q  & ( (!inst_FE[0] & (((\regs[12][28]~q ) # (\inst_FE[1]~DUPLICATE_q )))) # (inst_FE[0] & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[15][28]~q ))) ) ) ) # ( !\regs[14][28]~q  & ( \regs[13][28]~q  & ( 
// (!inst_FE[0] & (((!\inst_FE[1]~DUPLICATE_q  & \regs[12][28]~q )))) # (inst_FE[0] & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[15][28]~q ))) ) ) ) # ( \regs[14][28]~q  & ( !\regs[13][28]~q  & ( (!inst_FE[0] & (((\regs[12][28]~q ) # (\inst_FE[1]~DUPLICATE_q 
// )))) # (inst_FE[0] & (\regs[15][28]~q  & (\inst_FE[1]~DUPLICATE_q ))) ) ) ) # ( !\regs[14][28]~q  & ( !\regs[13][28]~q  & ( (!inst_FE[0] & (((!\inst_FE[1]~DUPLICATE_q  & \regs[12][28]~q )))) # (inst_FE[0] & (\regs[15][28]~q  & (\inst_FE[1]~DUPLICATE_q ))) 
// ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[15][28]~q ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\regs[12][28]~q ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\regs[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N43
dffeas \regs[10][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N44
dffeas \regs[8][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N7
dffeas \regs[11][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N53
dffeas \regs[9][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[11][28]~q  & ( \regs[9][28]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[8][28]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][28]~q ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[11][28]~q  & ( \regs[9][28]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\regs[8][28]~q ) # (\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][28]~q  & (!\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( \regs[11][28]~q  & ( !\regs[9][28]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((!\inst_FE[0]~DUPLICATE_q  & \regs[8][28]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[10][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( !\regs[9][28]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\regs[8][28]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][28]~q )))) ) ) )

	.dataa(!\regs[10][28]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[8][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\regs[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N26
dffeas \regs[0][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N39
cyclonev_lcell_comb \regs[2][28]~feeder (
// Equation(s):
// \regs[2][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][28]~feeder .extended_lut = "off";
defparam \regs[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N40
dffeas \regs[2][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N47
dffeas \regs[1][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N35
dffeas \regs[3][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N45
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[1][28]~q  & ( \regs[3][28]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][28]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][28]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[1][28]~q  & ( \regs[3][28]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][28]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][28]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[1][28]~q  & ( !\regs[3][28]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][28]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][28]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][28]~q  & ( !\regs[3][28]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[0][28]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[2][28]~q ))))) ) ) )

	.dataa(!\regs[0][28]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\regs[2][28]~q ),
	.datae(!\regs[1][28]~q ),
	.dataf(!\regs[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h404C707C434F737F;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \regs[7][28]~feeder (
// Equation(s):
// \regs[7][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][28]~feeder .extended_lut = "off";
defparam \regs[7][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N34
dffeas \regs[7][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N31
dffeas \regs[4][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N50
dffeas \regs[5][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N10
dffeas \regs[6][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \regs[5][28]~q  & ( \regs[6][28]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\regs[4][28]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\regs[7][28]~q ))) ) ) ) # ( !\regs[5][28]~q  & 
// ( \regs[6][28]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\regs[4][28]~q  & !\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\regs[7][28]~q ))) ) ) ) # ( \regs[5][28]~q  & ( !\regs[6][28]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\regs[4][28]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[7][28]~q  & ((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[5][28]~q  & ( !\regs[6][28]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((\regs[4][28]~q  & !\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[7][28]~q  & ((\inst_FE[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[7][28]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[4][28]~q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\regs[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \Mux35~0_combout  & ( \Mux35~1_combout  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\Mux35~2_combout ))) # (inst_FE[2] & (\Mux35~3_combout ))) ) ) ) # ( !\Mux35~0_combout  & ( \Mux35~1_combout  & ( (!inst_FE[3] & (inst_FE[2])) # 
// (inst_FE[3] & ((!inst_FE[2] & ((\Mux35~2_combout ))) # (inst_FE[2] & (\Mux35~3_combout )))) ) ) ) # ( \Mux35~0_combout  & ( !\Mux35~1_combout  & ( (!inst_FE[3] & (!inst_FE[2])) # (inst_FE[3] & ((!inst_FE[2] & ((\Mux35~2_combout ))) # (inst_FE[2] & 
// (\Mux35~3_combout )))) ) ) ) # ( !\Mux35~0_combout  & ( !\Mux35~1_combout  & ( (inst_FE[3] & ((!inst_FE[2] & ((\Mux35~2_combout ))) # (inst_FE[2] & (\Mux35~3_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\Mux35~3_combout ),
	.datad(!\Mux35~2_combout ),
	.datae(!\Mux35~0_combout ),
	.dataf(!\Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N44
dffeas \regval2_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28] .is_wysiwyg = "true";
defparam \regval2_ID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N35
dffeas \regval2_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[28] .is_wysiwyg = "true";
defparam \regval2_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004800000000000000000000000000180000000000000000000200";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \rd_val_MEM_w[28]~20 (
// Equation(s):
// \rd_val_MEM_w[28]~20_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~20 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~20 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[28]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N57
cyclonev_lcell_comb \rd_val_MEM_w[28]~21 (
// Equation(s):
// \rd_val_MEM_w[28]~21_combout  = ( \rd_val_MEM_w[28]~20_combout  & ( (!\Equal19~6_combout  & (((dmem_rtl_0_bypass[86] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[85]))) ) ) # ( !\rd_val_MEM_w[28]~20_combout  & ( (!\Equal19~6_combout  & 
// (dmem_rtl_0_bypass[85] & ((!dmem_rtl_0_bypass[86]) # (\dmem~42_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[86]),
	.datab(!\Equal19~6_combout ),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[85]),
	.datae(gnd),
	.dataf(!\rd_val_MEM_w[28]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~21 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~21 .lut_mask = 64'h008C008C40CC40CC;
defparam \rd_val_MEM_w[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N3
cyclonev_lcell_comb \aluout_EX_r[28]~56 (
// Equation(s):
// \aluout_EX_r[28]~56_combout  = ( \aluout_EX_r[13]~11_combout  & ( \aluout_EX_r[28]~32_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_EX_r[13]~11_combout ),
	.dataf(!\aluout_EX_r[28]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~56 .extended_lut = "off";
defparam \aluout_EX_r[28]~56 .lut_mask = 64'h000000000000FFFF;
defparam \aluout_EX_r[28]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N45
cyclonev_lcell_comb \aluout_EX_r[31]~55 (
// Equation(s):
// \aluout_EX_r[31]~55_combout  = ( \aluout_EX_r[13]~11_combout  & ( \aluout_EX_r[31]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_EX_r[13]~11_combout ),
	.dataf(!\aluout_EX_r[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~55 .extended_lut = "off";
defparam \aluout_EX_r[31]~55 .lut_mask = 64'h000000000000FFFF;
defparam \aluout_EX_r[31]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \PC_FE~22 (
// Equation(s):
// \PC_FE~22_combout  = ( PC_ID[28] & ( (ctrlsig_ID[3]) # (\regval1_ID[28]~DUPLICATE_q ) ) ) # ( !PC_ID[28] & ( (\regval1_ID[28]~DUPLICATE_q  & !ctrlsig_ID[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(!PC_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~22 .extended_lut = "off";
defparam \PC_FE~22 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \PC_FE~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC_FE[26] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( PC_FE[26] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \PC_FE[27]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( \PC_FE[27]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \regs[4][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N32
dffeas \regs[0][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N40
dffeas \regs[12][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N4
dffeas \regs[8][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[12][27]~q  & ( \regs[8][27]~q  & ( ((!inst_FE[2] & ((\regs[0][27]~q ))) # (inst_FE[2] & (\regs[4][27]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[12][27]~q  & ( \regs[8][27]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][27]~q ))) 
// # (inst_FE[2] & (\regs[4][27]~q )))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( \regs[12][27]~q  & ( !\regs[8][27]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][27]~q ))) # (inst_FE[2] & (\regs[4][27]~q )))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # 
// ( !\regs[12][27]~q  & ( !\regs[8][27]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][27]~q ))) # (inst_FE[2] & (\regs[4][27]~q )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[4][27]~q ),
	.datac(!\regs[0][27]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[12][27]~q ),
	.dataf(!\regs[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \regs[6][27]~feeder (
// Equation(s):
// \regs[6][27]~feeder_combout  = ( \regval_MEM[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][27]~feeder .extended_lut = "off";
defparam \regs[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N37
dffeas \regs[6][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \regs[10][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \aluout_EX_r[31]~57 (
// Equation(s):
// \aluout_EX_r[31]~57_combout  = ( \Equal11~0_combout  & ( (\aluout_EX_r[22]~8_combout  & \op2_ID[5]~DUPLICATE_q ) ) )

	.dataa(!\aluout_EX_r[22]~8_combout ),
	.datab(gnd),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~57 .extended_lut = "off";
defparam \aluout_EX_r[31]~57 .lut_mask = 64'h0000000005050505;
defparam \aluout_EX_r[31]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \aluout_EX_r[27]~90 (
// Equation(s):
// \aluout_EX_r[27]~90_combout  = ( op2_ID[1] & ( regval2_ID[27] & ( (!op2_ID[0] & (!op2_ID[3] $ (regval1_ID[27]))) ) ) ) # ( !op2_ID[1] & ( regval2_ID[27] & ( !op2_ID[3] $ (((!regval1_ID[27] & !op2_ID[0]))) ) ) ) # ( op2_ID[1] & ( !regval2_ID[27] & ( 
// (!op2_ID[0] & (!op2_ID[3] $ (!regval1_ID[27]))) ) ) ) # ( !op2_ID[1] & ( !regval2_ID[27] & ( !op2_ID[3] $ (((!regval1_ID[27]) # (!op2_ID[0]))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!regval1_ID[27]),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(!op2_ID[1]),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~90 .extended_lut = "off";
defparam \aluout_EX_r[27]~90 .lut_mask = 64'h565660606A6A9090;
defparam \aluout_EX_r[27]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N7
dffeas \PC_FE[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[27] .is_wysiwyg = "true";
defparam \PC_FE[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N49
dffeas \PC_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[27] .is_wysiwyg = "true";
defparam \PC_ID[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[27]~91 (
// Equation(s):
// \aluout_EX_r[27]~91_combout  = ( \aluout_EX_r[20]~12_combout  & ( ((\Equal12~0_combout  & PC_ID[27])) # (regval1_ID[27]) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (\Equal12~0_combout  & PC_ID[27]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[27]),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[27]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~91 .extended_lut = "off";
defparam \aluout_EX_r[27]~91 .lut_mask = 64'h000F000F333F333F;
defparam \aluout_EX_r[27]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \aluout_EX_r[27]~92 (
// Equation(s):
// \aluout_EX_r[27]~92_combout  = ( \aluout_EX_r[27]~90_combout  & ( \aluout_EX_r[27]~91_combout  & ( (!\Equal11~0_combout ) # (\aluout_EX_r[31]~57_combout ) ) ) ) # ( !\aluout_EX_r[27]~90_combout  & ( \aluout_EX_r[27]~91_combout  & ( !\Equal11~0_combout  ) 
// ) ) # ( \aluout_EX_r[27]~90_combout  & ( !\aluout_EX_r[27]~91_combout  & ( \aluout_EX_r[31]~57_combout  ) ) )

	.dataa(!\aluout_EX_r[31]~57_combout ),
	.datab(gnd),
	.datac(!\Equal11~0_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[27]~90_combout ),
	.dataf(!\aluout_EX_r[27]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~92 .extended_lut = "off";
defparam \aluout_EX_r[27]~92 .lut_mask = 64'h00005555F0F0F5F5;
defparam \aluout_EX_r[27]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \regs[15][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N59
dffeas \regs[7][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N43
dffeas \regs[3][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N25
dffeas \regs[11][31]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[3][31]~q  & ( \regs[11][31]~DUPLICATE_q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[7][31]~q ))) # (inst_FE[3] & (\regs[15][31]~q ))) ) ) ) # ( !\regs[3][31]~q  & ( \regs[11][31]~DUPLICATE_q  & ( (!inst_FE[2] & 
// (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][31]~q ))) # (inst_FE[3] & (\regs[15][31]~q )))) ) ) ) # ( \regs[3][31]~q  & ( !\regs[11][31]~DUPLICATE_q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][31]~q 
// ))) # (inst_FE[3] & (\regs[15][31]~q )))) ) ) ) # ( !\regs[3][31]~q  & ( !\regs[11][31]~DUPLICATE_q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][31]~q ))) # (inst_FE[3] & (\regs[15][31]~q )))) ) ) )

	.dataa(!\regs[15][31]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[7][31]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[3][31]~q ),
	.dataf(!\regs[11][31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \regs[4][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N47
dffeas \regs[0][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N28
dffeas \regs[8][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \regs[12][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[8][31]~q  & ( \regs[12][31]~q  & ( ((!inst_FE[2] & ((\regs[0][31]~q ))) # (inst_FE[2] & (\regs[4][31]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[8][31]~q  & ( \regs[12][31]~q  & ( (!inst_FE[2] & (((\regs[0][31]~q  & !inst_FE[3])))) 
// # (inst_FE[2] & (((inst_FE[3])) # (\regs[4][31]~q ))) ) ) ) # ( \regs[8][31]~q  & ( !\regs[12][31]~q  & ( (!inst_FE[2] & (((inst_FE[3]) # (\regs[0][31]~q )))) # (inst_FE[2] & (\regs[4][31]~q  & ((!inst_FE[3])))) ) ) ) # ( !\regs[8][31]~q  & ( 
// !\regs[12][31]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][31]~q ))) # (inst_FE[2] & (\regs[4][31]~q )))) ) ) )

	.dataa(!\regs[4][31]~q ),
	.datab(!\regs[0][31]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[8][31]~q ),
	.dataf(!\regs[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \regs[1][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N40
dffeas \regs[13][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \regs[9][31]~feeder (
// Equation(s):
// \regs[9][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][31]~feeder .extended_lut = "off";
defparam \regs[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N58
dffeas \regs[9][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( inst_FE[3] & ( \regs[9][31]~q  & ( (!inst_FE[2]) # (\regs[13][31]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[9][31]~q  & ( (!inst_FE[2] & (\regs[1][31]~q )) # (inst_FE[2] & ((\regs[5][31]~q ))) ) ) ) # ( inst_FE[3] & ( !\regs[9][31]~q  & ( 
// (inst_FE[2] & \regs[13][31]~q ) ) ) ) # ( !inst_FE[3] & ( !\regs[9][31]~q  & ( (!inst_FE[2] & (\regs[1][31]~q )) # (inst_FE[2] & ((\regs[5][31]~q ))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[1][31]~q ),
	.datac(!\regs[13][31]~q ),
	.datad(!\regs[5][31]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[9][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h227705052277AFAF;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N22
dffeas \regs[6][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \regs[14][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \regs[10][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N29
dffeas \regs[2][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \regs[10][31]~q  & ( \regs[2][31]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[6][31]~q )) # (inst_FE[3] & ((\regs[14][31]~q )))) ) ) ) # ( !\regs[10][31]~q  & ( \regs[2][31]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # (\regs[6][31]~q 
// ))) # (inst_FE[3] & (((\regs[14][31]~q  & inst_FE[2])))) ) ) ) # ( \regs[10][31]~q  & ( !\regs[2][31]~q  & ( (!inst_FE[3] & (\regs[6][31]~q  & ((inst_FE[2])))) # (inst_FE[3] & (((!inst_FE[2]) # (\regs[14][31]~q )))) ) ) ) # ( !\regs[10][31]~q  & ( 
// !\regs[2][31]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[6][31]~q )) # (inst_FE[3] & ((\regs[14][31]~q ))))) ) ) )

	.dataa(!\regs[6][31]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[14][31]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[10][31]~q ),
	.dataf(!\regs[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \Mux32~1_combout  & ( \Mux32~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\Mux32~0_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux32~3_combout ))) ) ) ) # ( 
// !\Mux32~1_combout  & ( \Mux32~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\Mux32~0_combout  & !\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux32~3_combout ))) ) ) ) # ( \Mux32~1_combout  & ( 
// !\Mux32~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\Mux32~0_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux32~3_combout  & ((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\Mux32~1_combout  & ( !\Mux32~2_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\Mux32~0_combout  & !\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux32~3_combout  & ((\inst_FE[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Mux32~3_combout ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\Mux32~0_combout ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\Mux32~1_combout ),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N14
dffeas \regval2_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux32~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[31] .is_wysiwyg = "true";
defparam \regval2_ID[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N53
dffeas \regval2_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[31] .is_wysiwyg = "true";
defparam \regval2_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002050274088888888888888889E8801B41D40300000000000013FE";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \rd_val_MEM_w[31]~6 (
// Equation(s):
// \rd_val_MEM_w[31]~6_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\dmem~32_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~6 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~6 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N34
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \rd_val_MEM_w[31]~7 (
// Equation(s):
// \rd_val_MEM_w[31]~7_combout  = ( !\Equal19~6_combout  & ( dmem_rtl_0_bypass[92] & ( (!\dmem~42_combout  & ((\rd_val_MEM_w[31]~6_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[91])) ) ) ) # ( !\Equal19~6_combout  & ( !dmem_rtl_0_bypass[92] & ( 
// dmem_rtl_0_bypass[91] ) ) )

	.dataa(!\dmem~42_combout ),
	.datab(!dmem_rtl_0_bypass[91]),
	.datac(!\rd_val_MEM_w[31]~6_combout ),
	.datad(gnd),
	.datae(!\Equal19~6_combout ),
	.dataf(!dmem_rtl_0_bypass[92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~7 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~7 .lut_mask = 64'h333300001B1B0000;
defparam \rd_val_MEM_w[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[31]~17 (
// Equation(s):
// \aluout_EX_r[31]~17_combout  = ( \Equal11~0_combout  & ( (!op2_ID[2] & (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[1]~DUPLICATE_q  & !op2_ID[3]))) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!\op2_ID[1]~DUPLICATE_q ),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~17 .extended_lut = "off";
defparam \aluout_EX_r[31]~17 .lut_mask = 64'h0000000020002000;
defparam \aluout_EX_r[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[31]~83 (
// Equation(s):
// \aluout_EX_r[31]~83_combout  = ( regval2_ID[31] & ( (!op2_ID[0] & (!op2_ID[3] $ (!regval1_ID[31] $ (op2_ID[1])))) # (op2_ID[0] & (!op2_ID[3] & ((!op2_ID[1])))) ) ) # ( !regval2_ID[31] & ( (!op2_ID[0] & (!op2_ID[3] $ (((!regval1_ID[31]) # (!op2_ID[1]))))) 
// # (op2_ID[0] & (!op2_ID[1] & (!op2_ID[3] $ (!regval1_ID[31])))) ) )

	.dataa(!op2_ID[3]),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!regval2_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~83 .extended_lut = "off";
defparam \aluout_EX_r[31]~83 .lut_mask = 64'h566056606A906A90;
defparam \aluout_EX_r[31]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \PC_FE~28 (
// Equation(s):
// \PC_FE~28_combout  = ( regval1_ID[31] & ( (!ctrlsig_ID[3]) # (PC_ID[31]) ) ) # ( !regval1_ID[31] & ( (PC_ID[31] & ctrlsig_ID[3]) ) )

	.dataa(!PC_ID[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~28 .extended_lut = "off";
defparam \PC_FE~28 .lut_mask = 64'h00550055FF55FF55;
defparam \PC_FE~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \PC_FE[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[31]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \regs[9][29]~feeder (
// Equation(s):
// \regs[9][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][29]~feeder .extended_lut = "off";
defparam \regs[9][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N43
dffeas \regs[9][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N50
dffeas \regs[1][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \regs[5][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \regs[13][29]~feeder (
// Equation(s):
// \regs[13][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][29]~feeder .extended_lut = "off";
defparam \regs[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \regs[13][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[5][29]~q  & ( \regs[13][29]~q  & ( ((!inst_FE[3] & ((\regs[1][29]~q ))) # (inst_FE[3] & (\regs[9][29]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[5][29]~q  & ( \regs[13][29]~q  & ( (!inst_FE[3] & (((\regs[1][29]~q  & !inst_FE[2])))) 
// # (inst_FE[3] & (((inst_FE[2])) # (\regs[9][29]~q ))) ) ) ) # ( \regs[5][29]~q  & ( !\regs[13][29]~q  & ( (!inst_FE[3] & (((inst_FE[2]) # (\regs[1][29]~q )))) # (inst_FE[3] & (\regs[9][29]~q  & ((!inst_FE[2])))) ) ) ) # ( !\regs[5][29]~q  & ( 
// !\regs[13][29]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][29]~q ))) # (inst_FE[3] & (\regs[9][29]~q )))) ) ) )

	.dataa(!\regs[9][29]~q ),
	.datab(!\regs[1][29]~q ),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[2]),
	.datae(!\regs[5][29]~q ),
	.dataf(!\regs[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N55
dffeas \regs[6][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \regs[14][29]~feeder (
// Equation(s):
// \regs[14][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][29]~feeder .extended_lut = "off";
defparam \regs[14][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \regs[14][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N3
cyclonev_lcell_comb \regs[10][29]~feeder (
// Equation(s):
// \regs[10][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][29]~feeder .extended_lut = "off";
defparam \regs[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \regs[10][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \regs[2][29]~feeder (
// Equation(s):
// \regs[2][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][29]~feeder .extended_lut = "off";
defparam \regs[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N22
dffeas \regs[2][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \regs[10][29]~q  & ( \regs[2][29]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[6][29]~q )) # (inst_FE[3] & ((\regs[14][29]~q )))) ) ) ) # ( !\regs[10][29]~q  & ( \regs[2][29]~q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & 
// ((!inst_FE[3] & (\regs[6][29]~q )) # (inst_FE[3] & ((\regs[14][29]~q ))))) ) ) ) # ( \regs[10][29]~q  & ( !\regs[2][29]~q  & ( (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & (\regs[6][29]~q )) # (inst_FE[3] & ((\regs[14][29]~q ))))) ) ) 
// ) # ( !\regs[10][29]~q  & ( !\regs[2][29]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[6][29]~q )) # (inst_FE[3] & ((\regs[14][29]~q ))))) ) ) )

	.dataa(!\regs[6][29]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[14][29]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[10][29]~q ),
	.dataf(!\regs[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \regs[7][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \regs[3][29]~feeder (
// Equation(s):
// \regs[3][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][29]~feeder .extended_lut = "off";
defparam \regs[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N31
dffeas \regs[3][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \regs[15][29]~feeder (
// Equation(s):
// \regs[15][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][29]~feeder .extended_lut = "off";
defparam \regs[15][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N10
dffeas \regs[15][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N43
dffeas \regs[11][29]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \regs[15][29]~q  & ( \regs[11][29]~DUPLICATE_q  & ( ((!inst_FE[2] & ((\regs[3][29]~q ))) # (inst_FE[2] & (\regs[7][29]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[15][29]~q  & ( \regs[11][29]~DUPLICATE_q  & ( (!inst_FE[2] & (((inst_FE[3]) 
// # (\regs[3][29]~q )))) # (inst_FE[2] & (\regs[7][29]~q  & ((!inst_FE[3])))) ) ) ) # ( \regs[15][29]~q  & ( !\regs[11][29]~DUPLICATE_q  & ( (!inst_FE[2] & (((\regs[3][29]~q  & !inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3])) # (\regs[7][29]~q ))) ) ) ) # ( 
// !\regs[15][29]~q  & ( !\regs[11][29]~DUPLICATE_q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[3][29]~q ))) # (inst_FE[2] & (\regs[7][29]~q )))) ) ) )

	.dataa(!\regs[7][29]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[3][29]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[15][29]~q ),
	.dataf(!\regs[11][29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \regs[8][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \regs[0][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \regs[12][29]~feeder (
// Equation(s):
// \regs[12][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][29]~feeder .extended_lut = "off";
defparam \regs[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N55
dffeas \regs[12][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[0][29]~q  & ( \regs[12][29]~q  & ( (!inst_FE[3] & ((!inst_FE[2]) # ((\regs[4][29]~q )))) # (inst_FE[3] & (((\regs[8][29]~q )) # (inst_FE[2]))) ) ) ) # ( !\regs[0][29]~q  & ( \regs[12][29]~q  & ( (!inst_FE[3] & (inst_FE[2] & 
// ((\regs[4][29]~q )))) # (inst_FE[3] & (((\regs[8][29]~q )) # (inst_FE[2]))) ) ) ) # ( \regs[0][29]~q  & ( !\regs[12][29]~q  & ( (!inst_FE[3] & ((!inst_FE[2]) # ((\regs[4][29]~q )))) # (inst_FE[3] & (!inst_FE[2] & (\regs[8][29]~q ))) ) ) ) # ( 
// !\regs[0][29]~q  & ( !\regs[12][29]~q  & ( (!inst_FE[3] & (inst_FE[2] & ((\regs[4][29]~q )))) # (inst_FE[3] & (!inst_FE[2] & (\regs[8][29]~q ))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\regs[8][29]~q ),
	.datad(!\regs[4][29]~q ),
	.datae(!\regs[0][29]~q ),
	.dataf(!\regs[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \Mux34~3_combout  & ( \Mux34~0_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux34~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((\Mux34~2_combout ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\Mux34~3_combout  & ( \Mux34~0_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux34~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \Mux34~2_combout )))) ) ) ) # ( \Mux34~3_combout  & ( 
// !\Mux34~0_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (\Mux34~1_combout  & (\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\Mux34~2_combout ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\Mux34~3_combout  & ( !\Mux34~0_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\Mux34~1_combout  & (\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \Mux34~2_combout )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\Mux34~1_combout ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux34~2_combout ),
	.datae(!\Mux34~3_combout ),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N5
dffeas \regval2_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[29] .is_wysiwyg = "true";
defparam \regval2_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N47
dffeas \regval2_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[29] .is_wysiwyg = "true";
defparam \regval2_EX[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[87]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[87]~0_combout  = ( !regval2_EX[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[87]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[87]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[87]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N37
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[87]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = ( !regval2_EX[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N26
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DB5FAE98BD55555555555555554170000B428D40000000000006801";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \rd_val_MEM_w[29]~22 (
// Equation(s):
// \rd_val_MEM_w[29]~22_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~30_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q  & (!\dmem~30_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q  & (!\dmem~30_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~30_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem~30_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~22 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~22 .lut_mask = 64'hAA00AACCAA33AAFF;
defparam \rd_val_MEM_w[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N10
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N12
cyclonev_lcell_comb \rd_val_MEM_w[29]~23 (
// Equation(s):
// \rd_val_MEM_w[29]~23_combout  = ( \rd_val_MEM_w[29]~22_combout  & ( dmem_rtl_0_bypass[88] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (!dmem_rtl_0_bypass[87]))) ) ) ) # ( !\rd_val_MEM_w[29]~22_combout  & ( dmem_rtl_0_bypass[88] & ( 
// (\dmem~42_combout  & (!dmem_rtl_0_bypass[87] & !\Equal19~6_combout )) ) ) ) # ( \rd_val_MEM_w[29]~22_combout  & ( !dmem_rtl_0_bypass[88] & ( (!dmem_rtl_0_bypass[87] & !\Equal19~6_combout ) ) ) ) # ( !\rd_val_MEM_w[29]~22_combout  & ( 
// !dmem_rtl_0_bypass[88] & ( (!dmem_rtl_0_bypass[87] & !\Equal19~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[87]),
	.datad(!\Equal19~6_combout ),
	.datae(!\rd_val_MEM_w[29]~22_combout ),
	.dataf(!dmem_rtl_0_bypass[88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~23 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~23 .lut_mask = 64'hF000F0003000FC00;
defparam \rd_val_MEM_w[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N11
dffeas \regval2_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[24]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[24] .is_wysiwyg = "true";
defparam \regval2_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N37
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y11_N44
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \rd_val_MEM_w[24]~12 (
// Equation(s):
// \rd_val_MEM_w[24]~12_combout  = ( \dmem~25_q  & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~25_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~25_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\dmem~25_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~25_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~12 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~12 .lut_mask = 64'h0404AEAE1515BFBF;
defparam \rd_val_MEM_w[24]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \rd_val_MEM_w[24]~13 (
// Equation(s):
// \rd_val_MEM_w[24]~13_combout  = ( \dmem~42_combout  & ( dmem_rtl_0_bypass[78] & ( (dmem_rtl_0_bypass[77] & !\Equal19~6_combout ) ) ) ) # ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[78] & ( (!\Equal19~6_combout  & \rd_val_MEM_w[24]~12_combout ) ) ) ) # ( 
// \dmem~42_combout  & ( !dmem_rtl_0_bypass[78] & ( (dmem_rtl_0_bypass[77] & !\Equal19~6_combout ) ) ) ) # ( !\dmem~42_combout  & ( !dmem_rtl_0_bypass[78] & ( (dmem_rtl_0_bypass[77] & !\Equal19~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[77]),
	.datac(!\Equal19~6_combout ),
	.datad(!\rd_val_MEM_w[24]~12_combout ),
	.datae(!\dmem~42_combout ),
	.dataf(!dmem_rtl_0_bypass[78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~13 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~13 .lut_mask = 64'h3030303000F03030;
defparam \rd_val_MEM_w[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N38
dffeas \regs[1][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N2
dffeas \regs[0][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \regs[3][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N22
dffeas \regs[2][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[3][24]~q  & ( \regs[2][24]~q  & ( ((!inst_FE[4] & ((\regs[0][24]~q ))) # (inst_FE[4] & (\regs[1][24]~q ))) # (inst_FE[5]) ) ) ) # ( !\regs[3][24]~q  & ( \regs[2][24]~q  & ( (!inst_FE[4] & (((\regs[0][24]~q )) # (inst_FE[5]))) # 
// (inst_FE[4] & (!inst_FE[5] & (\regs[1][24]~q ))) ) ) ) # ( \regs[3][24]~q  & ( !\regs[2][24]~q  & ( (!inst_FE[4] & (!inst_FE[5] & ((\regs[0][24]~q )))) # (inst_FE[4] & (((\regs[1][24]~q )) # (inst_FE[5]))) ) ) ) # ( !\regs[3][24]~q  & ( !\regs[2][24]~q  & 
// ( (!inst_FE[5] & ((!inst_FE[4] & ((\regs[0][24]~q ))) # (inst_FE[4] & (\regs[1][24]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!inst_FE[5]),
	.datac(!\regs[1][24]~q ),
	.datad(!\regs[0][24]~q ),
	.datae(!\regs[3][24]~q ),
	.dataf(!\regs[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \regs[4][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N58
dffeas \regs[6][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \regs[5][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N46
dffeas \regs[7][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( inst_FE[4] & ( \regs[7][24]~q  & ( (\regs[5][24]~q ) # (inst_FE[5]) ) ) ) # ( !inst_FE[4] & ( \regs[7][24]~q  & ( (!inst_FE[5] & (\regs[4][24]~q )) # (inst_FE[5] & ((\regs[6][24]~q ))) ) ) ) # ( inst_FE[4] & ( !\regs[7][24]~q  & ( 
// (!inst_FE[5] & \regs[5][24]~q ) ) ) ) # ( !inst_FE[4] & ( !\regs[7][24]~q  & ( (!inst_FE[5] & (\regs[4][24]~q )) # (inst_FE[5] & ((\regs[6][24]~q ))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[4][24]~q ),
	.datac(!\regs[6][24]~q ),
	.datad(!\regs[5][24]~q ),
	.datae(!inst_FE[4]),
	.dataf(!\regs[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h272700AA272755FF;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N14
dffeas \regs[10][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N58
dffeas \regs[8][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N22
dffeas \regs[9][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N15
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \regs[8][24]~q  & ( \regs[9][24]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[10][24]~q ))) # (inst_FE[4] & (\regs[11][24]~q ))) ) ) ) # ( !\regs[8][24]~q  & ( \regs[9][24]~q  & ( (!inst_FE[4] & (((\regs[10][24]~q  & inst_FE[5])))) 
// # (inst_FE[4] & (((!inst_FE[5])) # (\regs[11][24]~q ))) ) ) ) # ( \regs[8][24]~q  & ( !\regs[9][24]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[10][24]~q )))) # (inst_FE[4] & (\regs[11][24]~q  & ((inst_FE[5])))) ) ) ) # ( !\regs[8][24]~q  & ( 
// !\regs[9][24]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[10][24]~q ))) # (inst_FE[4] & (\regs[11][24]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[11][24]~q ),
	.datac(!\regs[10][24]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[8][24]~q ),
	.dataf(!\regs[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \regs[15][24]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \regs[14][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \regs[12][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N28
dffeas \regs[13][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[12][24]~q  & ( \regs[13][24]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[14][24]~q ))) # (inst_FE[4] & (\regs[15][24]~DUPLICATE_q ))) ) ) ) # ( !\regs[12][24]~q  & ( \regs[13][24]~q  & ( (!inst_FE[4] & (((inst_FE[5] & 
// \regs[14][24]~q )))) # (inst_FE[4] & (((!inst_FE[5])) # (\regs[15][24]~DUPLICATE_q ))) ) ) ) # ( \regs[12][24]~q  & ( !\regs[13][24]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[14][24]~q )))) # (inst_FE[4] & (\regs[15][24]~DUPLICATE_q  & (inst_FE[5]))) 
// ) ) ) # ( !\regs[12][24]~q  & ( !\regs[13][24]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[14][24]~q ))) # (inst_FE[4] & (\regs[15][24]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[15][24]~DUPLICATE_q ),
	.datab(!inst_FE[4]),
	.datac(!inst_FE[5]),
	.datad(!\regs[14][24]~q ),
	.datae(!\regs[12][24]~q ),
	.dataf(!\regs[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~2_combout  & ( \Mux7~3_combout  & ( ((!inst_FE[6] & (\Mux7~0_combout )) # (inst_FE[6] & ((\Mux7~1_combout )))) # (inst_FE[7]) ) ) ) # ( !\Mux7~2_combout  & ( \Mux7~3_combout  & ( (!inst_FE[7] & ((!inst_FE[6] & (\Mux7~0_combout 
// )) # (inst_FE[6] & ((\Mux7~1_combout ))))) # (inst_FE[7] & (inst_FE[6])) ) ) ) # ( \Mux7~2_combout  & ( !\Mux7~3_combout  & ( (!inst_FE[7] & ((!inst_FE[6] & (\Mux7~0_combout )) # (inst_FE[6] & ((\Mux7~1_combout ))))) # (inst_FE[7] & (!inst_FE[6])) ) ) ) # 
// ( !\Mux7~2_combout  & ( !\Mux7~3_combout  & ( (!inst_FE[7] & ((!inst_FE[6] & (\Mux7~0_combout )) # (inst_FE[6] & ((\Mux7~1_combout ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\Mux7~0_combout ),
	.datad(!\Mux7~1_combout ),
	.datae(!\Mux7~2_combout ),
	.dataf(!\Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N1
dffeas \regval1_ID[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[24]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N26
dffeas \regval1_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[21] .is_wysiwyg = "true";
defparam \regval1_ID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N50
dffeas \regval2_ID[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux46~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N8
dffeas \regval2_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux48~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[15] .is_wysiwyg = "true";
defparam \regval2_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !\regval1_ID[10]~DUPLICATE_q  $ (\regval2_ID[10]~DUPLICATE_q ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( !\regval1_ID[10]~DUPLICATE_q  $ (\regval2_ID[10]~DUPLICATE_q ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~23  = SHARE((\regval1_ID[10]~DUPLICATE_q  & !\regval2_ID[10]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[10]~DUPLICATE_q ),
	.datad(!\regval2_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !regval1_ID[11] $ (\regval2_ID[11]~DUPLICATE_q ) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !regval1_ID[11] $ (\regval2_ID[11]~DUPLICATE_q ) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~19  = SHARE((regval1_ID[11] & !\regval2_ID[11]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[11]),
	.datad(!\regval2_ID[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~126  = CARRY(( !\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~127  = SHARE((\regval1_ID[12]~DUPLICATE_q  & !regval2_ID[12]))

	.dataa(gnd),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!regval2_ID[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !\regval2_ID[13]~DUPLICATE_q  $ (\regval1_ID[13]~DUPLICATE_q ) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~122  = CARRY(( !\regval2_ID[13]~DUPLICATE_q  $ (\regval1_ID[13]~DUPLICATE_q ) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~123  = SHARE((!\regval2_ID[13]~DUPLICATE_q  & \regval1_ID[13]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[13]~DUPLICATE_q ),
	.datad(!\regval1_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~118  = CARRY(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~119  = SHARE((regval1_ID[14] & !regval2_ID[14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !regval2_ID[15] $ (regval1_ID[15]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( !regval2_ID[15] $ (regval1_ID[15]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~115  = SHARE((!regval2_ID[15] & regval1_ID[15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[15]),
	.datad(!regval1_ID[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !regval2_ID[16] $ (regval1_ID[16]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( !regval2_ID[16] $ (regval1_ID[16]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~111  = SHARE((!regval2_ID[16] & regval1_ID[16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[16]),
	.datad(!regval1_ID[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !\regval2_ID[17]~DUPLICATE_q  $ (regval1_ID[17]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( !\regval2_ID[17]~DUPLICATE_q  $ (regval1_ID[17]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~107  = SHARE((!\regval2_ID[17]~DUPLICATE_q  & regval1_ID[17]))

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~103  = SHARE((!regval2_ID[18] & regval1_ID[18]))

	.dataa(!regval2_ID[18]),
	.datab(gnd),
	.datac(!regval1_ID[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !\regval2_ID[19]~DUPLICATE_q  $ (\regval1_ID[19]~DUPLICATE_q ) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( !\regval2_ID[19]~DUPLICATE_q  $ (\regval1_ID[19]~DUPLICATE_q ) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~99  = SHARE((!\regval2_ID[19]~DUPLICATE_q  & \regval1_ID[19]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\regval2_ID[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !regval1_ID[20] $ (regval2_ID[20]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~86  = CARRY(( !regval1_ID[20] $ (regval2_ID[20]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~87  = SHARE((regval1_ID[20] & !regval2_ID[20]))

	.dataa(gnd),
	.datab(!regval1_ID[20]),
	.datac(gnd),
	.datad(!regval2_ID[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h000033000000CC33;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~83  = SHARE((regval1_ID[21] & !regval2_ID[21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[21]),
	.datad(!regval2_ID[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !\regval2_ID[22]~DUPLICATE_q  $ (regval1_ID[22]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~54  = CARRY(( !\regval2_ID[22]~DUPLICATE_q  $ (regval1_ID[22]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~55  = SHARE((!\regval2_ID[22]~DUPLICATE_q  & regval1_ID[22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(!regval1_ID[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N9
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !regval1_ID[23] $ (regval2_ID[23]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( !regval1_ID[23] $ (regval2_ID[23]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~51  = SHARE((regval1_ID[23] & !regval2_ID[23]))

	.dataa(!regval1_ID[23]),
	.datab(gnd),
	.datac(!regval2_ID[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !\regval2_ID[24]~DUPLICATE_q  $ (\regval1_ID[24]~DUPLICATE_q ) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~78  = CARRY(( !\regval2_ID[24]~DUPLICATE_q  $ (\regval1_ID[24]~DUPLICATE_q ) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~79  = SHARE((!\regval2_ID[24]~DUPLICATE_q  & \regval1_ID[24]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\regval2_ID[24]~DUPLICATE_q ),
	.datac(!\regval1_ID[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( regval1_ID[22] ) + ( \regval2_ID[22]~DUPLICATE_q  ) + ( \Add1~82  ))
// \Add1~54  = CARRY(( regval1_ID[22] ) + ( \regval2_ID[22]~DUPLICATE_q  ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(!regval1_ID[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N9
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( regval2_ID[23] ) + ( regval1_ID[23] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( regval2_ID[23] ) + ( regval1_ID[23] ) + ( \Add1~54  ))

	.dataa(!regval1_ID[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \regval1_ID[24]~DUPLICATE_q  ) + ( \regval2_ID[24]~DUPLICATE_q  ) + ( \Add1~50  ))
// \Add1~78  = CARRY(( \regval1_ID[24]~DUPLICATE_q  ) + ( \regval2_ID[24]~DUPLICATE_q  ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!\regval1_ID[24]~DUPLICATE_q ),
	.datac(!\regval2_ID[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \PC_FE[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[24] .is_wysiwyg = "true";
defparam \PC_FE[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \PC_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[24] .is_wysiwyg = "true";
defparam \PC_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[24]~106 (
// Equation(s):
// \aluout_EX_r[24]~106_combout  = ( \Equal12~0_combout  & ( ((\aluout_EX_r[20]~12_combout  & \regval1_ID[24]~DUPLICATE_q )) # (PC_ID[24]) ) ) # ( !\Equal12~0_combout  & ( (\aluout_EX_r[20]~12_combout  & \regval1_ID[24]~DUPLICATE_q ) ) )

	.dataa(!\aluout_EX_r[20]~12_combout ),
	.datab(gnd),
	.datac(!\regval1_ID[24]~DUPLICATE_q ),
	.datad(!PC_ID[24]),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~106 .extended_lut = "off";
defparam \aluout_EX_r[24]~106 .lut_mask = 64'h0505050505FF05FF;
defparam \aluout_EX_r[24]~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N43
dffeas \regval2_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[24] .is_wysiwyg = "true";
defparam \regval2_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[24]~105 (
// Equation(s):
// \aluout_EX_r[24]~105_combout  = ( op2_ID[3] & ( (!\regval1_ID[24]~DUPLICATE_q  & ((!regval2_ID[24] & ((!\op2_ID[1]~DUPLICATE_q ) # (!op2_ID[0]))) # (regval2_ID[24] & (!\op2_ID[1]~DUPLICATE_q  & !op2_ID[0])))) # (\regval1_ID[24]~DUPLICATE_q  & (!op2_ID[0] 
// & (!regval2_ID[24] $ (\op2_ID[1]~DUPLICATE_q )))) ) ) # ( !op2_ID[3] & ( (!\regval1_ID[24]~DUPLICATE_q  & (regval2_ID[24] & (!\op2_ID[1]~DUPLICATE_q  $ (!op2_ID[0])))) # (\regval1_ID[24]~DUPLICATE_q  & (!\op2_ID[1]~DUPLICATE_q  $ (((!regval2_ID[24] & 
// !op2_ID[0]))))) ) )

	.dataa(!\regval1_ID[24]~DUPLICATE_q ),
	.datab(!regval2_ID[24]),
	.datac(!\op2_ID[1]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~105 .extended_lut = "off";
defparam \aluout_EX_r[24]~105 .lut_mask = 64'h16701670E980E980;
defparam \aluout_EX_r[24]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \aluout_EX_r[24]~107 (
// Equation(s):
// \aluout_EX_r[24]~107_combout  = ( \aluout_EX_r[31]~57_combout  & ( ((!\Equal11~0_combout  & \aluout_EX_r[24]~106_combout )) # (\aluout_EX_r[24]~105_combout ) ) ) # ( !\aluout_EX_r[31]~57_combout  & ( (!\Equal11~0_combout  & \aluout_EX_r[24]~106_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\Equal11~0_combout ),
	.datac(!\aluout_EX_r[24]~106_combout ),
	.datad(!\aluout_EX_r[24]~105_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~107 .extended_lut = "off";
defparam \aluout_EX_r[24]~107 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \aluout_EX_r[24]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \regval1_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[24] .is_wysiwyg = "true";
defparam \regval1_ID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \regval1_ID[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[26]~DUPLICATE_q  & ( (!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[25]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[27]~DUPLICATE_q )) ) ) ) # ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[26]~DUPLICATE_q  & ( (\regval2_ID[1]~DUPLICATE_q ) # (regval1_ID[24]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[26]~DUPLICATE_q  & ( (!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[25]~DUPLICATE_q 
// ))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[27]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[26]~DUPLICATE_q  & ( (regval1_ID[24] & !\regval2_ID[1]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!\regval1_ID[27]~DUPLICATE_q ),
	.datac(!\regval1_ID[25]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h55000F3355FF0F33;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \ShiftRight0~10_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # (\ShiftRight0~9_combout ))) ) ) # ( !\ShiftRight0~10_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & \ShiftRight0~9_combout )) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h020202028A8A8A8A;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N42
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( regval1_ID[20] & ( regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[17]~DUPLICATE_q ))) ) ) ) # ( 
// !regval1_ID[20] & ( regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & 
// (\regval1_ID[17]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[20] & ( !regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!\regval2_ID[1]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # 
// (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[17]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[20] & ( !regval1_ID[18] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & 
// (\regval1_ID[17]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_ID[17]~DUPLICATE_q ),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!regval1_ID[20]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[23] & ( (!regval2_ID[1]) # (regval1_ID[21]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[23] & ( (!regval2_ID[1] & (\regval1_ID[24]~DUPLICATE_q )) # (regval2_ID[1] & 
// ((regval1_ID[22]))) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[23] & ( (regval1_ID[21] & regval2_ID[1]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[23] & ( (!regval2_ID[1] & (\regval1_ID[24]~DUPLICATE_q )) # (regval2_ID[1] & 
// ((regval1_ID[22]))) ) ) )

	.dataa(!\regval1_ID[24]~DUPLICATE_q ),
	.datab(!regval1_ID[21]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[22]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h505F0303505FF3F3;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N6
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftLeft0~28_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~32_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~33_combout ))) ) ) ) # ( !\ShiftLeft0~31_combout  
// & ( \ShiftLeft0~28_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~32_combout  & regval2_ID[2])))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~33_combout ))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\ShiftLeft0~28_combout  & ( (!regval2_ID[3] & 
// (((!regval2_ID[2]) # (\ShiftLeft0~32_combout )))) # (regval2_ID[3] & (\ShiftLeft0~33_combout  & ((!regval2_ID[2])))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftLeft0~28_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~32_combout  & regval2_ID[2])))) # 
// (regval2_ID[3] & (\ShiftLeft0~33_combout  & ((!regval2_ID[2])))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \ShiftLeft0~17_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # ((\ShiftLeft0~3_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[2] & (\ShiftLeft0~4_combout ))) ) ) # ( !\ShiftLeft0~17_combout  & ( 
// (!\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & ((\ShiftLeft0~3_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[2] & (\ShiftLeft0~4_combout ))) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h042604268CAE8CAE;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N30
cyclonev_lcell_comb \aluout_EX_r[24]~108 (
// Equation(s):
// \aluout_EX_r[24]~108_combout  = ( \ShiftLeft0~18_combout  & ( \aluout_EX_r[6]~18_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & (\ShiftRight0~43_combout )) # (op2_ID[0] & ((\ShiftLeft0~54_combout ))))) # (regval2_ID[4] & (((op2_ID[0])))) ) ) ) # ( 
// !\ShiftLeft0~18_combout  & ( \aluout_EX_r[6]~18_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & (\ShiftRight0~43_combout )) # (op2_ID[0] & ((\ShiftLeft0~54_combout ))))) ) ) )

	.dataa(!\ShiftRight0~43_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftLeft0~54_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftLeft0~18_combout ),
	.dataf(!\aluout_EX_r[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~108 .extended_lut = "off";
defparam \aluout_EX_r[24]~108 .lut_mask = 64'h00000000440C443F;
defparam \aluout_EX_r[24]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N27
cyclonev_lcell_comb \aluout_EX_r[24]~109 (
// Equation(s):
// \aluout_EX_r[24]~109_combout  = ( \aluout_EX_r[24]~107_combout  & ( \aluout_EX_r[24]~108_combout  ) ) # ( !\aluout_EX_r[24]~107_combout  & ( \aluout_EX_r[24]~108_combout  ) ) # ( \aluout_EX_r[24]~107_combout  & ( !\aluout_EX_r[24]~108_combout  ) ) # ( 
// !\aluout_EX_r[24]~107_combout  & ( !\aluout_EX_r[24]~108_combout  & ( (!\aluout_EX_r[28]~56_combout  & (\Add2~77_sumout  & (\aluout_EX_r[31]~55_combout ))) # (\aluout_EX_r[28]~56_combout  & (((\Add2~77_sumout  & \aluout_EX_r[31]~55_combout )) # 
// (\Add1~77_sumout ))) ) ) )

	.dataa(!\aluout_EX_r[28]~56_combout ),
	.datab(!\Add2~77_sumout ),
	.datac(!\aluout_EX_r[31]~55_combout ),
	.datad(!\Add1~77_sumout ),
	.datae(!\aluout_EX_r[24]~107_combout ),
	.dataf(!\aluout_EX_r[24]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~109 .extended_lut = "off";
defparam \aluout_EX_r[24]~109 .lut_mask = 64'h0357FFFFFFFFFFFF;
defparam \aluout_EX_r[24]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \aluout_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24] .is_wysiwyg = "true";
defparam \aluout_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N37
dffeas \regval_MEM[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[24]~13_combout ),
	.asdata(aluout_EX[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[24] .is_wysiwyg = "true";
defparam \regval_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N32
dffeas \regs[11][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N51
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[8][24]~q  & ( \regs[9][24]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][24]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][24]~q ))) ) ) ) # ( !\regs[8][24]~q  & ( \regs[9][24]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((\regs[10][24]~q  & \inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[11][24]~q ))) ) ) ) # ( \regs[8][24]~q  & ( !\regs[9][24]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[10][24]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][24]~q  & ((\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[8][24]~q  & ( !\regs[9][24]~q  & ( (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & 
// ((\regs[10][24]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][24]~q )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\regs[11][24]~q ),
	.datac(!\regs[10][24]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[8][24]~q ),
	.dataf(!\regs[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[3][24]~q  & ( \regs[2][24]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][24]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[1][24]~q ))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[3][24]~q  & ( \regs[2][24]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][24]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[1][24]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[3][24]~q  & ( !\regs[2][24]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][24]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[1][24]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[3][24]~q  & ( !\regs[2][24]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][24]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[1][24]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[1][24]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[0][24]~q ),
	.datae(!\regs[3][24]~q ),
	.dataf(!\regs[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \regs[15][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[12][24]~q  & ( \regs[13][24]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!inst_FE[0] & ((\regs[14][24]~q ))) # (inst_FE[0] & (\regs[15][24]~q ))) ) ) ) # ( !\regs[12][24]~q  & ( \regs[13][24]~q  & ( (!inst_FE[0] & 
// (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][24]~q )))) # (inst_FE[0] & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[15][24]~q )))) ) ) ) # ( \regs[12][24]~q  & ( !\regs[13][24]~q  & ( (!inst_FE[0] & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[14][24]~q )))) # 
// (inst_FE[0] & (\inst_FE[1]~DUPLICATE_q  & (\regs[15][24]~q ))) ) ) ) # ( !\regs[12][24]~q  & ( !\regs[13][24]~q  & ( (\inst_FE[1]~DUPLICATE_q  & ((!inst_FE[0] & ((\regs[14][24]~q ))) # (inst_FE[0] & (\regs[15][24]~q )))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[15][24]~q ),
	.datad(!\regs[14][24]~q ),
	.datae(!\regs[12][24]~q ),
	.dataf(!\regs[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[5][24]~q  & ( \regs[6][24]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][24]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][24]~q )))) ) ) ) # ( !\regs[5][24]~q  & 
// ( \regs[6][24]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][24]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & (\regs[7][24]~q ))) ) ) ) # ( \regs[5][24]~q  & ( !\regs[6][24]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q  & ((\regs[4][24]~q )))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][24]~q )))) ) ) ) # ( !\regs[5][24]~q  & ( !\regs[6][24]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (!\inst_FE[1]~DUPLICATE_q  & ((\regs[4][24]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & (\regs[7][24]~q ))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[7][24]~q ),
	.datad(!\regs[4][24]~q ),
	.datae(!\regs[5][24]~q ),
	.dataf(!\regs[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~3_combout  & ( \Mux39~1_combout  & ( ((!inst_FE[3] & ((\Mux39~0_combout ))) # (inst_FE[3] & (\Mux39~2_combout ))) # (inst_FE[2]) ) ) ) # ( !\Mux39~3_combout  & ( \Mux39~1_combout  & ( (!inst_FE[3] & (((\Mux39~0_combout ) # 
// (inst_FE[2])))) # (inst_FE[3] & (\Mux39~2_combout  & (!inst_FE[2]))) ) ) ) # ( \Mux39~3_combout  & ( !\Mux39~1_combout  & ( (!inst_FE[3] & (((!inst_FE[2] & \Mux39~0_combout )))) # (inst_FE[3] & (((inst_FE[2])) # (\Mux39~2_combout ))) ) ) ) # ( 
// !\Mux39~3_combout  & ( !\Mux39~1_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\Mux39~0_combout ))) # (inst_FE[3] & (\Mux39~2_combout )))) ) ) )

	.dataa(!\Mux39~2_combout ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\Mux39~0_combout ),
	.datae(!\Mux39~3_combout ),
	.dataf(!\Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \regval2_ID[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[24]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !regval2_ID[25] $ (\regval1_ID[25]~DUPLICATE_q ) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( !regval2_ID[25] $ (\regval1_ID[25]~DUPLICATE_q ) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~75  = SHARE((!regval2_ID[25] & \regval1_ID[25]~DUPLICATE_q ))

	.dataa(!regval2_ID[25]),
	.datab(gnd),
	.datac(!\regval1_ID[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !\regval1_ID[26]~DUPLICATE_q  $ (\regval2_ID[26]~DUPLICATE_q ) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( !\regval1_ID[26]~DUPLICATE_q  $ (\regval2_ID[26]~DUPLICATE_q ) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~71  = SHARE((\regval1_ID[26]~DUPLICATE_q  & !\regval2_ID[26]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval2_ID[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !regval1_ID[27] $ (regval2_ID[27]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( !regval1_ID[27] $ (regval2_ID[27]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~67  = SHARE((regval1_ID[27] & !regval2_ID[27]))

	.dataa(!regval1_ID[27]),
	.datab(gnd),
	.datac(!regval2_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !\regval1_ID[28]~DUPLICATE_q  $ (regval2_ID[28]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~46  = CARRY(( !\regval1_ID[28]~DUPLICATE_q  $ (regval2_ID[28]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~47  = SHARE((\regval1_ID[28]~DUPLICATE_q  & !regval2_ID[28]))

	.dataa(gnd),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!regval2_ID[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !\regval1_ID[29]~DUPLICATE_q  $ (regval2_ID[29]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( !\regval1_ID[29]~DUPLICATE_q  $ (regval2_ID[29]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~43  = SHARE((\regval1_ID[29]~DUPLICATE_q  & !regval2_ID[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[29]~DUPLICATE_q ),
	.datad(!regval2_ID[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \aluout_EX_r[29]~58 (
// Equation(s):
// \aluout_EX_r[29]~58_combout  = ( op2_ID[3] & ( (!op2_ID[1] & ((!\regval1_ID[29]~DUPLICATE_q  & ((!op2_ID[0]) # (!regval2_ID[29]))) # (\regval1_ID[29]~DUPLICATE_q  & (!op2_ID[0] & !regval2_ID[29])))) # (op2_ID[1] & (!op2_ID[0] & 
// (!\regval1_ID[29]~DUPLICATE_q  $ (regval2_ID[29])))) ) ) # ( !op2_ID[3] & ( (!\regval1_ID[29]~DUPLICATE_q  & (regval2_ID[29] & (!op2_ID[1] $ (!op2_ID[0])))) # (\regval1_ID[29]~DUPLICATE_q  & (!op2_ID[1] $ (((!op2_ID[0] & !regval2_ID[29]))))) ) )

	.dataa(!op2_ID[1]),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[29]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~58 .extended_lut = "off";
defparam \aluout_EX_r[29]~58 .lut_mask = 64'h126A126AE890E890;
defparam \aluout_EX_r[29]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N16
dffeas \PC_FE[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[29] .is_wysiwyg = "true";
defparam \PC_FE[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N37
dffeas \PC_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[29] .is_wysiwyg = "true";
defparam \PC_ID[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \aluout_EX_r[29]~59 (
// Equation(s):
// \aluout_EX_r[29]~59_combout  = ( \aluout_EX_r[20]~12_combout  & ( ((\Equal12~0_combout  & PC_ID[29])) # (\regval1_ID[29]~DUPLICATE_q ) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (\Equal12~0_combout  & PC_ID[29]) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[29]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~59 .extended_lut = "off";
defparam \aluout_EX_r[29]~59 .lut_mask = 64'h000F000F333F333F;
defparam \aluout_EX_r[29]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N18
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[1]) # ((!regval2_ID[0] & (regval1_ID[11])) # (regval2_ID[0] & ((\regval1_ID[10]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( 
// \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & (regval2_ID[1] & (regval1_ID[11]))) # (regval2_ID[0] & ((!regval2_ID[1]) # ((\regval1_ID[10]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & 
// ((!regval2_ID[1]) # ((regval1_ID[11])))) # (regval2_ID[0] & (regval2_ID[1] & ((\regval1_ID[10]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !\regval1_ID[12]~DUPLICATE_q  & ( (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[11])) # 
// (regval2_ID[0] & ((\regval1_ID[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[11]),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~15_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~14_combout )))) # (regval2_ID[2]) ) ) ) # ( 
// !\ShiftLeft0~13_combout  & ( \ShiftLeft0~15_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~14_combout ))))) # (regval2_ID[2] & (((\regval2_ID[3]~DUPLICATE_q )))) ) 
// ) ) # ( \ShiftLeft0~13_combout  & ( !\ShiftLeft0~15_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~14_combout ))))) # (regval2_ID[2] & 
// (((!\regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~15_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~14_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~21_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h220A770A225F775F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \regs[3][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N14
dffeas \regs[1][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \regs[0][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \regs[2][30]~feeder (
// Equation(s):
// \regs[2][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][30]~feeder .extended_lut = "off";
defparam \regs[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N52
dffeas \regs[2][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \inst_FE[1]~DUPLICATE_q  & ( \regs[2][30]~q  & ( (!\inst_FE[0]~DUPLICATE_q ) # (\regs[3][30]~q ) ) ) ) # ( !\inst_FE[1]~DUPLICATE_q  & ( \regs[2][30]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][30]~q ))) # (\inst_FE[0]~DUPLICATE_q 
//  & (\regs[1][30]~q )) ) ) ) # ( \inst_FE[1]~DUPLICATE_q  & ( !\regs[2][30]~q  & ( (\regs[3][30]~q  & \inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\inst_FE[1]~DUPLICATE_q  & ( !\regs[2][30]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((\regs[0][30]~q ))) # 
// (\inst_FE[0]~DUPLICATE_q  & (\regs[1][30]~q )) ) ) )

	.dataa(!\regs[3][30]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[1][30]~q ),
	.datad(!\regs[0][30]~q ),
	.datae(!\inst_FE[1]~DUPLICATE_q ),
	.dataf(!\regs[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h03CF111103CFDDDD;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \regs[14][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \regs[15][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \regs[12][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \regs[13][30]~feeder (
// Equation(s):
// \regs[13][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][30]~feeder .extended_lut = "off";
defparam \regs[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \regs[13][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[12][30]~q  & ( \regs[13][30]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!inst_FE[0] & (\regs[14][30]~q )) # (inst_FE[0] & ((\regs[15][30]~q )))) ) ) ) # ( !\regs[12][30]~q  & ( \regs[13][30]~q  & ( (!inst_FE[0] & (\regs[14][30]~q  
// & ((\inst_FE[1]~DUPLICATE_q )))) # (inst_FE[0] & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[15][30]~q )))) ) ) ) # ( \regs[12][30]~q  & ( !\regs[13][30]~q  & ( (!inst_FE[0] & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[14][30]~q ))) # (inst_FE[0] & 
// (((\regs[15][30]~q  & \inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[12][30]~q  & ( !\regs[13][30]~q  & ( (\inst_FE[1]~DUPLICATE_q  & ((!inst_FE[0] & (\regs[14][30]~q )) # (inst_FE[0] & ((\regs[15][30]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[14][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[12][30]~q ),
	.dataf(!\regs[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \regs[6][30]~feeder (
// Equation(s):
// \regs[6][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][30]~feeder .extended_lut = "off";
defparam \regs[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N16
dffeas \regs[6][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N49
dffeas \regs[7][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \regs[5][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \regs[4][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \regs[5][30]~q  & ( \regs[4][30]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][30]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][30]~q )))) ) ) ) # ( !\regs[5][30]~q  & ( \regs[4][30]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[6][30]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[7][30]~q  & \inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[5][30]~q  & ( !\regs[4][30]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (\regs[6][30]~q  & ((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[7][30]~q )))) ) ) ) # ( !\regs[5][30]~q  & ( !\regs[4][30]~q  & ( (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & 
// (\regs[6][30]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][30]~q ))))) ) ) )

	.dataa(!\regs[6][30]~q ),
	.datab(!\regs[7][30]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\regs[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \regs[11][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N2
dffeas \regs[10][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N39
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N41
dffeas \regs[8][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \regs[9][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N9
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \regs[8][30]~q  & ( \regs[9][30]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][30]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][30]~q ))) ) ) ) # ( !\regs[8][30]~q  & ( \regs[9][30]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][30]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][30]~q )))) ) ) ) # ( \regs[8][30]~q  & ( !\regs[9][30]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][30]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][30]~q )))) ) ) ) # ( !\regs[8][30]~q  & ( !\regs[9][30]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][30]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][30]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[11][30]~q ),
	.datad(!\regs[10][30]~q ),
	.datae(!\regs[8][30]~q ),
	.dataf(!\regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~1_combout  & ( \Mux33~2_combout  & ( (!inst_FE[3] & (((\Mux33~0_combout )) # (inst_FE[2]))) # (inst_FE[3] & ((!inst_FE[2]) # ((\Mux33~3_combout )))) ) ) ) # ( !\Mux33~1_combout  & ( \Mux33~2_combout  & ( (!inst_FE[3] & 
// (!inst_FE[2] & (\Mux33~0_combout ))) # (inst_FE[3] & ((!inst_FE[2]) # ((\Mux33~3_combout )))) ) ) ) # ( \Mux33~1_combout  & ( !\Mux33~2_combout  & ( (!inst_FE[3] & (((\Mux33~0_combout )) # (inst_FE[2]))) # (inst_FE[3] & (inst_FE[2] & ((\Mux33~3_combout 
// )))) ) ) ) # ( !\Mux33~1_combout  & ( !\Mux33~2_combout  & ( (!inst_FE[3] & (!inst_FE[2] & (\Mux33~0_combout ))) # (inst_FE[3] & (inst_FE[2] & ((\Mux33~3_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\Mux33~0_combout ),
	.datad(!\Mux33~3_combout ),
	.datae(!\Mux33~1_combout ),
	.dataf(!\Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \regval2_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30] .is_wysiwyg = "true";
defparam \regval2_ID[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \regval2_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[30] .is_wysiwyg = "true";
defparam \regval2_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N20
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y11_N50
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CDC8255891111111111111111101200009028500000000000002800";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N48
cyclonev_lcell_comb \rd_val_MEM_w[30]~24 (
// Equation(s):
// \rd_val_MEM_w[30]~24_combout  = ( \dmem~31_q  & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\dmem~31_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( \dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~31_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~24 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~24 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \rd_val_MEM_w[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N22
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \rd_val_MEM_w[30]~25 (
// Equation(s):
// \rd_val_MEM_w[30]~25_combout  = ( dmem_rtl_0_bypass[90] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout  & ((\rd_val_MEM_w[30]~24_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[89])))) ) ) # ( !dmem_rtl_0_bypass[90] & ( (dmem_rtl_0_bypass[89] & 
// !\Equal19~6_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[89]),
	.datab(!\Equal19~6_combout ),
	.datac(!\rd_val_MEM_w[30]~24_combout ),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[90]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~25 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~25 .lut_mask = 64'h444444440C440C44;
defparam \rd_val_MEM_w[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N15
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( regval1_ID[31] & ( (!\regval2_ID[1]~DUPLICATE_q  & ((regval2_ID[0]) # (regval1_ID[30]))) ) ) # ( !regval1_ID[31] & ( (regval1_ID[30] & (!\regval2_ID[1]~DUPLICATE_q  & !regval2_ID[0])) ) )

	.dataa(!regval1_ID[30]),
	.datab(gnd),
	.datac(!\regval2_ID[1]~DUPLICATE_q ),
	.datad(!regval2_ID[0]),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h5000500050F050F0;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N6
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( regval1_ID[20] & ( regval1_ID[19] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[22])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[21]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[20] & ( 
// regval1_ID[19] & ( (!\regval2_ID[0]~DUPLICATE_q  & (!\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[22]))) # (\regval2_ID[0]~DUPLICATE_q  & (((\regval1_ID[21]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[20] & ( !regval1_ID[19] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[22])) # (\regval2_ID[1]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[21]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[20] & ( !regval1_ID[19] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[22])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[21]~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!regval1_ID[22]),
	.datad(!\regval1_ID[21]~DUPLICATE_q ),
	.datae(!regval1_ID[20]),
	.dataf(!regval1_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( \regval1_ID[28]~DUPLICATE_q  & ( regval1_ID[30] & ( (!regval2_ID[0]) # ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[29]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[27]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_ID[28]~DUPLICATE_q  & ( regval1_ID[30] & ( (!regval2_ID[0] & (((!\regval2_ID[1]~DUPLICATE_q )))) # (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[29]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[27]~DUPLICATE_q 
// )))) ) ) ) # ( \regval1_ID[28]~DUPLICATE_q  & ( !regval1_ID[30] & ( (!regval2_ID[0] & (((\regval2_ID[1]~DUPLICATE_q )))) # (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[29]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & 
// (\regval1_ID[27]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( !regval1_ID[30] & ( (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[29]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[27]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!\regval1_ID[27]~DUPLICATE_q ),
	.datac(!\regval1_ID[29]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!\regval1_ID[28]~DUPLICATE_q ),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \regval1_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25] .is_wysiwyg = "true";
defparam \regval1_ID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N32
dffeas \regval1_ID[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( \regval2_ID[1]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[24]) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( \regval2_ID[1]~DUPLICATE_q  & ( (regval1_ID[24] & 
// !\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( \regval1_ID[23]~DUPLICATE_q  & ( !\regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) ) ) ) # ( 
// !\regval1_ID[23]~DUPLICATE_q  & ( !\regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[25]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h0F330F33550055FF;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N30
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~48_combout  & ( \ShiftLeft0~49_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftLeft0~39_combout )) # (regval2_ID[2] & ((\ShiftLeft0~40_combout )))) ) ) ) # ( !\ShiftLeft0~48_combout  & ( 
// \ShiftLeft0~49_combout  & ( (!regval2_ID[3] & (regval2_ID[2])) # (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~39_combout )) # (regval2_ID[2] & ((\ShiftLeft0~40_combout ))))) ) ) ) # ( \ShiftLeft0~48_combout  & ( !\ShiftLeft0~49_combout  & ( 
// (!regval2_ID[3] & (!regval2_ID[2])) # (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~39_combout )) # (regval2_ID[2] & ((\ShiftLeft0~40_combout ))))) ) ) ) # ( !\ShiftLeft0~48_combout  & ( !\ShiftLeft0~49_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & 
// (\ShiftLeft0~39_combout )) # (regval2_ID[2] & ((\ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\ShiftLeft0~40_combout ),
	.datae(!\ShiftLeft0~48_combout ),
	.dataf(!\ShiftLeft0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[30]~176 (
// Equation(s):
// \aluout_EX_r[30]~176_combout  = ( \ShiftLeft0~47_combout  & ( \ShiftLeft0~50_combout  & ( ((\ShiftLeft0~6_combout  & (!regval2_ID[4] & \ShiftRight0~24_combout ))) # (op2_ID[0]) ) ) ) # ( !\ShiftLeft0~47_combout  & ( \ShiftLeft0~50_combout  & ( 
// (!regval2_ID[4] & (((\ShiftLeft0~6_combout  & \ShiftRight0~24_combout )) # (op2_ID[0]))) ) ) ) # ( \ShiftLeft0~47_combout  & ( !\ShiftLeft0~50_combout  & ( (!regval2_ID[4] & (\ShiftLeft0~6_combout  & (\ShiftRight0~24_combout  & !op2_ID[0]))) # 
// (regval2_ID[4] & (((op2_ID[0])))) ) ) ) # ( !\ShiftLeft0~47_combout  & ( !\ShiftLeft0~50_combout  & ( (\ShiftLeft0~6_combout  & (!regval2_ID[4] & (\ShiftRight0~24_combout  & !op2_ID[0]))) ) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftLeft0~47_combout ),
	.dataf(!\ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~176 .extended_lut = "off";
defparam \aluout_EX_r[30]~176 .lut_mask = 64'h0400043304CC04FF;
defparam \aluout_EX_r[30]~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \regval1_ID[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \aluout_EX_r[30]~87 (
// Equation(s):
// \aluout_EX_r[30]~87_combout  = ( op2_ID[1] & ( \regval1_ID[30]~DUPLICATE_q  & ( (!op2_ID[0] & (!op2_ID[3] $ (regval2_ID[30]))) ) ) ) # ( !op2_ID[1] & ( \regval1_ID[30]~DUPLICATE_q  & ( !op2_ID[3] $ (((!op2_ID[0] & !regval2_ID[30]))) ) ) ) # ( op2_ID[1] & 
// ( !\regval1_ID[30]~DUPLICATE_q  & ( (!op2_ID[0] & (!op2_ID[3] $ (!regval2_ID[30]))) ) ) ) # ( !op2_ID[1] & ( !\regval1_ID[30]~DUPLICATE_q  & ( !op2_ID[3] $ (((!op2_ID[0]) # (!regval2_ID[30]))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[30]),
	.datae(!op2_ID[1]),
	.dataf(!\regval1_ID[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~87 .extended_lut = "off";
defparam \aluout_EX_r[30]~87 .lut_mask = 64'h555A50A05AAAA050;
defparam \aluout_EX_r[30]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N25
dffeas \PC_FE[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[30] .is_wysiwyg = "true";
defparam \PC_FE[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N49
dffeas \PC_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[30] .is_wysiwyg = "true";
defparam \PC_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \aluout_EX_r[30]~88 (
// Equation(s):
// \aluout_EX_r[30]~88_combout  = ( \Equal12~0_combout  & ( ((\regval1_ID[30]~DUPLICATE_q  & \aluout_EX_r[20]~12_combout )) # (PC_ID[30]) ) ) # ( !\Equal12~0_combout  & ( (\regval1_ID[30]~DUPLICATE_q  & \aluout_EX_r[20]~12_combout ) ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(gnd),
	.datad(!PC_ID[30]),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~88 .extended_lut = "off";
defparam \aluout_EX_r[30]~88 .lut_mask = 64'h1111111111FF11FF;
defparam \aluout_EX_r[30]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[30]~177 (
// Equation(s):
// \aluout_EX_r[30]~177_combout  = ( \aluout_EX_r[6]~18_combout  & ( \aluout_EX_r[30]~88_combout  & ( (\Equal11~0_combout  & (!\aluout_EX_r[30]~176_combout  & ((!\aluout_EX_r[31]~57_combout ) # (!\aluout_EX_r[30]~87_combout )))) ) ) ) # ( 
// !\aluout_EX_r[6]~18_combout  & ( \aluout_EX_r[30]~88_combout  & ( (\Equal11~0_combout  & ((!\aluout_EX_r[31]~57_combout ) # (!\aluout_EX_r[30]~87_combout ))) ) ) ) # ( \aluout_EX_r[6]~18_combout  & ( !\aluout_EX_r[30]~88_combout  & ( 
// (!\aluout_EX_r[30]~176_combout  & ((!\aluout_EX_r[31]~57_combout ) # (!\aluout_EX_r[30]~87_combout ))) ) ) ) # ( !\aluout_EX_r[6]~18_combout  & ( !\aluout_EX_r[30]~88_combout  & ( (!\aluout_EX_r[31]~57_combout ) # (!\aluout_EX_r[30]~87_combout ) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\aluout_EX_r[31]~57_combout ),
	.datac(!\aluout_EX_r[30]~176_combout ),
	.datad(!\aluout_EX_r[30]~87_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\aluout_EX_r[30]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~177 .extended_lut = "off";
defparam \aluout_EX_r[30]~177 .lut_mask = 64'hFFCCF0C055445040;
defparam \aluout_EX_r[30]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !regval2_ID[30] $ (\regval1_ID[30]~DUPLICATE_q ) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~62  = CARRY(( !regval2_ID[30] $ (\regval1_ID[30]~DUPLICATE_q ) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~63  = SHARE((!regval2_ID[30] & \regval1_ID[30]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[30]),
	.datad(!\regval1_ID[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X35_Y8_N43
dffeas \regval2_ID[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N15
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \regval1_ID[25]~DUPLICATE_q  ) + ( regval2_ID[25] ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( \regval1_ID[25]~DUPLICATE_q  ) + ( regval2_ID[25] ) + ( \Add1~78  ))

	.dataa(!\regval1_ID[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \regval1_ID[26]~DUPLICATE_q  ) + ( \regval2_ID[26]~DUPLICATE_q  ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( \regval1_ID[26]~DUPLICATE_q  ) + ( \regval2_ID[26]~DUPLICATE_q  ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N21
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \regval1_ID[27]~DUPLICATE_q  ) + ( regval2_ID[27] ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( \regval1_ID[27]~DUPLICATE_q  ) + ( regval2_ID[27] ) + ( \Add1~70  ))

	.dataa(!regval2_ID[27]),
	.datab(gnd),
	.datac(!\regval1_ID[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \regval2_ID[28]~DUPLICATE_q  ) + ( \regval1_ID[28]~DUPLICATE_q  ) + ( \Add1~66  ))
// \Add1~46  = CARRY(( \regval2_ID[28]~DUPLICATE_q  ) + ( \regval1_ID[28]~DUPLICATE_q  ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!\regval2_ID[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N27
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \regval1_ID[29]~DUPLICATE_q  ) + ( regval2_ID[29] ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( \regval1_ID[29]~DUPLICATE_q  ) + ( regval2_ID[29] ) + ( \Add1~46  ))

	.dataa(!regval2_ID[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_ID[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \regval1_ID[30]~DUPLICATE_q  ) + ( regval2_ID[30] ) + ( \Add1~42  ))
// \Add1~62  = CARRY(( \regval1_ID[30]~DUPLICATE_q  ) + ( regval2_ID[30] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!\regval1_ID[30]~DUPLICATE_q ),
	.datac(!regval2_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \aluout_EX_r[30]~89 (
// Equation(s):
// \aluout_EX_r[30]~89_combout  = ( \Add1~61_sumout  & ( ((!\aluout_EX_r[30]~177_combout ) # ((\aluout_EX_r[31]~55_combout  & \Add2~61_sumout ))) # (\aluout_EX_r[28]~56_combout ) ) ) # ( !\Add1~61_sumout  & ( (!\aluout_EX_r[30]~177_combout ) # 
// ((\aluout_EX_r[31]~55_combout  & \Add2~61_sumout )) ) )

	.dataa(!\aluout_EX_r[28]~56_combout ),
	.datab(!\aluout_EX_r[31]~55_combout ),
	.datac(!\aluout_EX_r[30]~177_combout ),
	.datad(!\Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~89 .extended_lut = "off";
defparam \aluout_EX_r[30]~89 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \aluout_EX_r[30]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N16
dffeas \aluout_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[30]~89_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[30] .is_wysiwyg = "true";
defparam \aluout_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \regval_MEM[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[30]~25_combout ),
	.asdata(aluout_EX[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[30] .is_wysiwyg = "true";
defparam \regval_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \regs[15][30]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \regs[12][30]~q  & ( \regs[13][30]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[14][30]~q ))) # (inst_FE[4] & (\regs[15][30]~DUPLICATE_q ))) ) ) ) # ( !\regs[12][30]~q  & ( \regs[13][30]~q  & ( (!inst_FE[4] & (((\regs[14][30]~q  & 
// inst_FE[5])))) # (inst_FE[4] & (((!inst_FE[5])) # (\regs[15][30]~DUPLICATE_q ))) ) ) ) # ( \regs[12][30]~q  & ( !\regs[13][30]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[14][30]~q )))) # (inst_FE[4] & (\regs[15][30]~DUPLICATE_q  & ((inst_FE[5])))) ) ) 
// ) # ( !\regs[12][30]~q  & ( !\regs[13][30]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[14][30]~q ))) # (inst_FE[4] & (\regs[15][30]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[15][30]~DUPLICATE_q ),
	.datab(!\regs[14][30]~q ),
	.datac(!inst_FE[4]),
	.datad(!inst_FE[5]),
	.datae(!\regs[12][30]~q ),
	.dataf(!\regs[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N45
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[10][30]~q  & ( \regs[9][30]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[8][30]~q ))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[11][30]~q )))) ) ) ) # ( !\regs[10][30]~q  & ( \regs[9][30]~q  & ( (!inst_FE[4] & (\regs[8][30]~q  
// & ((!inst_FE[5])))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[11][30]~q )))) ) ) ) # ( \regs[10][30]~q  & ( !\regs[9][30]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[8][30]~q ))) # (inst_FE[4] & (((\regs[11][30]~q  & inst_FE[5])))) ) ) ) # ( 
// !\regs[10][30]~q  & ( !\regs[9][30]~q  & ( (!inst_FE[4] & (\regs[8][30]~q  & ((!inst_FE[5])))) # (inst_FE[4] & (((\regs[11][30]~q  & inst_FE[5])))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[8][30]~q ),
	.datac(!\regs[11][30]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[10][30]~q ),
	.dataf(!\regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h220522AF770577AF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[7][30]~q  & ( \regs[6][30]~q  & ( ((!inst_FE[4] & (\regs[4][30]~q )) # (inst_FE[4] & ((\regs[5][30]~q )))) # (inst_FE[5]) ) ) ) # ( !\regs[7][30]~q  & ( \regs[6][30]~q  & ( (!inst_FE[5] & ((!inst_FE[4] & (\regs[4][30]~q )) # 
// (inst_FE[4] & ((\regs[5][30]~q ))))) # (inst_FE[5] & (!inst_FE[4])) ) ) ) # ( \regs[7][30]~q  & ( !\regs[6][30]~q  & ( (!inst_FE[5] & ((!inst_FE[4] & (\regs[4][30]~q )) # (inst_FE[4] & ((\regs[5][30]~q ))))) # (inst_FE[5] & (inst_FE[4])) ) ) ) # ( 
// !\regs[7][30]~q  & ( !\regs[6][30]~q  & ( (!inst_FE[5] & ((!inst_FE[4] & (\regs[4][30]~q )) # (inst_FE[4] & ((\regs[5][30]~q ))))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\regs[4][30]~q ),
	.datad(!\regs[5][30]~q ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\regs[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[3][30]~q  & ( \regs[2][30]~q  & ( ((!inst_FE[4] & (\regs[0][30]~q )) # (inst_FE[4] & ((\regs[1][30]~q )))) # (inst_FE[5]) ) ) ) # ( !\regs[3][30]~q  & ( \regs[2][30]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[0][30]~q ))) # 
// (inst_FE[4] & (((\regs[1][30]~q  & !inst_FE[5])))) ) ) ) # ( \regs[3][30]~q  & ( !\regs[2][30]~q  & ( (!inst_FE[4] & (\regs[0][30]~q  & ((!inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5]) # (\regs[1][30]~q )))) ) ) ) # ( !\regs[3][30]~q  & ( !\regs[2][30]~q  
// & ( (!inst_FE[5] & ((!inst_FE[4] & (\regs[0][30]~q )) # (inst_FE[4] & ((\regs[1][30]~q ))))) ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[1][30]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[3][30]~q ),
	.dataf(!\regs[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~1_combout  & ( \Mux1~0_combout  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\Mux1~2_combout ))) # (inst_FE[6] & (\Mux1~3_combout ))) ) ) ) # ( !\Mux1~1_combout  & ( \Mux1~0_combout  & ( (!inst_FE[7] & (!inst_FE[6])) # (inst_FE[7] & 
// ((!inst_FE[6] & ((\Mux1~2_combout ))) # (inst_FE[6] & (\Mux1~3_combout )))) ) ) ) # ( \Mux1~1_combout  & ( !\Mux1~0_combout  & ( (!inst_FE[7] & (inst_FE[6])) # (inst_FE[7] & ((!inst_FE[6] & ((\Mux1~2_combout ))) # (inst_FE[6] & (\Mux1~3_combout )))) ) ) ) 
// # ( !\Mux1~1_combout  & ( !\Mux1~0_combout  & ( (inst_FE[7] & ((!inst_FE[6] & ((\Mux1~2_combout ))) # (inst_FE[6] & (\Mux1~3_combout )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\Mux1~3_combout ),
	.datad(!\Mux1~2_combout ),
	.datae(!\Mux1~1_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N43
dffeas \regval1_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30] .is_wysiwyg = "true";
defparam \regval1_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \regval2_ID[1]~DUPLICATE_q  & ( regval1_ID[31] & ( !regval2_ID[0] ) ) ) # ( !\regval2_ID[1]~DUPLICATE_q  & ( regval1_ID[31] & ( (!regval2_ID[0] & (\regval1_ID[29]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[30]))) ) ) ) # ( 
// !\regval2_ID[1]~DUPLICATE_q  & ( !regval1_ID[31] & ( (!regval2_ID[0] & (\regval1_ID[29]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[30]))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(gnd),
	.datac(!\regval1_ID[29]~DUPLICATE_q ),
	.datad(!regval1_ID[30]),
	.datae(!\regval2_ID[1]~DUPLICATE_q ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h0A5F00000A5FAAAA;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y12_N9
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \regval1_ID[26]~DUPLICATE_q  & ( \regval1_ID[28]~DUPLICATE_q  & ( ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[29]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[27]))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( 
// !\regval1_ID[26]~DUPLICATE_q  & ( \regval1_ID[28]~DUPLICATE_q  & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[29]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[27] & ((!\regval2_ID[0]~DUPLICATE_q )))) ) 
// ) ) # ( \regval1_ID[26]~DUPLICATE_q  & ( !\regval1_ID[28]~DUPLICATE_q  & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval1_ID[29]~DUPLICATE_q  & !\regval2_ID[0]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q )) # 
// (regval1_ID[27]))) ) ) ) # ( !\regval1_ID[26]~DUPLICATE_q  & ( !\regval1_ID[28]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[29]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[27])))) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval1_ID[29]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[26]~DUPLICATE_q ),
	.dataf(!\regval1_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N30
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( regval1_ID[21] & ( \regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18])) ) ) ) # ( !regval1_ID[21] & ( \regval2_ID[1]~DUPLICATE_q  & 
// ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18])) ) ) ) # ( regval1_ID[21] & ( !\regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[20]) ) ) ) # ( 
// !regval1_ID[21] & ( !\regval2_ID[1]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q  & regval1_ID[20]) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[18]),
	.datac(!regval1_ID[20]),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(!regval1_ID[21]),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[23] & ( (!regval2_ID[1] & (\regval1_ID[24]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[22]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[23] & ( 
// (\regval1_ID[25]~DUPLICATE_q ) # (regval2_ID[1]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[23] & ( (!regval2_ID[1] & (\regval1_ID[24]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[22]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !regval1_ID[23] & ( (!regval2_ID[1] & \regval1_ID[25]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[24]~DUPLICATE_q ),
	.datab(!regval1_ID[22]),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[25]~DUPLICATE_q ),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h00F053530FFF5353;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N54
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( regval1_ID[15] & ( regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q )) # (\regval1_ID[17]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (((!\regval2_ID[1]~DUPLICATE_q ) # (regval1_ID[14])))) ) 
// ) ) # ( !regval1_ID[15] & ( regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[17]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q  & (((!\regval2_ID[1]~DUPLICATE_q ) # (regval1_ID[14])))) ) ) ) # ( 
// regval1_ID[15] & ( !regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q )) # (\regval1_ID[17]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[14] & \regval2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[15] & ( 
// !regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[17]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[14] & \regval2_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_ID[17]~DUPLICATE_q ),
	.datab(!regval1_ID[14]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!regval1_ID[15]),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h500350F35F035FF3;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N54
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~26_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~23_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~25_combout )))) # (regval2_ID[2]) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( \ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~23_combout  & (!regval2_ID[2]))) # (\regval2_ID[3]~DUPLICATE_q  & (((\ShiftLeft0~25_combout ) # (regval2_ID[2])))) ) ) ) # ( \ShiftLeft0~24_combout  & ( 
// !\ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((regval2_ID[2])) # (\ShiftLeft0~23_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2] & \ShiftLeft0~25_combout )))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~26_combout  
// & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~23_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~25_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~23_combout ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~25_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[29]~178 (
// Equation(s):
// \aluout_EX_r[29]~178_combout  = ( \ShiftRight0~35_combout  & ( \ShiftLeft0~27_combout  & ( (!op2_ID[0] & (!regval2_ID[4] & (\ShiftLeft0~6_combout ))) # (op2_ID[0] & ((!regval2_ID[4]) # ((\ShiftLeft0~22_combout )))) ) ) ) # ( !\ShiftRight0~35_combout  & ( 
// \ShiftLeft0~27_combout  & ( (op2_ID[0] & ((!regval2_ID[4]) # (\ShiftLeft0~22_combout ))) ) ) ) # ( \ShiftRight0~35_combout  & ( !\ShiftLeft0~27_combout  & ( (!op2_ID[0] & (!regval2_ID[4] & (\ShiftLeft0~6_combout ))) # (op2_ID[0] & (regval2_ID[4] & 
// ((\ShiftLeft0~22_combout )))) ) ) ) # ( !\ShiftRight0~35_combout  & ( !\ShiftLeft0~27_combout  & ( (op2_ID[0] & (regval2_ID[4] & \ShiftLeft0~22_combout )) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~178 .extended_lut = "off";
defparam \aluout_EX_r[29]~178 .lut_mask = 64'h0011081944554C5D;
defparam \aluout_EX_r[29]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[29]~179 (
// Equation(s):
// \aluout_EX_r[29]~179_combout  = ( \aluout_EX_r[29]~59_combout  & ( \aluout_EX_r[29]~178_combout  & ( (\Equal11~0_combout  & (!\aluout_EX_r[6]~18_combout  & ((!\aluout_EX_r[29]~58_combout ) # (!\aluout_EX_r[31]~57_combout )))) ) ) ) # ( 
// !\aluout_EX_r[29]~59_combout  & ( \aluout_EX_r[29]~178_combout  & ( (!\aluout_EX_r[6]~18_combout  & ((!\aluout_EX_r[29]~58_combout ) # (!\aluout_EX_r[31]~57_combout ))) ) ) ) # ( \aluout_EX_r[29]~59_combout  & ( !\aluout_EX_r[29]~178_combout  & ( 
// (\Equal11~0_combout  & ((!\aluout_EX_r[29]~58_combout ) # (!\aluout_EX_r[31]~57_combout ))) ) ) ) # ( !\aluout_EX_r[29]~59_combout  & ( !\aluout_EX_r[29]~178_combout  & ( (!\aluout_EX_r[29]~58_combout ) # (!\aluout_EX_r[31]~57_combout ) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\aluout_EX_r[29]~58_combout ),
	.datac(!\aluout_EX_r[6]~18_combout ),
	.datad(!\aluout_EX_r[31]~57_combout ),
	.datae(!\aluout_EX_r[29]~59_combout ),
	.dataf(!\aluout_EX_r[29]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~179 .extended_lut = "off";
defparam \aluout_EX_r[29]~179 .lut_mask = 64'hFFCC5544F0C05040;
defparam \aluout_EX_r[29]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N39
cyclonev_lcell_comb \aluout_EX_r[29]~60 (
// Equation(s):
// \aluout_EX_r[29]~60_combout  = ( \aluout_EX_r[29]~179_combout  & ( \Add1~41_sumout  & ( ((\aluout_EX_r[31]~55_combout  & \Add2~41_sumout )) # (\aluout_EX_r[28]~56_combout ) ) ) ) # ( !\aluout_EX_r[29]~179_combout  & ( \Add1~41_sumout  ) ) # ( 
// \aluout_EX_r[29]~179_combout  & ( !\Add1~41_sumout  & ( (\aluout_EX_r[31]~55_combout  & \Add2~41_sumout ) ) ) ) # ( !\aluout_EX_r[29]~179_combout  & ( !\Add1~41_sumout  ) )

	.dataa(!\aluout_EX_r[28]~56_combout ),
	.datab(!\aluout_EX_r[31]~55_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[29]~179_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~60 .extended_lut = "off";
defparam \aluout_EX_r[29]~60 .lut_mask = 64'hFFFF0303FFFF5757;
defparam \aluout_EX_r[29]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N41
dffeas \aluout_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[29]~60_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[29] .is_wysiwyg = "true";
defparam \aluout_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \regval_MEM[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[29]~23_combout ),
	.asdata(aluout_EX[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[29] .is_wysiwyg = "true";
defparam \regval_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \regs[4][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[0][29]~q  & ( \regs[12][29]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[4][29]~q ))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[8][29]~q )))) ) ) ) # ( !\regs[0][29]~q  & ( \regs[12][29]~q  & ( (!inst_FE[7] & (\regs[4][29]~q  & 
// ((inst_FE[6])))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[8][29]~q )))) ) ) ) # ( \regs[0][29]~q  & ( !\regs[12][29]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[4][29]~q ))) # (inst_FE[7] & (((\regs[8][29]~q  & !inst_FE[6])))) ) ) ) # ( !\regs[0][29]~q 
//  & ( !\regs[12][29]~q  & ( (!inst_FE[7] & (\regs[4][29]~q  & ((inst_FE[6])))) # (inst_FE[7] & (((\regs[8][29]~q  & !inst_FE[6])))) ) ) )

	.dataa(!\regs[4][29]~q ),
	.datab(!\regs[8][29]~q ),
	.datac(!inst_FE[7]),
	.datad(!inst_FE[6]),
	.datae(!\regs[0][29]~q ),
	.dataf(!\regs[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[13][29]~q  & ( \regs[9][29]~q  & ( ((!inst_FE[6] & (\regs[1][29]~q )) # (inst_FE[6] & ((\regs[5][29]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[13][29]~q  & ( \regs[9][29]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[1][29]~q ))) 
// # (inst_FE[6] & (((\regs[5][29]~q  & !inst_FE[7])))) ) ) ) # ( \regs[13][29]~q  & ( !\regs[9][29]~q  & ( (!inst_FE[6] & (\regs[1][29]~q  & ((!inst_FE[7])))) # (inst_FE[6] & (((inst_FE[7]) # (\regs[5][29]~q )))) ) ) ) # ( !\regs[13][29]~q  & ( 
// !\regs[9][29]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][29]~q )) # (inst_FE[6] & ((\regs[5][29]~q ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[1][29]~q ),
	.datac(!\regs[5][29]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[13][29]~q ),
	.dataf(!\regs[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N29
dffeas \regs[7][29]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \regs[11][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[3][29]~q  & ( \regs[15][29]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[7][29]~DUPLICATE_q ))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[11][29]~q )))) ) ) ) # ( !\regs[3][29]~q  & ( \regs[15][29]~q  & ( (!inst_FE[7] & 
// (\regs[7][29]~DUPLICATE_q  & ((inst_FE[6])))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[11][29]~q )))) ) ) ) # ( \regs[3][29]~q  & ( !\regs[15][29]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[7][29]~DUPLICATE_q ))) # (inst_FE[7] & (((\regs[11][29]~q  & 
// !inst_FE[6])))) ) ) ) # ( !\regs[3][29]~q  & ( !\regs[15][29]~q  & ( (!inst_FE[7] & (\regs[7][29]~DUPLICATE_q  & ((inst_FE[6])))) # (inst_FE[7] & (((\regs[11][29]~q  & !inst_FE[6])))) ) ) )

	.dataa(!\regs[7][29]~DUPLICATE_q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[11][29]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[3][29]~q ),
	.dataf(!\regs[15][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \regs[10][29]~q  & ( \regs[2][29]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\regs[6][29]~q ))) # (inst_FE[7] & (\regs[14][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( \regs[2][29]~q  & ( (!inst_FE[7] & (((!inst_FE[6]) # (\regs[6][29]~q 
// )))) # (inst_FE[7] & (\regs[14][29]~q  & ((inst_FE[6])))) ) ) ) # ( \regs[10][29]~q  & ( !\regs[2][29]~q  & ( (!inst_FE[7] & (((\regs[6][29]~q  & inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[14][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( 
// !\regs[2][29]~q  & ( (inst_FE[6] & ((!inst_FE[7] & ((\regs[6][29]~q ))) # (inst_FE[7] & (\regs[14][29]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[14][29]~q ),
	.datac(!\regs[6][29]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[10][29]~q ),
	.dataf(!\regs[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~3_combout  & ( \Mux2~2_combout  & ( ((!inst_FE[4] & (\Mux2~0_combout )) # (inst_FE[4] & ((\Mux2~1_combout )))) # (inst_FE[5]) ) ) ) # ( !\Mux2~3_combout  & ( \Mux2~2_combout  & ( (!inst_FE[4] & (((\Mux2~0_combout )) # 
// (inst_FE[5]))) # (inst_FE[4] & (!inst_FE[5] & ((\Mux2~1_combout )))) ) ) ) # ( \Mux2~3_combout  & ( !\Mux2~2_combout  & ( (!inst_FE[4] & (!inst_FE[5] & (\Mux2~0_combout ))) # (inst_FE[4] & (((\Mux2~1_combout )) # (inst_FE[5]))) ) ) ) # ( !\Mux2~3_combout  
// & ( !\Mux2~2_combout  & ( (!inst_FE[5] & ((!inst_FE[4] & (\Mux2~0_combout )) # (inst_FE[4] & ((\Mux2~1_combout ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!inst_FE[5]),
	.datac(!\Mux2~0_combout ),
	.datad(!\Mux2~1_combout ),
	.datae(!\Mux2~3_combout ),
	.dataf(!\Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \regval1_ID[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N3
cyclonev_lcell_comb \PC_FE~20 (
// Equation(s):
// \PC_FE~20_combout  = ( PC_ID[29] & ( ctrlsig_ID[3] ) ) # ( PC_ID[29] & ( !ctrlsig_ID[3] & ( \regval1_ID[29]~DUPLICATE_q  ) ) ) # ( !PC_ID[29] & ( !ctrlsig_ID[3] & ( \regval1_ID[29]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!PC_ID[29]),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~20 .extended_lut = "off";
defparam \PC_FE~20 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \PC_FE~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC_FE[28] ) + ( GND ) + ( \Add0~66  ))
// \Add0~46  = CARRY(( PC_FE[28] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \PC_FE[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( \PC_FE[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \PC_FE~21 (
// Equation(s):
// \PC_FE~21_combout  = ( \Add0~41_sumout  & ( (!\mispred_EX_w~combout  & (((PC_FE[29])) # (\stall_pipe~9_combout ))) # (\mispred_EX_w~combout  & (((\PC_FE~20_combout )))) ) ) # ( !\Add0~41_sumout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  & 
// ((PC_FE[29])))) # (\mispred_EX_w~combout  & (((\PC_FE~20_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\PC_FE~20_combout ),
	.datad(!PC_FE[29]),
	.datae(gnd),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~21 .extended_lut = "off";
defparam \PC_FE~21 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC_FE~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \PC_FE[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC_FE[30]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~62  = CARRY(( \PC_FE[30]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \PC_FE~30 (
// Equation(s):
// \PC_FE~30_combout  = ( ctrlsig_ID[3] & ( PC_ID[30] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[30]~DUPLICATE_q  ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~30 .extended_lut = "off";
defparam \PC_FE~30 .lut_mask = 64'h555555550F0F0F0F;
defparam \PC_FE~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \PC_FE~31 (
// Equation(s):
// \PC_FE~31_combout  = ( \PC_FE~30_combout  & ( ((!\stall_pipe~9_combout  & ((PC_FE[30]))) # (\stall_pipe~9_combout  & (\Add0~61_sumout ))) # (\mispred_EX_w~combout ) ) ) # ( !\PC_FE~30_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & 
// ((PC_FE[30]))) # (\stall_pipe~9_combout  & (\Add0~61_sumout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\Add0~61_sumout ),
	.datad(!PC_FE[30]),
	.datae(gnd),
	.dataf(!\PC_FE~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~31 .extended_lut = "off";
defparam \PC_FE~31 .lut_mask = 64'h048C048C37BF37BF;
defparam \PC_FE~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \PC_FE[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[30]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \PC_FE[31]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(!\PC_FE[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \PC_FE~29 (
// Equation(s):
// \PC_FE~29_combout  = ( \Add0~57_sumout  & ( (!\mispred_EX_w~combout  & (((PC_FE[31])) # (\stall_pipe~9_combout ))) # (\mispred_EX_w~combout  & (((\PC_FE~28_combout )))) ) ) # ( !\Add0~57_sumout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  & 
// ((PC_FE[31])))) # (\mispred_EX_w~combout  & (((\PC_FE~28_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\PC_FE~28_combout ),
	.datad(!PC_FE[31]),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~29 .extended_lut = "off";
defparam \PC_FE~29 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC_FE~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N28
dffeas \PC_FE[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[31] .is_wysiwyg = "true";
defparam \PC_FE[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \PC_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[31] .is_wysiwyg = "true";
defparam \PC_ID[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \aluout_EX_r[31]~84 (
// Equation(s):
// \aluout_EX_r[31]~84_combout  = ( \Equal12~0_combout  & ( ((regval1_ID[31] & \aluout_EX_r[20]~12_combout )) # (PC_ID[31]) ) ) # ( !\Equal12~0_combout  & ( (regval1_ID[31] & \aluout_EX_r[20]~12_combout ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[31]),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!PC_ID[31]),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~84 .extended_lut = "off";
defparam \aluout_EX_r[31]~84 .lut_mask = 64'h0303030303FF03FF;
defparam \aluout_EX_r[31]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \aluout_EX_r[31]~85 (
// Equation(s):
// \aluout_EX_r[31]~85_combout  = ( \aluout_EX_r[31]~84_combout  & ( (!\Equal11~0_combout ) # ((\aluout_EX_r[31]~83_combout  & \aluout_EX_r[31]~57_combout )) ) ) # ( !\aluout_EX_r[31]~84_combout  & ( (\aluout_EX_r[31]~83_combout  & 
// \aluout_EX_r[31]~57_combout ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[31]~83_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!\aluout_EX_r[31]~57_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~85 .extended_lut = "off";
defparam \aluout_EX_r[31]~85 .lut_mask = 64'h00330033F0F3F0F3;
defparam \aluout_EX_r[31]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[31]~82 (
// Equation(s):
// \aluout_EX_r[31]~82_combout  = ( op2_ID[0] & ( \aluout_EX_r[31]~6_combout  ) ) # ( !op2_ID[0] & ( \aluout_EX_r[31]~6_combout  & ( (!regval2_ID[4] & (\ShiftLeft0~6_combout  & \ShiftRight0~0_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!op2_ID[0]),
	.dataf(!\aluout_EX_r[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~82 .extended_lut = "off";
defparam \aluout_EX_r[31]~82 .lut_mask = 64'h000000000202FFFF;
defparam \aluout_EX_r[31]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N12
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( regval1_ID[15] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & ((regval1_ID[14]))) # (regval2_ID[1] & (\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( 
// regval1_ID[15] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # ((regval1_ID[14])))) # (regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[15] & ( (!regval2_ID[1] & 
// (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[14])))) # (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # ((\regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[15] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & 
// ((regval1_ID[14]))) # (regval2_ID[1] & (\regval1_ID[12]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval1_ID[14]),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h0123456789ABCDEF;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( regval2_ID[0] & ( \regval1_ID[4]~DUPLICATE_q  & ( (regval2_ID[1]) # (regval1_ID[6]) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[4]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[7]~DUPLICATE_q ))) # (regval2_ID[1] & 
// (\regval1_ID[5]~DUPLICATE_q )) ) ) ) # ( regval2_ID[0] & ( !\regval1_ID[4]~DUPLICATE_q  & ( (regval1_ID[6] & !regval2_ID[1]) ) ) ) # ( !regval2_ID[0] & ( !\regval1_ID[4]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[7]~DUPLICATE_q ))) # (regval2_ID[1] 
// & (\regval1_ID[5]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[5]~DUPLICATE_q ),
	.datab(!regval1_ID[6]),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h0F5533000F5533FF;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \regval1_ID[8]~DUPLICATE_q  & ( regval2_ID[0] & ( (\regval1_ID[10]~DUPLICATE_q ) # (regval2_ID[1]) ) ) ) # ( !\regval1_ID[8]~DUPLICATE_q  & ( regval2_ID[0] & ( (!regval2_ID[1] & \regval1_ID[10]~DUPLICATE_q ) ) ) ) # ( 
// \regval1_ID[8]~DUPLICATE_q  & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (\regval1_ID[9]~DUPLICATE_q )) ) ) ) # ( !\regval1_ID[8]~DUPLICATE_q  & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] 
// & (\regval1_ID[9]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[9]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[11]),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(!\regval1_ID[8]~DUPLICATE_q ),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \ShiftLeft0~8_combout  & ( \ShiftLeft0~0_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~37_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout )))) # (\regval2_ID[2]~DUPLICATE_q ) ) ) ) # ( 
// !\ShiftLeft0~8_combout  & ( \ShiftLeft0~0_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~37_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))))) # (\regval2_ID[2]~DUPLICATE_q  & 
// (((\regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~8_combout  & ( !\ShiftLeft0~0_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~37_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))))) 
// # (\regval2_ID[2]~DUPLICATE_q  & (((!\regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~8_combout  & ( !\ShiftLeft0~0_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~37_combout )) # 
// (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~8_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h220A770A225F775F;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N33
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( regval1_ID[31] ) + ( regval2_ID[31] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[31]),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N48
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( regval1_ID[20] & ( \regval2_ID[1]~DUPLICATE_q  & ( (\regval1_ID[21]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[20] & ( \regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// \regval1_ID[21]~DUPLICATE_q ) ) ) ) # ( regval1_ID[20] & ( !\regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22]))) ) ) ) # ( !regval1_ID[20] & ( !\regval2_ID[1]~DUPLICATE_q  & 
// ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22]))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval1_ID[22]),
	.datad(!\regval1_ID[21]~DUPLICATE_q ),
	.datae(!regval1_ID[20]),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h2727272700AA55FF;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval2_ID[1]~DUPLICATE_q  & ( regval1_ID[24] ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval2_ID[1]~DUPLICATE_q  & ( regval1_ID[25] ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval2_ID[1]~DUPLICATE_q  & ( \regval1_ID[26]~DUPLICATE_q  ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !\regval2_ID[1]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!\regval1_ID[27]~DUPLICATE_q ),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!regval1_ID[25]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N24
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( regval1_ID[18] & ( regval1_ID[16] & ( ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17]))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[18] & ( 
// regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17])))) # (\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q )))) ) ) ) # ( 
// regval1_ID[18] & ( !regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!\regval2_ID[1]~DUPLICATE_q 
// )))) ) ) ) # ( !regval1_ID[18] & ( !regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17])))) ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!regval1_ID[18]),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h30503F50305F3F5F;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N56
dffeas \regval1_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29] .is_wysiwyg = "true";
defparam \regval1_ID[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( regval1_ID[29] & ( regval1_ID[30] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((regval1_ID[31])) # (regval2_ID[0]))) # (\regval2_ID[1]~DUPLICATE_q  & ((!regval2_ID[0]) # ((\regval1_ID[28]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[29] & ( 
// regval1_ID[30] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((regval1_ID[31])) # (regval2_ID[0]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval2_ID[0] & (\regval1_ID[28]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[29] & ( !regval1_ID[30] & ( (!\regval2_ID[1]~DUPLICATE_q  & 
// (!regval2_ID[0] & ((regval1_ID[31])))) # (\regval2_ID[1]~DUPLICATE_q  & ((!regval2_ID[0]) # ((\regval1_ID[28]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[29] & ( !regval1_ID[30] & ( (!\regval2_ID[1]~DUPLICATE_q  & (!regval2_ID[0] & ((regval1_ID[31])))) # 
// (\regval2_ID[1]~DUPLICATE_q  & (regval2_ID[0] & (\regval1_ID[28]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[1]~DUPLICATE_q ),
	.datab(!regval2_ID[0]),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!regval1_ID[31]),
	.datae(!regval1_ID[29]),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N0
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~44_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~35_combout ))) # (regval2_ID[2] & (((regval2_ID[3]) # (\ShiftLeft0~45_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  
// & ( \ShiftLeft0~44_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~35_combout ))) # (regval2_ID[2] & (((\ShiftLeft0~45_combout  & !regval2_ID[3])))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\ShiftLeft0~44_combout  & ( (!regval2_ID[2] & 
// (\ShiftLeft0~35_combout  & ((regval2_ID[3])))) # (regval2_ID[2] & (((regval2_ID[3]) # (\ShiftLeft0~45_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !\ShiftLeft0~44_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~35_combout  & ((regval2_ID[3])))) # 
// (regval2_ID[2] & (((\ShiftLeft0~45_combout  & !regval2_ID[3])))) ) ) )

	.dataa(!\ShiftLeft0~35_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~45_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h03440377CF44CF77;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[31]~216 (
// Equation(s):
// \aluout_EX_r[31]~216_combout  = ( !regval2_ID[4] & ( (!op2_ID[0] & ((((!\op2_ID[4]~DUPLICATE_q  & \Add1~57_sumout ))) # (\aluout_EX_r[31]~82_combout ))) # (op2_ID[0] & (\aluout_EX_r[31]~82_combout  & (\ShiftLeft0~46_combout ))) ) ) # ( regval2_ID[4] & ( 
// (!op2_ID[0] & ((((!\op2_ID[4]~DUPLICATE_q  & \Add1~57_sumout ))) # (\aluout_EX_r[31]~82_combout ))) # (op2_ID[0] & (\aluout_EX_r[31]~82_combout  & (\ShiftLeft0~43_combout ))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[31]~82_combout ),
	.datac(!\ShiftLeft0~43_combout ),
	.datad(!\op2_ID[4]~DUPLICATE_q ),
	.datae(!regval2_ID[4]),
	.dataf(!\Add1~57_sumout ),
	.datag(!\ShiftLeft0~46_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~216 .extended_lut = "on";
defparam \aluout_EX_r[31]~216 .lut_mask = 64'h23232323AB23AB23;
defparam \aluout_EX_r[31]~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !regval2_ID[31] $ (regval1_ID[31]) ) + ( \Add2~63  ) + ( \Add2~62  ))

	.dataa(!regval2_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h000000000000A5A5;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \aluout_EX_r[31]~86 (
// Equation(s):
// \aluout_EX_r[31]~86_combout  = ( \Add2~57_sumout  & ( (((\aluout_EX_r[31]~17_combout  & \aluout_EX_r[31]~216_combout )) # (\aluout_EX_r[31]~85_combout )) # (\aluout_EX_r[31]~55_combout ) ) ) # ( !\Add2~57_sumout  & ( ((\aluout_EX_r[31]~17_combout  & 
// \aluout_EX_r[31]~216_combout )) # (\aluout_EX_r[31]~85_combout ) ) )

	.dataa(!\aluout_EX_r[31]~55_combout ),
	.datab(!\aluout_EX_r[31]~17_combout ),
	.datac(!\aluout_EX_r[31]~85_combout ),
	.datad(!\aluout_EX_r[31]~216_combout ),
	.datae(gnd),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~86 .extended_lut = "off";
defparam \aluout_EX_r[31]~86 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \aluout_EX_r[31]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \aluout_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[31]~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[31] .is_wysiwyg = "true";
defparam \aluout_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \regval_MEM[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[31]~7_combout ),
	.asdata(aluout_EX[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[31] .is_wysiwyg = "true";
defparam \regval_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \regs[5][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( inst_FE[7] & ( \regs[9][31]~q  & ( (!inst_FE[6]) # (\regs[13][31]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[9][31]~q  & ( (!inst_FE[6] & ((\regs[1][31]~q ))) # (inst_FE[6] & (\regs[5][31]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[9][31]~q  & ( 
// (\regs[13][31]~q  & inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( !\regs[9][31]~q  & ( (!inst_FE[6] & ((\regs[1][31]~q ))) # (inst_FE[6] & (\regs[5][31]~q )) ) ) )

	.dataa(!\regs[5][31]~q ),
	.datab(!\regs[1][31]~q ),
	.datac(!\regs[13][31]~q ),
	.datad(!inst_FE[6]),
	.datae(!inst_FE[7]),
	.dataf(!\regs[9][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( inst_FE[6] & ( \regs[6][31]~q  & ( (!inst_FE[7]) # (\regs[14][31]~q ) ) ) ) # ( !inst_FE[6] & ( \regs[6][31]~q  & ( (!inst_FE[7] & ((\regs[2][31]~q ))) # (inst_FE[7] & (\regs[10][31]~q )) ) ) ) # ( inst_FE[6] & ( !\regs[6][31]~q  & ( 
// (inst_FE[7] & \regs[14][31]~q ) ) ) ) # ( !inst_FE[6] & ( !\regs[6][31]~q  & ( (!inst_FE[7] & ((\regs[2][31]~q ))) # (inst_FE[7] & (\regs[10][31]~q )) ) ) )

	.dataa(!\regs[10][31]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[2][31]~q ),
	.datad(!\regs[14][31]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[8][31]~q  & ( \regs[12][31]~q  & ( ((!inst_FE[6] & (\regs[0][31]~q )) # (inst_FE[6] & ((\regs[4][31]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[8][31]~q  & ( \regs[12][31]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][31]~q )) # 
// (inst_FE[6] & ((\regs[4][31]~q ))))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # ( \regs[8][31]~q  & ( !\regs[12][31]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][31]~q )) # (inst_FE[6] & ((\regs[4][31]~q ))))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # 
// ( !\regs[8][31]~q  & ( !\regs[12][31]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][31]~q )) # (inst_FE[6] & ((\regs[4][31]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[0][31]~q ),
	.datac(!\regs[4][31]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[8][31]~q ),
	.dataf(!\regs[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h220A770A225F775F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N26
dffeas \regs[11][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \regs[3][31]~q  & ( \regs[15][31]~q  & ( (!inst_FE[7] & ((!inst_FE[6]) # ((\regs[7][31]~q )))) # (inst_FE[7] & (((\regs[11][31]~q )) # (inst_FE[6]))) ) ) ) # ( !\regs[3][31]~q  & ( \regs[15][31]~q  & ( (!inst_FE[7] & (inst_FE[6] & 
// (\regs[7][31]~q ))) # (inst_FE[7] & (((\regs[11][31]~q )) # (inst_FE[6]))) ) ) ) # ( \regs[3][31]~q  & ( !\regs[15][31]~q  & ( (!inst_FE[7] & ((!inst_FE[6]) # ((\regs[7][31]~q )))) # (inst_FE[7] & (!inst_FE[6] & ((\regs[11][31]~q )))) ) ) ) # ( 
// !\regs[3][31]~q  & ( !\regs[15][31]~q  & ( (!inst_FE[7] & (inst_FE[6] & (\regs[7][31]~q ))) # (inst_FE[7] & (!inst_FE[6] & ((\regs[11][31]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\regs[7][31]~q ),
	.datad(!\regs[11][31]~q ),
	.datae(!\regs[3][31]~q ),
	.dataf(!\regs[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~3_combout  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\Mux0~2_combout )))) # (inst_FE[4] & (((inst_FE[5])) # (\Mux0~1_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~3_combout  & ( (!inst_FE[4] & 
// (((\Mux0~2_combout  & inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5])) # (\Mux0~1_combout ))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~3_combout  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\Mux0~2_combout )))) # (inst_FE[4] & (\Mux0~1_combout  & ((!inst_FE[5])))) ) 
// ) ) # ( !\Mux0~0_combout  & ( !\Mux0~3_combout  & ( (!inst_FE[4] & (((\Mux0~2_combout  & inst_FE[5])))) # (inst_FE[4] & (\Mux0~1_combout  & ((!inst_FE[5])))) ) ) )

	.dataa(!\Mux0~1_combout ),
	.datab(!inst_FE[4]),
	.datac(!\Mux0~2_combout ),
	.datad(!inst_FE[5]),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N14
dffeas \regval1_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[31] .is_wysiwyg = "true";
defparam \regval1_ID[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( regval1_ID[31] & ( (!\regval2_ID[0]~DUPLICATE_q  & !\regval2_ID[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'h00000000F000F000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N54
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( \regval1_ID[28]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[0] & (((\regval1_ID[27]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q ))) # (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q ) # ((regval1_ID[30])))) ) 
// ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[0] & (((\regval1_ID[27]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q ))) # (regval2_ID[0] & (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[30]))) ) ) ) # ( 
// \regval1_ID[28]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[0] & (!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[27]~DUPLICATE_q )))) # (regval2_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q ) # ((regval1_ID[30])))) ) ) ) # ( 
// !\regval1_ID[28]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[0] & (!\regval2_ID[1]~DUPLICATE_q  & ((\regval1_ID[27]~DUPLICATE_q )))) # (regval2_ID[0] & (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[30]))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!regval1_ID[30]),
	.datad(!\regval1_ID[27]~DUPLICATE_q ),
	.datae(!\regval1_ID[28]~DUPLICATE_q ),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N54
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \ShiftRight0~2_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # (\ShiftRight0~0_combout ))) ) ) # ( !\ShiftRight0~2_combout  & ( (regval2_ID[2] & (!\regval2_ID[3]~DUPLICATE_q  & \ShiftRight0~0_combout )) ) )

	.dataa(gnd),
	.datab(!regval2_ID[2]),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h00300030C0F0C0F0;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N30
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~37_combout  & ( \ShiftLeft0~35_combout  & ( ((!regval2_ID[3] & (\ShiftLeft0~45_combout )) # (regval2_ID[3] & ((\ShiftLeft0~36_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~37_combout  & ( 
// \ShiftLeft0~35_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftLeft0~45_combout )) # (regval2_ID[3] & ((\ShiftLeft0~36_combout ))))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) ) # ( \ShiftLeft0~37_combout  & ( !\ShiftLeft0~35_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftLeft0~45_combout )) # (regval2_ID[3] & ((\ShiftLeft0~36_combout ))))) # (regval2_ID[2] & (((regval2_ID[3])))) ) ) ) # ( !\ShiftLeft0~37_combout  & ( !\ShiftLeft0~35_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3] & (\ShiftLeft0~45_combout )) # (regval2_ID[3] & ((\ShiftLeft0~36_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~45_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~36_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~37_combout ),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N45
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \ShiftLeft0~8_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2])) # (\ShiftLeft0~1_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (((\ShiftLeft0~0_combout  & !regval2_ID[2])))) ) ) # ( !\ShiftLeft0~8_combout  & ( 
// (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~1_combout  & ((regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & (((\ShiftLeft0~0_combout  & !regval2_ID[2])))) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h03500350F350F350;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[27]~93 (
// Equation(s):
// \aluout_EX_r[27]~93_combout  = ( \aluout_EX_r[6]~18_combout  & ( \ShiftLeft0~9_combout  & ( (!op2_ID[0] & (\ShiftRight0~31_combout  & (!regval2_ID[4]))) # (op2_ID[0] & (((\ShiftLeft0~51_combout ) # (regval2_ID[4])))) ) ) ) # ( \aluout_EX_r[6]~18_combout  
// & ( !\ShiftLeft0~9_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & (\ShiftRight0~31_combout )) # (op2_ID[0] & ((\ShiftLeft0~51_combout ))))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftLeft0~51_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~93 .extended_lut = "off";
defparam \aluout_EX_r[27]~93 .lut_mask = 64'h0000207000002575;
defparam \aluout_EX_r[27]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \aluout_EX_r[27]~94 (
// Equation(s):
// \aluout_EX_r[27]~94_combout  = ( \Add2~65_sumout  & ( \Add1~65_sumout  & ( (((\aluout_EX_r[27]~93_combout ) # (\aluout_EX_r[31]~55_combout )) # (\aluout_EX_r[27]~92_combout )) # (\aluout_EX_r[28]~56_combout ) ) ) ) # ( !\Add2~65_sumout  & ( 
// \Add1~65_sumout  & ( ((\aluout_EX_r[27]~93_combout ) # (\aluout_EX_r[27]~92_combout )) # (\aluout_EX_r[28]~56_combout ) ) ) ) # ( \Add2~65_sumout  & ( !\Add1~65_sumout  & ( ((\aluout_EX_r[27]~93_combout ) # (\aluout_EX_r[31]~55_combout )) # 
// (\aluout_EX_r[27]~92_combout ) ) ) ) # ( !\Add2~65_sumout  & ( !\Add1~65_sumout  & ( (\aluout_EX_r[27]~93_combout ) # (\aluout_EX_r[27]~92_combout ) ) ) )

	.dataa(!\aluout_EX_r[28]~56_combout ),
	.datab(!\aluout_EX_r[27]~92_combout ),
	.datac(!\aluout_EX_r[31]~55_combout ),
	.datad(!\aluout_EX_r[27]~93_combout ),
	.datae(!\Add2~65_sumout ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~94 .extended_lut = "off";
defparam \aluout_EX_r[27]~94 .lut_mask = 64'h33FF3FFF77FF7FFF;
defparam \aluout_EX_r[27]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N53
dffeas \aluout_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[27]~94_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[27] .is_wysiwyg = "true";
defparam \aluout_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N56
dffeas \regval_MEM[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[27]~19_combout ),
	.asdata(aluout_EX[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[27] .is_wysiwyg = "true";
defparam \regval_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \regs[14][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \regs[2][27]~feeder (
// Equation(s):
// \regs[2][27]~feeder_combout  = ( \regval_MEM[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][27]~feeder .extended_lut = "off";
defparam \regs[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \regs[2][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \regs[14][27]~q  & ( \regs[2][27]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # (\regs[6][27]~q ))) # (inst_FE[3] & (((inst_FE[2]) # (\regs[10][27]~q )))) ) ) ) # ( !\regs[14][27]~q  & ( \regs[2][27]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) 
// # (\regs[6][27]~q ))) # (inst_FE[3] & (((\regs[10][27]~q  & !inst_FE[2])))) ) ) ) # ( \regs[14][27]~q  & ( !\regs[2][27]~q  & ( (!inst_FE[3] & (\regs[6][27]~q  & ((inst_FE[2])))) # (inst_FE[3] & (((inst_FE[2]) # (\regs[10][27]~q )))) ) ) ) # ( 
// !\regs[14][27]~q  & ( !\regs[2][27]~q  & ( (!inst_FE[3] & (\regs[6][27]~q  & ((inst_FE[2])))) # (inst_FE[3] & (((\regs[10][27]~q  & !inst_FE[2])))) ) ) )

	.dataa(!\regs[6][27]~q ),
	.datab(!\regs[10][27]~q ),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[2]),
	.datae(!\regs[14][27]~q ),
	.dataf(!\regs[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N56
dffeas \regs[15][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N16
dffeas \regs[7][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \regs[3][27]~feeder (
// Equation(s):
// \regs[3][27]~feeder_combout  = ( \regval_MEM[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][27]~feeder .extended_lut = "off";
defparam \regs[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \regs[3][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[7][27]~q  & ( \regs[3][27]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[11][27]~q )) # (inst_FE[2] & ((\regs[15][27]~q )))) ) ) ) # ( !\regs[7][27]~q  & ( \regs[3][27]~q  & ( (!inst_FE[3] & (((!inst_FE[2])))) # (inst_FE[3] & 
// ((!inst_FE[2] & (\regs[11][27]~q )) # (inst_FE[2] & ((\regs[15][27]~q ))))) ) ) ) # ( \regs[7][27]~q  & ( !\regs[3][27]~q  & ( (!inst_FE[3] & (((inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & (\regs[11][27]~q )) # (inst_FE[2] & ((\regs[15][27]~q ))))) ) ) 
// ) # ( !\regs[7][27]~q  & ( !\regs[3][27]~q  & ( (inst_FE[3] & ((!inst_FE[2] & (\regs[11][27]~q )) # (inst_FE[2] & ((\regs[15][27]~q ))))) ) ) )

	.dataa(!\regs[11][27]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[15][27]~q ),
	.datae(!\regs[7][27]~q ),
	.dataf(!\regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \regs[1][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N58
dffeas \regs[13][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \regs[5][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \regs[9][27]~feeder (
// Equation(s):
// \regs[9][27]~feeder_combout  = ( \regval_MEM[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][27]~feeder .extended_lut = "off";
defparam \regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N7
dffeas \regs[9][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \regs[5][27]~q  & ( \regs[9][27]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # (\regs[1][27]~q ))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[13][27]~q )))) ) ) ) # ( !\regs[5][27]~q  & ( \regs[9][27]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # 
// (\regs[1][27]~q ))) # (inst_FE[2] & (((\regs[13][27]~q  & inst_FE[3])))) ) ) ) # ( \regs[5][27]~q  & ( !\regs[9][27]~q  & ( (!inst_FE[2] & (\regs[1][27]~q  & ((!inst_FE[3])))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[13][27]~q )))) ) ) ) # ( 
// !\regs[5][27]~q  & ( !\regs[9][27]~q  & ( (!inst_FE[2] & (\regs[1][27]~q  & ((!inst_FE[3])))) # (inst_FE[2] & (((\regs[13][27]~q  & inst_FE[3])))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[1][27]~q ),
	.datac(!\regs[13][27]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[5][27]~q ),
	.dataf(!\regs[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \Mux36~3_combout  & ( \Mux36~1_combout  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\Mux36~0_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux36~2_combout )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\Mux36~3_combout  & ( \Mux36~1_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\Mux36~0_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux36~2_combout ))))) # (\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q )) ) ) ) # ( \Mux36~3_combout  & ( !\Mux36~1_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\Mux36~0_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux36~2_combout ))))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q )) ) ) ) # ( !\Mux36~3_combout  & ( !\Mux36~1_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\Mux36~0_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux36~2_combout ))))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\Mux36~0_combout ),
	.datad(!\Mux36~2_combout ),
	.datae(!\Mux36~3_combout ),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N37
dffeas \regval2_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27] .is_wysiwyg = "true";
defparam \regval2_ID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \regval2_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[27] .is_wysiwyg = "true";
defparam \regval2_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y11_N2
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DDCA25D895555555555555555541300009028500000000000002800";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \rd_val_MEM_w[27]~18 (
// Equation(s):
// \rd_val_MEM_w[27]~18_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\dmem~28_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~18 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~18 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[27]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N10
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \rd_val_MEM_w[27]~19 (
// Equation(s):
// \rd_val_MEM_w[27]~19_combout  = ( \rd_val_MEM_w[27]~18_combout  & ( dmem_rtl_0_bypass[84] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[83]))) ) ) ) # ( !\rd_val_MEM_w[27]~18_combout  & ( dmem_rtl_0_bypass[84] & ( 
// (\dmem~42_combout  & (dmem_rtl_0_bypass[83] & !\Equal19~6_combout )) ) ) ) # ( \rd_val_MEM_w[27]~18_combout  & ( !dmem_rtl_0_bypass[84] & ( (dmem_rtl_0_bypass[83] & !\Equal19~6_combout ) ) ) ) # ( !\rd_val_MEM_w[27]~18_combout  & ( !dmem_rtl_0_bypass[84] 
// & ( (dmem_rtl_0_bypass[83] & !\Equal19~6_combout ) ) ) )

	.dataa(!\dmem~42_combout ),
	.datab(!dmem_rtl_0_bypass[83]),
	.datac(gnd),
	.datad(!\Equal19~6_combout ),
	.datae(!\rd_val_MEM_w[27]~18_combout ),
	.dataf(!dmem_rtl_0_bypass[84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~19 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~19 .lut_mask = 64'h330033001100BB00;
defparam \rd_val_MEM_w[27]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N55
dffeas \regval_MEM[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[27]~19_combout ),
	.asdata(aluout_EX[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \regs[11][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[7][27]~q  & ( \regs[3][27]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & (\regs[11][27]~q )) # (inst_FE[6] & ((\regs[15][27]~q )))) ) ) ) # ( !\regs[7][27]~q  & ( \regs[3][27]~q  & ( (!inst_FE[7] & (((!inst_FE[6])))) # (inst_FE[7] & 
// ((!inst_FE[6] & (\regs[11][27]~q )) # (inst_FE[6] & ((\regs[15][27]~q ))))) ) ) ) # ( \regs[7][27]~q  & ( !\regs[3][27]~q  & ( (!inst_FE[7] & (((inst_FE[6])))) # (inst_FE[7] & ((!inst_FE[6] & (\regs[11][27]~q )) # (inst_FE[6] & ((\regs[15][27]~q ))))) ) ) 
// ) # ( !\regs[7][27]~q  & ( !\regs[3][27]~q  & ( (inst_FE[7] & ((!inst_FE[6] & (\regs[11][27]~q )) # (inst_FE[6] & ((\regs[15][27]~q ))))) ) ) )

	.dataa(!\regs[11][27]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[15][27]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[7][27]~q ),
	.dataf(!\regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[10][27]~q  & ( \regs[2][27]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\regs[6][27]~q ))) # (inst_FE[7] & (\regs[14][27]~q ))) ) ) ) # ( !\regs[10][27]~q  & ( \regs[2][27]~q  & ( (!inst_FE[7] & (((!inst_FE[6]) # (\regs[6][27]~q 
// )))) # (inst_FE[7] & (\regs[14][27]~q  & ((inst_FE[6])))) ) ) ) # ( \regs[10][27]~q  & ( !\regs[2][27]~q  & ( (!inst_FE[7] & (((\regs[6][27]~q  & inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[14][27]~q ))) ) ) ) # ( !\regs[10][27]~q  & ( 
// !\regs[2][27]~q  & ( (inst_FE[6] & ((!inst_FE[7] & ((\regs[6][27]~q ))) # (inst_FE[7] & (\regs[14][27]~q )))) ) ) )

	.dataa(!\regs[14][27]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][27]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[10][27]~q ),
	.dataf(!\regs[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[12][27]~q  & ( \regs[8][27]~q  & ( ((!inst_FE[6] & (\regs[0][27]~q )) # (inst_FE[6] & ((\regs[4][27]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[12][27]~q  & ( \regs[8][27]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][27]~q )) # 
// (inst_FE[6] & ((\regs[4][27]~q ))))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( \regs[12][27]~q  & ( !\regs[8][27]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][27]~q )) # (inst_FE[6] & ((\regs[4][27]~q ))))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # 
// ( !\regs[12][27]~q  & ( !\regs[8][27]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][27]~q )) # (inst_FE[6] & ((\regs[4][27]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[0][27]~q ),
	.datac(!\regs[4][27]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[12][27]~q ),
	.dataf(!\regs[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h220A225F770A775F;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( inst_FE[6] & ( \regs[13][27]~q  & ( (inst_FE[7]) # (\regs[5][27]~q ) ) ) ) # ( !inst_FE[6] & ( \regs[13][27]~q  & ( (!inst_FE[7] & (\regs[1][27]~q )) # (inst_FE[7] & ((\regs[9][27]~q ))) ) ) ) # ( inst_FE[6] & ( !\regs[13][27]~q  & ( 
// (\regs[5][27]~q  & !inst_FE[7]) ) ) ) # ( !inst_FE[6] & ( !\regs[13][27]~q  & ( (!inst_FE[7] & (\regs[1][27]~q )) # (inst_FE[7] & ((\regs[9][27]~q ))) ) ) )

	.dataa(!\regs[5][27]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[1][27]~q ),
	.datad(!\regs[9][27]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~0_combout  & ( \Mux4~1_combout  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\Mux4~2_combout ))) # (inst_FE[4] & (\Mux4~3_combout ))) ) ) ) # ( !\Mux4~0_combout  & ( \Mux4~1_combout  & ( (!inst_FE[4] & (((\Mux4~2_combout  & 
// inst_FE[5])))) # (inst_FE[4] & (((!inst_FE[5])) # (\Mux4~3_combout ))) ) ) ) # ( \Mux4~0_combout  & ( !\Mux4~1_combout  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\Mux4~2_combout )))) # (inst_FE[4] & (\Mux4~3_combout  & ((inst_FE[5])))) ) ) ) # ( 
// !\Mux4~0_combout  & ( !\Mux4~1_combout  & ( (inst_FE[5] & ((!inst_FE[4] & ((\Mux4~2_combout ))) # (inst_FE[4] & (\Mux4~3_combout )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\Mux4~3_combout ),
	.datac(!\Mux4~2_combout ),
	.datad(!inst_FE[5]),
	.datae(!\Mux4~0_combout ),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \regval1_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27] .is_wysiwyg = "true";
defparam \regval1_ID[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \PC_FE~32 (
// Equation(s):
// \PC_FE~32_combout  = (!ctrlsig_ID[3] & (regval1_ID[27])) # (ctrlsig_ID[3] & ((PC_ID[27])))

	.dataa(gnd),
	.datab(!regval1_ID[27]),
	.datac(!PC_ID[27]),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~32 .extended_lut = "off";
defparam \PC_FE~32 .lut_mask = 64'h330F330F330F330F;
defparam \PC_FE~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \PC_FE~33 (
// Equation(s):
// \PC_FE~33_combout  = ( \mispred_EX_w~combout  & ( \PC_FE~32_combout  ) ) # ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & ((PC_FE[27]))) # (\stall_pipe~9_combout  & (\Add0~65_sumout )) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\Add0~65_sumout ),
	.datac(!\PC_FE~32_combout ),
	.datad(!PC_FE[27]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~33 .extended_lut = "off";
defparam \PC_FE~33 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \PC_FE~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N8
dffeas \PC_FE[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[27]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \PC_FE~23 (
// Equation(s):
// \PC_FE~23_combout  = ( \Add0~45_sumout  & ( (!\mispred_EX_w~combout  & (((PC_FE[28])) # (\stall_pipe~9_combout ))) # (\mispred_EX_w~combout  & (((\PC_FE~22_combout )))) ) ) # ( !\Add0~45_sumout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  & 
// ((PC_FE[28])))) # (\mispred_EX_w~combout  & (((\PC_FE~22_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\PC_FE~22_combout ),
	.datad(!PC_FE[28]),
	.datae(gnd),
	.dataf(!\Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~23 .extended_lut = "off";
defparam \PC_FE~23 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC_FE~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \PC_FE[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[28] .is_wysiwyg = "true";
defparam \PC_FE[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N34
dffeas \PC_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[28] .is_wysiwyg = "true";
defparam \PC_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \aluout_EX_r[28]~62 (
// Equation(s):
// \aluout_EX_r[28]~62_combout  = ( PC_ID[28] & ( \regval1_ID[28]~DUPLICATE_q  & ( (\aluout_EX_r[20]~12_combout ) # (\Equal12~0_combout ) ) ) ) # ( !PC_ID[28] & ( \regval1_ID[28]~DUPLICATE_q  & ( \aluout_EX_r[20]~12_combout  ) ) ) # ( PC_ID[28] & ( 
// !\regval1_ID[28]~DUPLICATE_q  & ( \Equal12~0_combout  ) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(gnd),
	.datae(!PC_ID[28]),
	.dataf(!\regval1_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~62 .extended_lut = "off";
defparam \aluout_EX_r[28]~62 .lut_mask = 64'h000055550F0F5F5F;
defparam \aluout_EX_r[28]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[27])) # (regval2_ID[1] & ((\regval1_ID[25]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[26]~DUPLICATE_q  & 
// ( (regval2_ID[1]) # (\regval1_ID[28]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[27])) # (regval2_ID[1] & ((\regval1_ID[25]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  
// & ( !\regval1_ID[26]~DUPLICATE_q  & ( (\regval1_ID[28]~DUPLICATE_q  & !regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[25]~DUPLICATE_q ),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h3030505F3F3F505F;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N0
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftLeft0~32_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~30_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~33_combout ))) ) ) ) # ( !\ShiftLeft0~31_combout  
// & ( \ShiftLeft0~32_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~30_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (\ShiftLeft0~33_combout  & (regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\ShiftLeft0~32_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3] & \ShiftLeft0~30_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~33_combout ))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftLeft0~32_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3] & \ShiftLeft0~30_combout )))) # 
// (regval2_ID[2] & (\ShiftLeft0~33_combout  & (regval2_ID[3]))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N36
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \ShiftLeft0~17_combout  & ( \ShiftLeft0~28_combout  & ( (!\regval2_ID[3]~DUPLICATE_q ) # ((!regval2_ID[2] & (\ShiftLeft0~3_combout )) # (regval2_ID[2] & ((\ShiftLeft0~4_combout )))) ) ) ) # ( !\ShiftLeft0~17_combout  & ( 
// \ShiftLeft0~28_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2] & (\ShiftLeft0~3_combout )) # (regval2_ID[2] & ((\ShiftLeft0~4_combout ))))) ) ) ) # ( \ShiftLeft0~17_combout  & ( 
// !\ShiftLeft0~28_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2] & (\ShiftLeft0~3_combout )) # (regval2_ID[2] & ((\ShiftLeft0~4_combout ))))) ) ) ) # ( !\ShiftLeft0~17_combout  & ( 
// !\ShiftLeft0~28_combout  & ( (\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2] & (\ShiftLeft0~3_combout )) # (regval2_ID[2] & ((\ShiftLeft0~4_combout ))))) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~3_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftLeft0~17_combout ),
	.dataf(!\ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N18
cyclonev_lcell_comb \aluout_EX_r[28]~180 (
// Equation(s):
// \aluout_EX_r[28]~180_combout  = ( \ShiftLeft0~34_combout  & ( \ShiftLeft0~29_combout  & ( ((\ShiftLeft0~6_combout  & (\ShiftRight0~9_combout  & !regval2_ID[4]))) # (op2_ID[0]) ) ) ) # ( !\ShiftLeft0~34_combout  & ( \ShiftLeft0~29_combout  & ( (!op2_ID[0] 
// & (\ShiftLeft0~6_combout  & (\ShiftRight0~9_combout  & !regval2_ID[4]))) # (op2_ID[0] & (((regval2_ID[4])))) ) ) ) # ( \ShiftLeft0~34_combout  & ( !\ShiftLeft0~29_combout  & ( (!regval2_ID[4] & (((\ShiftLeft0~6_combout  & \ShiftRight0~9_combout )) # 
// (op2_ID[0]))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( !\ShiftLeft0~29_combout  & ( (\ShiftLeft0~6_combout  & (\ShiftRight0~9_combout  & (!op2_ID[0] & !regval2_ID[4]))) ) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!\ShiftRight0~9_combout ),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~180 .extended_lut = "off";
defparam \aluout_EX_r[28]~180 .lut_mask = 64'h10001F00100F1F0F;
defparam \aluout_EX_r[28]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[28]~61 (
// Equation(s):
// \aluout_EX_r[28]~61_combout  = ( \regval2_ID[28]~DUPLICATE_q  & ( op2_ID[3] & ( (!op2_ID[0] & (!\regval1_ID[28]~DUPLICATE_q  $ (op2_ID[1]))) ) ) ) # ( !\regval2_ID[28]~DUPLICATE_q  & ( op2_ID[3] & ( (!\regval1_ID[28]~DUPLICATE_q  & ((!op2_ID[0]) # 
// (!op2_ID[1]))) # (\regval1_ID[28]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[1])) ) ) ) # ( \regval2_ID[28]~DUPLICATE_q  & ( !op2_ID[3] & ( !op2_ID[1] $ (((!\regval1_ID[28]~DUPLICATE_q  & !op2_ID[0]))) ) ) ) # ( !\regval2_ID[28]~DUPLICATE_q  & ( !op2_ID[3] & ( 
// (\regval1_ID[28]~DUPLICATE_q  & (!op2_ID[0] $ (!op2_ID[1]))) ) ) )

	.dataa(!\regval1_ID[28]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[1]),
	.datad(gnd),
	.datae(!\regval2_ID[28]~DUPLICATE_q ),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~61 .extended_lut = "off";
defparam \aluout_EX_r[28]~61 .lut_mask = 64'h14147878E8E88484;
defparam \aluout_EX_r[28]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[28]~181 (
// Equation(s):
// \aluout_EX_r[28]~181_combout  = ( \aluout_EX_r[6]~18_combout  & ( \aluout_EX_r[28]~61_combout  & ( (!\aluout_EX_r[31]~57_combout  & (!\aluout_EX_r[28]~180_combout  & ((!\aluout_EX_r[28]~62_combout ) # (\Equal11~0_combout )))) ) ) ) # ( 
// !\aluout_EX_r[6]~18_combout  & ( \aluout_EX_r[28]~61_combout  & ( (!\aluout_EX_r[31]~57_combout  & ((!\aluout_EX_r[28]~62_combout ) # (\Equal11~0_combout ))) ) ) ) # ( \aluout_EX_r[6]~18_combout  & ( !\aluout_EX_r[28]~61_combout  & ( 
// (!\aluout_EX_r[28]~180_combout  & ((!\aluout_EX_r[28]~62_combout ) # (\Equal11~0_combout ))) ) ) ) # ( !\aluout_EX_r[6]~18_combout  & ( !\aluout_EX_r[28]~61_combout  & ( (!\aluout_EX_r[28]~62_combout ) # (\Equal11~0_combout ) ) ) )

	.dataa(!\aluout_EX_r[28]~62_combout ),
	.datab(!\aluout_EX_r[31]~57_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!\aluout_EX_r[28]~180_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\aluout_EX_r[28]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~181 .extended_lut = "off";
defparam \aluout_EX_r[28]~181 .lut_mask = 64'hAFAFAF008C8C8C00;
defparam \aluout_EX_r[28]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[28]~63 (
// Equation(s):
// \aluout_EX_r[28]~63_combout  = ( \Add1~45_sumout  & ( ((!\aluout_EX_r[28]~181_combout ) # ((\aluout_EX_r[31]~55_combout  & \Add2~45_sumout ))) # (\aluout_EX_r[28]~56_combout ) ) ) # ( !\Add1~45_sumout  & ( (!\aluout_EX_r[28]~181_combout ) # 
// ((\aluout_EX_r[31]~55_combout  & \Add2~45_sumout )) ) )

	.dataa(!\aluout_EX_r[28]~56_combout ),
	.datab(!\aluout_EX_r[31]~55_combout ),
	.datac(!\aluout_EX_r[28]~181_combout ),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~63 .extended_lut = "off";
defparam \aluout_EX_r[28]~63 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \aluout_EX_r[28]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N14
dffeas \aluout_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[28]~63_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[28] .is_wysiwyg = "true";
defparam \aluout_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N58
dffeas \regval_MEM[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[28]~21_combout ),
	.asdata(aluout_EX[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[28] .is_wysiwyg = "true";
defparam \regval_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \regs[12][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[14][28]~q  & ( \regs[13][28]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[12][28]~q ))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[15][28]~q )))) ) ) ) # ( !\regs[14][28]~q  & ( \regs[13][28]~q  & ( (!inst_FE[4] & 
// (\regs[12][28]~q  & ((!inst_FE[5])))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[15][28]~q )))) ) ) ) # ( \regs[14][28]~q  & ( !\regs[13][28]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[12][28]~q ))) # (inst_FE[4] & (((\regs[15][28]~q  & inst_FE[5])))) ) 
// ) ) # ( !\regs[14][28]~q  & ( !\regs[13][28]~q  & ( (!inst_FE[4] & (\regs[12][28]~q  & ((!inst_FE[5])))) # (inst_FE[4] & (((\regs[15][28]~q  & inst_FE[5])))) ) ) )

	.dataa(!\regs[12][28]~q ),
	.datab(!\regs[15][28]~q ),
	.datac(!inst_FE[4]),
	.datad(!inst_FE[5]),
	.datae(!\regs[14][28]~q ),
	.dataf(!\regs[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[9][28]~q  & ( \regs[10][28]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[8][28]~q ))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[11][28]~q )))) ) ) ) # ( !\regs[9][28]~q  & ( \regs[10][28]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # 
// (\regs[8][28]~q ))) # (inst_FE[4] & (((inst_FE[5] & \regs[11][28]~q )))) ) ) ) # ( \regs[9][28]~q  & ( !\regs[10][28]~q  & ( (!inst_FE[4] & (\regs[8][28]~q  & (!inst_FE[5]))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[11][28]~q )))) ) ) ) # ( 
// !\regs[9][28]~q  & ( !\regs[10][28]~q  & ( (!inst_FE[4] & (\regs[8][28]~q  & (!inst_FE[5]))) # (inst_FE[4] & (((inst_FE[5] & \regs[11][28]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[8][28]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[11][28]~q ),
	.datae(!\regs[9][28]~q ),
	.dataf(!\regs[10][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[0][28]~q  & ( \regs[2][28]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[1][28]~q ))) # (inst_FE[5] & (\regs[3][28]~q ))) ) ) ) # ( !\regs[0][28]~q  & ( \regs[2][28]~q  & ( (!inst_FE[5] & (inst_FE[4] & ((\regs[1][28]~q )))) # 
// (inst_FE[5] & ((!inst_FE[4]) # ((\regs[3][28]~q )))) ) ) ) # ( \regs[0][28]~q  & ( !\regs[2][28]~q  & ( (!inst_FE[5] & ((!inst_FE[4]) # ((\regs[1][28]~q )))) # (inst_FE[5] & (inst_FE[4] & (\regs[3][28]~q ))) ) ) ) # ( !\regs[0][28]~q  & ( !\regs[2][28]~q  
// & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[1][28]~q ))) # (inst_FE[5] & (\regs[3][28]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\regs[3][28]~q ),
	.datad(!\regs[1][28]~q ),
	.datae(!\regs[0][28]~q ),
	.dataf(!\regs[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[4][28]~q  & ( \regs[7][28]~q  & ( (!inst_FE[4] & ((!inst_FE[5]) # ((\regs[6][28]~q )))) # (inst_FE[4] & (((\regs[5][28]~q )) # (inst_FE[5]))) ) ) ) # ( !\regs[4][28]~q  & ( \regs[7][28]~q  & ( (!inst_FE[4] & (inst_FE[5] & 
// ((\regs[6][28]~q )))) # (inst_FE[4] & (((\regs[5][28]~q )) # (inst_FE[5]))) ) ) ) # ( \regs[4][28]~q  & ( !\regs[7][28]~q  & ( (!inst_FE[4] & ((!inst_FE[5]) # ((\regs[6][28]~q )))) # (inst_FE[4] & (!inst_FE[5] & (\regs[5][28]~q ))) ) ) ) # ( 
// !\regs[4][28]~q  & ( !\regs[7][28]~q  & ( (!inst_FE[4] & (inst_FE[5] & ((\regs[6][28]~q )))) # (inst_FE[4] & (!inst_FE[5] & (\regs[5][28]~q ))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!inst_FE[5]),
	.datac(!\regs[5][28]~q ),
	.datad(!\regs[6][28]~q ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\regs[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~0_combout  & ( \Mux3~1_combout  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\Mux3~2_combout ))) # (inst_FE[6] & (\Mux3~3_combout ))) ) ) ) # ( !\Mux3~0_combout  & ( \Mux3~1_combout  & ( (!inst_FE[6] & (inst_FE[7] & ((\Mux3~2_combout 
// )))) # (inst_FE[6] & ((!inst_FE[7]) # ((\Mux3~3_combout )))) ) ) ) # ( \Mux3~0_combout  & ( !\Mux3~1_combout  & ( (!inst_FE[6] & ((!inst_FE[7]) # ((\Mux3~2_combout )))) # (inst_FE[6] & (inst_FE[7] & (\Mux3~3_combout ))) ) ) ) # ( !\Mux3~0_combout  & ( 
// !\Mux3~1_combout  & ( (inst_FE[7] & ((!inst_FE[6] & ((\Mux3~2_combout ))) # (inst_FE[6] & (\Mux3~3_combout )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\Mux3~3_combout ),
	.datad(!\Mux3~2_combout ),
	.datae(!\Mux3~0_combout ),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N37
dffeas \regval1_ID[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( regval1_ID[31] & ( regval1_ID[30] & ( ((!regval2_ID[0] & (\regval1_ID[28]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[29])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[31] & ( regval1_ID[30] & ( (!regval2_ID[1] & 
// ((!regval2_ID[0] & (\regval1_ID[28]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[29]))))) # (regval2_ID[1] & (((!regval2_ID[0])))) ) ) ) # ( regval1_ID[31] & ( !regval1_ID[30] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (\regval1_ID[28]~DUPLICATE_q )) # 
// (regval2_ID[0] & ((regval1_ID[29]))))) # (regval2_ID[1] & (((regval2_ID[0])))) ) ) ) # ( !regval1_ID[31] & ( !regval1_ID[30] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (\regval1_ID[28]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[29]))))) ) ) )

	.dataa(!\regval1_ID[28]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[29]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[31]),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N48
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( regval1_ID[16] & ( regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[17]))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[16] & ( 
// regval1_ID[18] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[17])))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[19]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[18] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[17])))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q  & (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[16] & ( !regval1_ID[18] & ( 
// (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[17]))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[17]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~10_combout  & ( (!regval2_ID[2]) # ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~9_combout )))) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( \ShiftRight0~10_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & (\ShiftRight0~11_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # ((\ShiftRight0~9_combout )))) ) ) ) # ( \ShiftRight0~16_combout  
// & ( !\ShiftRight0~10_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # ((\ShiftRight0~11_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & ((\ShiftRight0~9_combout )))) ) ) ) # ( !\ShiftRight0~16_combout  & ( 
// !\ShiftRight0~10_combout  & ( (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~9_combout ))))) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~11_combout ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \ShiftLeft0~60_combout  & ( \ShiftRight0~53_combout  & ( (!regval2_ID[4]) # ((\ShiftLeft0~4_combout  & (\ShiftLeft0~6_combout  & op2_ID[0]))) ) ) ) # ( !\ShiftLeft0~60_combout  & ( \ShiftRight0~53_combout  & ( (!regval2_ID[4] & 
// (((!op2_ID[0])))) # (regval2_ID[4] & (\ShiftLeft0~4_combout  & (\ShiftLeft0~6_combout  & op2_ID[0]))) ) ) ) # ( \ShiftLeft0~60_combout  & ( !\ShiftRight0~53_combout  & ( (op2_ID[0] & ((!regval2_ID[4]) # ((\ShiftLeft0~4_combout  & \ShiftLeft0~6_combout 
// )))) ) ) ) # ( !\ShiftLeft0~60_combout  & ( !\ShiftRight0~53_combout  & ( (\ShiftLeft0~4_combout  & (regval2_ID[4] & (\ShiftLeft0~6_combout  & op2_ID[0]))) ) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftLeft0~60_combout ),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h000100CDCC01CCCD;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \aluout_EX_r[16]~182 (
// Equation(s):
// \aluout_EX_r[16]~182_combout  = ( !\aluout_EX_r[6]~18_combout  & ( \Selector16~2_combout  & ( (!\Equal12~0_combout  & (((!\Selector16~3_combout ) # (!\aluout_EX_r[20]~113_combout )))) # (\Equal12~0_combout  & (!PC_ID[16] & ((!\Selector16~3_combout ) # 
// (!\aluout_EX_r[20]~113_combout )))) ) ) ) # ( \aluout_EX_r[6]~18_combout  & ( !\Selector16~2_combout  & ( (!\Equal12~0_combout  & (((!\Selector16~3_combout ) # (!\aluout_EX_r[20]~113_combout )))) # (\Equal12~0_combout  & (!PC_ID[16] & 
// ((!\Selector16~3_combout ) # (!\aluout_EX_r[20]~113_combout )))) ) ) ) # ( !\aluout_EX_r[6]~18_combout  & ( !\Selector16~2_combout  & ( (!\Equal12~0_combout  & (((!\Selector16~3_combout ) # (!\aluout_EX_r[20]~113_combout )))) # (\Equal12~0_combout  & 
// (!PC_ID[16] & ((!\Selector16~3_combout ) # (!\aluout_EX_r[20]~113_combout )))) ) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(!PC_ID[16]),
	.datac(!\Selector16~3_combout ),
	.datad(!\aluout_EX_r[20]~113_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~182 .extended_lut = "off";
defparam \aluout_EX_r[16]~182 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \aluout_EX_r[16]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[16]~144 (
// Equation(s):
// \aluout_EX_r[16]~144_combout  = ( \aluout_EX_r[16]~182_combout  & ( \Add2~109_sumout  & ( (!\aluout_EX_r[16]~183_combout ) # ((\aluout_EX_r[16]~118_combout  & (op2_ID[3] & \Selector16~0_combout ))) ) ) ) # ( !\aluout_EX_r[16]~182_combout  & ( 
// \Add2~109_sumout  ) ) # ( \aluout_EX_r[16]~182_combout  & ( !\Add2~109_sumout  & ( !\aluout_EX_r[16]~183_combout  ) ) ) # ( !\aluout_EX_r[16]~182_combout  & ( !\Add2~109_sumout  ) )

	.dataa(!\aluout_EX_r[16]~183_combout ),
	.datab(!\aluout_EX_r[16]~118_combout ),
	.datac(!op2_ID[3]),
	.datad(!\Selector16~0_combout ),
	.datae(!\aluout_EX_r[16]~182_combout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~144 .extended_lut = "off";
defparam \aluout_EX_r[16]~144 .lut_mask = 64'hFFFFAAAAFFFFAAAB;
defparam \aluout_EX_r[16]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y12_N49
dffeas \aluout_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[16]~144_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[16] .is_wysiwyg = "true";
defparam \aluout_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N8
dffeas \regval_MEM[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[16]~51_combout ),
	.asdata(aluout_EX[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[16] .is_wysiwyg = "true";
defparam \regval_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N38
dffeas \regs[15][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \regs[14][16]~q  & ( \regs[12][16]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[13][16]~q ))) # (inst_FE[5] & (\regs[15][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( \regs[12][16]~q  & ( (!inst_FE[5] & (((!inst_FE[4]) # 
// (\regs[13][16]~q )))) # (inst_FE[5] & (\regs[15][16]~q  & ((inst_FE[4])))) ) ) ) # ( \regs[14][16]~q  & ( !\regs[12][16]~q  & ( (!inst_FE[5] & (((\regs[13][16]~q  & inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4])) # (\regs[15][16]~q ))) ) ) ) # ( 
// !\regs[14][16]~q  & ( !\regs[12][16]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][16]~q ))) # (inst_FE[5] & (\regs[15][16]~q )))) ) ) )

	.dataa(!\regs[15][16]~q ),
	.datab(!\regs[13][16]~q ),
	.datac(!inst_FE[5]),
	.datad(!inst_FE[4]),
	.datae(!\regs[14][16]~q ),
	.dataf(!\regs[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[0][16]~q  & ( \regs[2][16]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & (\regs[1][16]~q )) # (inst_FE[5] & ((\regs[3][16]~q )))) ) ) ) # ( !\regs[0][16]~q  & ( \regs[2][16]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & 
// ((!inst_FE[5] & (\regs[1][16]~q )) # (inst_FE[5] & ((\regs[3][16]~q ))))) ) ) ) # ( \regs[0][16]~q  & ( !\regs[2][16]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & (\regs[1][16]~q )) # (inst_FE[5] & ((\regs[3][16]~q ))))) ) ) ) 
// # ( !\regs[0][16]~q  & ( !\regs[2][16]~q  & ( (inst_FE[4] & ((!inst_FE[5] & (\regs[1][16]~q )) # (inst_FE[5] & ((\regs[3][16]~q ))))) ) ) )

	.dataa(!\regs[1][16]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[3][16]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[0][16]~q ),
	.dataf(!\regs[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N6
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[11][16]~q  & ( \regs[9][16]~q  & ( ((!inst_FE[5] & ((\regs[8][16]~q ))) # (inst_FE[5] & (\regs[10][16]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[11][16]~q  & ( \regs[9][16]~q  & ( (!inst_FE[5] & (((inst_FE[4]) # (\regs[8][16]~q 
// )))) # (inst_FE[5] & (\regs[10][16]~q  & ((!inst_FE[4])))) ) ) ) # ( \regs[11][16]~q  & ( !\regs[9][16]~q  & ( (!inst_FE[5] & (((\regs[8][16]~q  & !inst_FE[4])))) # (inst_FE[5] & (((inst_FE[4])) # (\regs[10][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( 
// !\regs[9][16]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[8][16]~q ))) # (inst_FE[5] & (\regs[10][16]~q )))) ) ) )

	.dataa(!\regs[10][16]~q ),
	.datab(!inst_FE[5]),
	.datac(!\regs[8][16]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[11][16]~q ),
	.dataf(!\regs[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[4][16]~q  & ( \regs[6][16]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[5][16]~q ))) # (inst_FE[5] & (\regs[7][16]~q ))) ) ) ) # ( !\regs[4][16]~q  & ( \regs[6][16]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & 
// ((!inst_FE[5] & ((\regs[5][16]~q ))) # (inst_FE[5] & (\regs[7][16]~q )))) ) ) ) # ( \regs[4][16]~q  & ( !\regs[6][16]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & ((\regs[5][16]~q ))) # (inst_FE[5] & (\regs[7][16]~q )))) ) ) ) 
// # ( !\regs[4][16]~q  & ( !\regs[6][16]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[5][16]~q ))) # (inst_FE[5] & (\regs[7][16]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[7][16]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[5][16]~q ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\regs[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~2_combout  & ( \Mux15~1_combout  & ( (!inst_FE[6] & (((\Mux15~0_combout ) # (inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\Mux15~3_combout ))) ) ) ) # ( !\Mux15~2_combout  & ( \Mux15~1_combout  & ( (!inst_FE[6] & 
// (((!inst_FE[7] & \Mux15~0_combout )))) # (inst_FE[6] & (((!inst_FE[7])) # (\Mux15~3_combout ))) ) ) ) # ( \Mux15~2_combout  & ( !\Mux15~1_combout  & ( (!inst_FE[6] & (((\Mux15~0_combout ) # (inst_FE[7])))) # (inst_FE[6] & (\Mux15~3_combout  & 
// (inst_FE[7]))) ) ) ) # ( !\Mux15~2_combout  & ( !\Mux15~1_combout  & ( (!inst_FE[6] & (((!inst_FE[7] & \Mux15~0_combout )))) # (inst_FE[6] & (\Mux15~3_combout  & (inst_FE[7]))) ) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!inst_FE[6]),
	.datac(!inst_FE[7]),
	.datad(!\Mux15~0_combout ),
	.datae(!\Mux15~2_combout ),
	.dataf(!\Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N40
dffeas \regval1_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16] .is_wysiwyg = "true";
defparam \regval1_ID[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N54
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( regval1_ID[15] & ( regval1_ID[17] & ( ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[18]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[16]))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[15] & ( regval1_ID[17] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & (((regval1_ID[18]) # (\regval2_ID[0]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[16] & (!\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[15] & ( !regval1_ID[17] & ( (!\regval2_ID[1]~DUPLICATE_q  & 
// (((!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[18])))) # (\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[16]))) ) ) ) # ( !regval1_ID[15] & ( !regval1_ID[17] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & 
// ((regval1_ID[18]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[16])))) ) ) )

	.dataa(!\regval2_ID[1]~DUPLICATE_q ),
	.datab(!regval1_ID[16]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[18]),
	.datae(!regval1_ID[15]),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N42
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~11_combout  & ( ((!regval2_ID[2] & ((\ShiftLeft0~40_combout ))) # (regval2_ID[2] & (\ShiftLeft0~41_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// \ShiftLeft0~11_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~40_combout ))) # (regval2_ID[2] & (\ShiftLeft0~41_combout )))) # (regval2_ID[3] & (regval2_ID[2])) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~11_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~40_combout ))) # (regval2_ID[2] & (\ShiftLeft0~41_combout )))) # (regval2_ID[3] & (!regval2_ID[2])) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~11_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & 
// ((\ShiftLeft0~40_combout ))) # (regval2_ID[2] & (\ShiftLeft0~41_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~41_combout ),
	.datad(!\ShiftLeft0~40_combout ),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h028A46CE139B57DF;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N30
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \regval2_ID[1]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[0] & ((\regval1_ID[28]~DUPLICATE_q ))) # (regval2_ID[0] & (\regval1_ID[29]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[1]~DUPLICATE_q  & ( 
// \regval1_ID[27]~DUPLICATE_q  & ( (regval2_ID[0]) # (\regval1_ID[26]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[1]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[0] & ((\regval1_ID[28]~DUPLICATE_q ))) # (regval2_ID[0] & 
// (\regval1_ID[29]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[1]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (\regval1_ID[26]~DUPLICATE_q  & !regval2_ID[0]) ) ) )

	.dataa(!\regval1_ID[29]~DUPLICATE_q ),
	.datab(!\regval1_ID[26]~DUPLICATE_q ),
	.datac(!regval2_ID[0]),
	.datad(!\regval1_ID[28]~DUPLICATE_q ),
	.datae(!\regval2_ID[1]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h303005F53F3F05F5;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( regval1_ID[22] & ( \regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[24])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[25]))) ) ) ) # ( !regval1_ID[22] & ( \regval2_ID[1]~DUPLICATE_q  & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[24])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[25]))) ) ) ) # ( regval1_ID[22] & ( !\regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[23]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[22] 
// & ( !\regval2_ID[1]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[23]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[25]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[23]~DUPLICATE_q ),
	.datae(!regval1_ID[22]),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h000FF0FF53535353;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N36
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~22_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout )))) # (regval2_ID[2]) ) ) ) # ( 
// !\ShiftRight0~24_combout  & ( \ShiftRight0~22_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout ))))) # (regval2_ID[2] & (!\regval2_ID[3]~DUPLICATE_q )) ) 
// ) ) # ( \ShiftRight0~24_combout  & ( !\ShiftRight0~22_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout ))))) # (regval2_ID[2] & 
// (\regval2_ID[3]~DUPLICATE_q )) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\ShiftRight0~22_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N12
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftRight0~25_combout  & ( (!regval2_ID[4] & (((!op2_ID[0]) # (\ShiftLeft0~58_combout )))) # (regval2_ID[4] & (\ShiftLeft0~6_combout  & (op2_ID[0]))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( 
// \ShiftRight0~25_combout  & ( (!regval2_ID[4] & ((!op2_ID[0]) # (\ShiftLeft0~58_combout ))) ) ) ) # ( \ShiftLeft0~7_combout  & ( !\ShiftRight0~25_combout  & ( (op2_ID[0] & ((!regval2_ID[4] & ((\ShiftLeft0~58_combout ))) # (regval2_ID[4] & 
// (\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( !\ShiftRight0~25_combout  & ( (!regval2_ID[4] & (op2_ID[0] & \ShiftLeft0~58_combout )) ) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!regval2_ID[4]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftLeft0~58_combout ),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h000C010DC0CCC1CD;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[18]~207 (
// Equation(s):
// \aluout_EX_r[18]~207_combout  = ( \Selector14~0_combout  & ( regval2_ID[18] & ( ((\aluout_EX_r[20]~113_combout  & (!regval1_ID[18] $ (op2_ID[3])))) # (\aluout_EX_r[6]~18_combout ) ) ) ) # ( !\Selector14~0_combout  & ( regval2_ID[18] & ( 
// (\aluout_EX_r[20]~113_combout  & (!regval1_ID[18] $ (op2_ID[3]))) ) ) ) # ( \Selector14~0_combout  & ( !regval2_ID[18] & ( ((\aluout_EX_r[20]~113_combout  & (!regval1_ID[18] $ (!op2_ID[3])))) # (\aluout_EX_r[6]~18_combout ) ) ) ) # ( 
// !\Selector14~0_combout  & ( !regval2_ID[18] & ( (\aluout_EX_r[20]~113_combout  & (!regval1_ID[18] $ (!op2_ID[3]))) ) ) )

	.dataa(!\aluout_EX_r[20]~113_combout ),
	.datab(!regval1_ID[18]),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[6]~18_combout ),
	.datae(!\Selector14~0_combout ),
	.dataf(!regval2_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~207 .extended_lut = "off";
defparam \aluout_EX_r[18]~207 .lut_mask = 64'h141414FF414141FF;
defparam \aluout_EX_r[18]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N9
cyclonev_lcell_comb \aluout_EX_r[18]~137 (
// Equation(s):
// \aluout_EX_r[18]~137_combout  = ( regval2_ID[18] & ( (op2_ID[2] & (!op2_ID[3] $ (((!op2_ID[0] & !regval1_ID[18]))))) ) ) # ( !regval2_ID[18] & ( (op2_ID[2] & (!op2_ID[3] $ (((!op2_ID[0]) # (!regval1_ID[18]))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[3]),
	.datac(!regval1_ID[18]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!regval2_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~137 .extended_lut = "off";
defparam \aluout_EX_r[18]~137 .lut_mask = 64'h00360036006C006C;
defparam \aluout_EX_r[18]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N51
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \regval1_ID[17]~DUPLICATE_q  ) + ( regval2_ID[17] ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( \regval1_ID[17]~DUPLICATE_q  ) + ( regval2_ID[17] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[17]),
	.datad(!\regval1_ID[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( regval1_ID[18] ) + ( regval2_ID[18] ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( regval1_ID[18] ) + ( regval2_ID[18] ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \aluout_EX_r[18]~208 (
// Equation(s):
// \aluout_EX_r[18]~208_combout  = ( \Add1~101_sumout  & ( !\aluout_EX_r[18]~207_combout  & ( (!\aluout_EX_r[18]~138_combout  & (!\aluout_EX_r[18]~137_combout  & ((!\Selector16~0_combout ) # (op2_ID[3])))) ) ) ) # ( !\Add1~101_sumout  & ( 
// !\aluout_EX_r[18]~207_combout  & ( (!\aluout_EX_r[18]~138_combout  & !\aluout_EX_r[18]~137_combout ) ) ) )

	.dataa(!\aluout_EX_r[18]~138_combout ),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[18]~137_combout ),
	.datad(!\Selector16~0_combout ),
	.datae(!\Add1~101_sumout ),
	.dataf(!\aluout_EX_r[18]~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~208 .extended_lut = "off";
defparam \aluout_EX_r[18]~208 .lut_mask = 64'hA0A0A02000000000;
defparam \aluout_EX_r[18]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[18]~139 (
// Equation(s):
// \aluout_EX_r[18]~139_combout  = ( \Selector16~0_combout  & ( \Add2~101_sumout  & ( ((!\aluout_EX_r[18]~209_combout  & ((!\aluout_EX_r[18]~208_combout ) # (op2_ID[3])))) # (\aluout_EX_r[18]~207_combout ) ) ) ) # ( !\Selector16~0_combout  & ( 
// \Add2~101_sumout  & ( ((!\aluout_EX_r[18]~209_combout  & !\aluout_EX_r[18]~208_combout )) # (\aluout_EX_r[18]~207_combout ) ) ) ) # ( \Selector16~0_combout  & ( !\Add2~101_sumout  & ( ((!\aluout_EX_r[18]~209_combout  & !\aluout_EX_r[18]~208_combout )) # 
// (\aluout_EX_r[18]~207_combout ) ) ) ) # ( !\Selector16~0_combout  & ( !\Add2~101_sumout  & ( ((!\aluout_EX_r[18]~209_combout  & !\aluout_EX_r[18]~208_combout )) # (\aluout_EX_r[18]~207_combout ) ) ) )

	.dataa(!\aluout_EX_r[18]~209_combout ),
	.datab(!\aluout_EX_r[18]~207_combout ),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[18]~208_combout ),
	.datae(!\Selector16~0_combout ),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~139 .extended_lut = "off";
defparam \aluout_EX_r[18]~139 .lut_mask = 64'hBB33BB33BB33BB3B;
defparam \aluout_EX_r[18]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y12_N1
dffeas \aluout_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~139_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18] .is_wysiwyg = "true";
defparam \aluout_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N56
dffeas \regval_MEM[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[18]~55_combout ),
	.asdata(aluout_EX[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[18] .is_wysiwyg = "true";
defparam \regval_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \regs[13][18]~feeder (
// Equation(s):
// \regs[13][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][18]~feeder .extended_lut = "off";
defparam \regs[13][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N26
dffeas \regs[13][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \regs[15][18]~q  & ( \regs[12][18]~q  & ( (!inst_FE[5] & (((!inst_FE[4])) # (\regs[13][18]~q ))) # (inst_FE[5] & (((inst_FE[4]) # (\regs[14][18]~q )))) ) ) ) # ( !\regs[15][18]~q  & ( \regs[12][18]~q  & ( (!inst_FE[5] & 
// (((!inst_FE[4])) # (\regs[13][18]~q ))) # (inst_FE[5] & (((\regs[14][18]~q  & !inst_FE[4])))) ) ) ) # ( \regs[15][18]~q  & ( !\regs[12][18]~q  & ( (!inst_FE[5] & (\regs[13][18]~q  & ((inst_FE[4])))) # (inst_FE[5] & (((inst_FE[4]) # (\regs[14][18]~q )))) ) 
// ) ) # ( !\regs[15][18]~q  & ( !\regs[12][18]~q  & ( (!inst_FE[5] & (\regs[13][18]~q  & ((inst_FE[4])))) # (inst_FE[5] & (((\regs[14][18]~q  & !inst_FE[4])))) ) ) )

	.dataa(!\regs[13][18]~q ),
	.datab(!\regs[14][18]~q ),
	.datac(!inst_FE[5]),
	.datad(!inst_FE[4]),
	.datae(!\regs[15][18]~q ),
	.dataf(!\regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \regs[4][18]~q  & ( \regs[5][18]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[6][18]~q ))) # (inst_FE[4] & (\regs[7][18]~q ))) ) ) ) # ( !\regs[4][18]~q  & ( \regs[5][18]~q  & ( (!inst_FE[5] & (((inst_FE[4])))) # (inst_FE[5] & 
// ((!inst_FE[4] & ((\regs[6][18]~q ))) # (inst_FE[4] & (\regs[7][18]~q )))) ) ) ) # ( \regs[4][18]~q  & ( !\regs[5][18]~q  & ( (!inst_FE[5] & (((!inst_FE[4])))) # (inst_FE[5] & ((!inst_FE[4] & ((\regs[6][18]~q ))) # (inst_FE[4] & (\regs[7][18]~q )))) ) ) ) 
// # ( !\regs[4][18]~q  & ( !\regs[5][18]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[6][18]~q ))) # (inst_FE[4] & (\regs[7][18]~q )))) ) ) )

	.dataa(!\regs[7][18]~q ),
	.datab(!\regs[6][18]~q ),
	.datac(!inst_FE[5]),
	.datad(!inst_FE[4]),
	.datae(!\regs[4][18]~q ),
	.dataf(!\regs[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N54
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[0][18]~q  & ( \regs[3][18]~q  & ( (!inst_FE[5] & (((!inst_FE[4])) # (\regs[1][18]~q ))) # (inst_FE[5] & (((inst_FE[4]) # (\regs[2][18]~q )))) ) ) ) # ( !\regs[0][18]~q  & ( \regs[3][18]~q  & ( (!inst_FE[5] & (\regs[1][18]~q  & 
// ((inst_FE[4])))) # (inst_FE[5] & (((inst_FE[4]) # (\regs[2][18]~q )))) ) ) ) # ( \regs[0][18]~q  & ( !\regs[3][18]~q  & ( (!inst_FE[5] & (((!inst_FE[4])) # (\regs[1][18]~q ))) # (inst_FE[5] & (((\regs[2][18]~q  & !inst_FE[4])))) ) ) ) # ( !\regs[0][18]~q  
// & ( !\regs[3][18]~q  & ( (!inst_FE[5] & (\regs[1][18]~q  & ((inst_FE[4])))) # (inst_FE[5] & (((\regs[2][18]~q  & !inst_FE[4])))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[1][18]~q ),
	.datac(!\regs[2][18]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[0][18]~q ),
	.dataf(!\regs[3][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N19
dffeas \regs[11][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N48
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( inst_FE[5] & ( \regs[8][18]~q  & ( (!inst_FE[4] & (\regs[10][18]~q )) # (inst_FE[4] & ((\regs[11][18]~q ))) ) ) ) # ( !inst_FE[5] & ( \regs[8][18]~q  & ( (!inst_FE[4]) # (\regs[9][18]~q ) ) ) ) # ( inst_FE[5] & ( !\regs[8][18]~q  & ( 
// (!inst_FE[4] & (\regs[10][18]~q )) # (inst_FE[4] & ((\regs[11][18]~q ))) ) ) ) # ( !inst_FE[5] & ( !\regs[8][18]~q  & ( (inst_FE[4] & \regs[9][18]~q ) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[10][18]~q ),
	.datac(!\regs[11][18]~q ),
	.datad(!\regs[9][18]~q ),
	.datae(!inst_FE[5]),
	.dataf(!\regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N21
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~0_combout  & ( \Mux13~2_combout  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\Mux13~1_combout ))) # (inst_FE[7] & (\Mux13~3_combout ))) ) ) ) # ( !\Mux13~0_combout  & ( \Mux13~2_combout  & ( (!inst_FE[6] & (((inst_FE[7])))) # 
// (inst_FE[6] & ((!inst_FE[7] & ((\Mux13~1_combout ))) # (inst_FE[7] & (\Mux13~3_combout )))) ) ) ) # ( \Mux13~0_combout  & ( !\Mux13~2_combout  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & ((\Mux13~1_combout ))) # (inst_FE[7] & 
// (\Mux13~3_combout )))) ) ) ) # ( !\Mux13~0_combout  & ( !\Mux13~2_combout  & ( (inst_FE[6] & ((!inst_FE[7] & ((\Mux13~1_combout ))) # (inst_FE[7] & (\Mux13~3_combout )))) ) ) )

	.dataa(!\Mux13~3_combout ),
	.datab(!inst_FE[6]),
	.datac(!\Mux13~1_combout ),
	.datad(!inst_FE[7]),
	.datae(!\Mux13~0_combout ),
	.dataf(!\Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N22
dffeas \regval1_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[18] .is_wysiwyg = "true";
defparam \regval1_ID[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( regval1_ID[18] & ( regval1_ID[17] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & ((regval1_ID[19]))) # (regval2_ID[0] & (regval1_ID[20]))) ) ) ) # ( !regval1_ID[18] & ( regval1_ID[17] & ( (!regval2_ID[1] & (((!regval2_ID[0])))) # 
// (regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[19]))) # (regval2_ID[0] & (regval1_ID[20])))) ) ) ) # ( regval1_ID[18] & ( !regval1_ID[17] & ( (!regval2_ID[1] & (((regval2_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[19]))) # 
// (regval2_ID[0] & (regval1_ID[20])))) ) ) ) # ( !regval1_ID[18] & ( !regval1_ID[17] & ( (regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[19]))) # (regval2_ID[0] & (regval1_ID[20])))) ) ) )

	.dataa(!regval1_ID[20]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[19]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[18]),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( regval1_ID[23] & ( regval1_ID[22] & ( (!regval2_ID[0] & (((regval1_ID[21])) # (regval2_ID[1]))) # (regval2_ID[0] & ((!regval2_ID[1]) # ((\regval1_ID[24]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[23] & ( regval1_ID[22] & ( 
// (!regval2_ID[0] & (!regval2_ID[1] & (regval1_ID[21]))) # (regval2_ID[0] & ((!regval2_ID[1]) # ((\regval1_ID[24]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[23] & ( !regval1_ID[22] & ( (!regval2_ID[0] & (((regval1_ID[21])) # (regval2_ID[1]))) # (regval2_ID[0] & 
// (regval2_ID[1] & ((\regval1_ID[24]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[23] & ( !regval1_ID[22] & ( (!regval2_ID[0] & (!regval2_ID[1] & (regval1_ID[21]))) # (regval2_ID[0] & (regval2_ID[1] & ((\regval1_ID[24]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[21]),
	.datad(!\regval1_ID[24]~DUPLICATE_q ),
	.datae(!regval1_ID[23]),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~35_combout  & ( \ShiftRight0~41_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~40_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~36_combout ))) # (\regval2_ID[2]~DUPLICATE_q ) ) ) ) # ( 
// !\ShiftRight0~35_combout  & ( \ShiftRight0~41_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~40_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & 
// (((!\regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~35_combout  & ( !\ShiftRight0~41_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~40_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & 
// (\ShiftRight0~36_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (((\regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~35_combout  & ( !\ShiftRight0~41_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & 
// ((\ShiftRight0~40_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N51
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~26_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q ) # ((\ShiftLeft0~13_combout )))) # (regval2_ID[2] & (((\ShiftLeft0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q ))) ) ) ) # 
// ( !\ShiftLeft0~14_combout  & ( \ShiftLeft0~26_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q ) # ((\ShiftLeft0~13_combout )))) # (regval2_ID[2] & (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout ))) ) ) ) # ( \ShiftLeft0~14_combout  & 
// ( !\ShiftLeft0~26_combout  & ( (!regval2_ID[2] & (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~13_combout )))) # (regval2_ID[2] & (((\ShiftLeft0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~26_combout  
// & ( (!regval2_ID[2] & (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~13_combout )))) # (regval2_ID[2] & (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout ))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h042615378CAE9DBF;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N6
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftLeft0~59_combout  & ( (!regval2_ID[4] & (((\ShiftRight0~50_combout )) # (op2_ID[0]))) # (regval2_ID[4] & (op2_ID[0] & (\ShiftLeft0~15_combout ))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( 
// \ShiftLeft0~59_combout  & ( (!regval2_ID[4] & ((\ShiftRight0~50_combout ) # (op2_ID[0]))) ) ) ) # ( \ShiftLeft0~6_combout  & ( !\ShiftLeft0~59_combout  & ( (!regval2_ID[4] & (!op2_ID[0] & ((\ShiftRight0~50_combout )))) # (regval2_ID[4] & (op2_ID[0] & 
// (\ShiftLeft0~15_combout ))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( !\ShiftLeft0~59_combout  & ( (!regval2_ID[4] & (!op2_ID[0] & \ShiftRight0~50_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftRight0~50_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0088018922AA23AB;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \aluout_EX_r[17]~210 (
// Equation(s):
// \aluout_EX_r[17]~210_combout  = ( \aluout_EX_r[20]~113_combout  & ( \Selector15~0_combout  & ( (!op2_ID[3] $ (!regval2_ID[17] $ (\regval1_ID[17]~DUPLICATE_q ))) # (\aluout_EX_r[6]~18_combout ) ) ) ) # ( !\aluout_EX_r[20]~113_combout  & ( 
// \Selector15~0_combout  & ( \aluout_EX_r[6]~18_combout  ) ) ) # ( \aluout_EX_r[20]~113_combout  & ( !\Selector15~0_combout  & ( !op2_ID[3] $ (!regval2_ID[17] $ (\regval1_ID[17]~DUPLICATE_q )) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!regval2_ID[17]),
	.datac(!\aluout_EX_r[6]~18_combout ),
	.datad(!\regval1_ID[17]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[20]~113_combout ),
	.dataf(!\Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~210 .extended_lut = "off";
defparam \aluout_EX_r[17]~210 .lut_mask = 64'h000066990F0F6F9F;
defparam \aluout_EX_r[17]~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N32
dffeas \PC_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[17] .is_wysiwyg = "true";
defparam \PC_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \aluout_EX_r[17]~141 (
// Equation(s):
// \aluout_EX_r[17]~141_combout  = ( \aluout_EX_r[20]~12_combout  & ( (!\Equal11~0_combout  & (((\Equal12~0_combout  & PC_ID[17])) # (regval1_ID[17]))) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (!\Equal11~0_combout  & (\Equal12~0_combout  & PC_ID[17])) ) )

	.dataa(!regval1_ID[17]),
	.datab(!\Equal11~0_combout ),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[17]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~141 .extended_lut = "off";
defparam \aluout_EX_r[17]~141 .lut_mask = 64'h000C000C444C444C;
defparam \aluout_EX_r[17]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N42
cyclonev_lcell_comb \aluout_EX_r[17]~212 (
// Equation(s):
// \aluout_EX_r[17]~212_combout  = ( !\aluout_EX_r[16]~118_combout  & ( !\aluout_EX_r[17]~141_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_EX_r[16]~118_combout ),
	.dataf(!\aluout_EX_r[17]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~212 .extended_lut = "off";
defparam \aluout_EX_r[17]~212 .lut_mask = 64'hFFFF000000000000;
defparam \aluout_EX_r[17]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \aluout_EX_r[17]~140 (
// Equation(s):
// \aluout_EX_r[17]~140_combout  = ( regval2_ID[17] & ( \regval1_ID[17]~DUPLICATE_q  & ( (op2_ID[2] & !op2_ID[3]) ) ) ) # ( !regval2_ID[17] & ( \regval1_ID[17]~DUPLICATE_q  & ( (op2_ID[2] & (!op2_ID[0] $ (!op2_ID[3]))) ) ) ) # ( regval2_ID[17] & ( 
// !\regval1_ID[17]~DUPLICATE_q  & ( (op2_ID[2] & (!op2_ID[0] $ (!op2_ID[3]))) ) ) ) # ( !regval2_ID[17] & ( !\regval1_ID[17]~DUPLICATE_q  & ( (op2_ID[2] & op2_ID[3]) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(!regval2_ID[17]),
	.dataf(!\regval1_ID[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~140 .extended_lut = "off";
defparam \aluout_EX_r[17]~140 .lut_mask = 64'h0505141414145050;
defparam \aluout_EX_r[17]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N15
cyclonev_lcell_comb \aluout_EX_r[17]~211 (
// Equation(s):
// \aluout_EX_r[17]~211_combout  = ( \Add1~105_sumout  & ( !\aluout_EX_r[17]~210_combout  & ( (!\aluout_EX_r[17]~140_combout  & (!\aluout_EX_r[17]~141_combout  & ((!\Selector16~0_combout ) # (op2_ID[3])))) ) ) ) # ( !\Add1~105_sumout  & ( 
// !\aluout_EX_r[17]~210_combout  & ( (!\aluout_EX_r[17]~140_combout  & !\aluout_EX_r[17]~141_combout ) ) ) )

	.dataa(!\aluout_EX_r[17]~140_combout ),
	.datab(!\aluout_EX_r[17]~141_combout ),
	.datac(!\Selector16~0_combout ),
	.datad(!op2_ID[3]),
	.datae(!\Add1~105_sumout ),
	.dataf(!\aluout_EX_r[17]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~211 .extended_lut = "off";
defparam \aluout_EX_r[17]~211 .lut_mask = 64'h8888808800000000;
defparam \aluout_EX_r[17]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[17]~142 (
// Equation(s):
// \aluout_EX_r[17]~142_combout  = ( \Selector16~0_combout  & ( \aluout_EX_r[17]~211_combout  & ( ((op2_ID[3] & (\Add2~105_sumout  & !\aluout_EX_r[17]~212_combout ))) # (\aluout_EX_r[17]~210_combout ) ) ) ) # ( !\Selector16~0_combout  & ( 
// \aluout_EX_r[17]~211_combout  & ( \aluout_EX_r[17]~210_combout  ) ) ) # ( \Selector16~0_combout  & ( !\aluout_EX_r[17]~211_combout  & ( (!\aluout_EX_r[17]~212_combout ) # (\aluout_EX_r[17]~210_combout ) ) ) ) # ( !\Selector16~0_combout  & ( 
// !\aluout_EX_r[17]~211_combout  & ( (!\aluout_EX_r[17]~212_combout ) # (\aluout_EX_r[17]~210_combout ) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[17]~210_combout ),
	.datac(!\Add2~105_sumout ),
	.datad(!\aluout_EX_r[17]~212_combout ),
	.datae(!\Selector16~0_combout ),
	.dataf(!\aluout_EX_r[17]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~142 .extended_lut = "off";
defparam \aluout_EX_r[17]~142 .lut_mask = 64'hFF33FF3333333733;
defparam \aluout_EX_r[17]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y12_N7
dffeas \aluout_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~142_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17] .is_wysiwyg = "true";
defparam \aluout_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N49
dffeas \regval_MEM[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[17]~53_combout ),
	.asdata(aluout_EX[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[17] .is_wysiwyg = "true";
defparam \regval_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N43
dffeas \regs[14][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N2
dffeas \regs[10][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[10][17]~q  & ( \regs[6][17]~q  & ( (!inst_FE[6] & (((inst_FE[7]) # (\regs[2][17]~q )))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( \regs[6][17]~q  & ( (!inst_FE[6] & 
// (((\regs[2][17]~q  & !inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][17]~q ))) ) ) ) # ( \regs[10][17]~q  & ( !\regs[6][17]~q  & ( (!inst_FE[6] & (((inst_FE[7]) # (\regs[2][17]~q )))) # (inst_FE[6] & (\regs[14][17]~q  & ((inst_FE[7])))) ) ) 
// ) # ( !\regs[10][17]~q  & ( !\regs[6][17]~q  & ( (!inst_FE[6] & (((\regs[2][17]~q  & !inst_FE[7])))) # (inst_FE[6] & (\regs[14][17]~q  & ((inst_FE[7])))) ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[2][17]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[10][17]~q ),
	.dataf(!\regs[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \regs[1][17]~q  & ( inst_FE[6] & ( (!inst_FE[7] & (\regs[5][17]~q )) # (inst_FE[7] & ((\regs[13][17]~q ))) ) ) ) # ( !\regs[1][17]~q  & ( inst_FE[6] & ( (!inst_FE[7] & (\regs[5][17]~q )) # (inst_FE[7] & ((\regs[13][17]~q ))) ) ) ) # 
// ( \regs[1][17]~q  & ( !inst_FE[6] & ( (!inst_FE[7]) # (\regs[9][17]~q ) ) ) ) # ( !\regs[1][17]~q  & ( !inst_FE[6] & ( (inst_FE[7] & \regs[9][17]~q ) ) ) )

	.dataa(!\regs[5][17]~q ),
	.datab(!\regs[13][17]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[9][17]~q ),
	.datae(!\regs[1][17]~q ),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N45
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[12][17]~q  & ( \regs[8][17]~q  & ( ((!inst_FE[6] & ((\regs[0][17]~q ))) # (inst_FE[6] & (\regs[4][17]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[12][17]~q  & ( \regs[8][17]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][17]~q ))) 
// # (inst_FE[6] & (\regs[4][17]~q )))) # (inst_FE[7] & (!inst_FE[6])) ) ) ) # ( \regs[12][17]~q  & ( !\regs[8][17]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][17]~q ))) # (inst_FE[6] & (\regs[4][17]~q )))) # (inst_FE[7] & (inst_FE[6])) ) ) ) # ( 
// !\regs[12][17]~q  & ( !\regs[8][17]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][17]~q ))) # (inst_FE[6] & (\regs[4][17]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\regs[4][17]~q ),
	.datad(!\regs[0][17]~q ),
	.datae(!\regs[12][17]~q ),
	.dataf(!\regs[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N30
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \regs[11][17]~q  & ( \regs[7][17]~q  & ( (!inst_FE[7] & (((inst_FE[6])) # (\regs[3][17]~q ))) # (inst_FE[7] & (((!inst_FE[6]) # (\regs[15][17]~q )))) ) ) ) # ( !\regs[11][17]~q  & ( \regs[7][17]~q  & ( (!inst_FE[7] & (((inst_FE[6])) 
// # (\regs[3][17]~q ))) # (inst_FE[7] & (((\regs[15][17]~q  & inst_FE[6])))) ) ) ) # ( \regs[11][17]~q  & ( !\regs[7][17]~q  & ( (!inst_FE[7] & (\regs[3][17]~q  & ((!inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6]) # (\regs[15][17]~q )))) ) ) ) # ( 
// !\regs[11][17]~q  & ( !\regs[7][17]~q  & ( (!inst_FE[7] & (\regs[3][17]~q  & ((!inst_FE[6])))) # (inst_FE[7] & (((\regs[15][17]~q  & inst_FE[6])))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[3][17]~q ),
	.datac(!\regs[15][17]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[11][17]~q ),
	.dataf(!\regs[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( inst_FE[4] & ( \Mux14~3_combout  & ( (\Mux14~1_combout ) # (inst_FE[5]) ) ) ) # ( !inst_FE[4] & ( \Mux14~3_combout  & ( (!inst_FE[5] & ((\Mux14~0_combout ))) # (inst_FE[5] & (\Mux14~2_combout )) ) ) ) # ( inst_FE[4] & ( 
// !\Mux14~3_combout  & ( (!inst_FE[5] & \Mux14~1_combout ) ) ) ) # ( !inst_FE[4] & ( !\Mux14~3_combout  & ( (!inst_FE[5] & ((\Mux14~0_combout ))) # (inst_FE[5] & (\Mux14~2_combout )) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\Mux14~2_combout ),
	.datac(!\Mux14~1_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(!inst_FE[4]),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N44
dffeas \regval1_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[17] .is_wysiwyg = "true";
defparam \regval1_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N33
cyclonev_lcell_comb \PC_FE~48 (
// Equation(s):
// \PC_FE~48_combout  = (!ctrlsig_ID[3] & (regval1_ID[17])) # (ctrlsig_ID[3] & ((PC_ID[17])))

	.dataa(!regval1_ID[17]),
	.datab(gnd),
	.datac(!PC_ID[17]),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~48 .extended_lut = "off";
defparam \PC_FE~48 .lut_mask = 64'h550F550F550F550F;
defparam \PC_FE~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC_FE[17] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( PC_FE[17] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \PC_FE~49 (
// Equation(s):
// \PC_FE~49_combout  = ( PC_FE[17] & ( \mispred_EX_w~combout  & ( \PC_FE~48_combout  ) ) ) # ( !PC_FE[17] & ( \mispred_EX_w~combout  & ( \PC_FE~48_combout  ) ) ) # ( PC_FE[17] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~11_combout ) # (\Add0~97_sumout )) 
// # (\stall_pipe~8_combout ) ) ) ) # ( !PC_FE[17] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~8_combout  & (\Add0~97_sumout  & !\stall_pipe~11_combout )) ) ) )

	.dataa(!\PC_FE~48_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\Add0~97_sumout ),
	.datad(!\stall_pipe~11_combout ),
	.datae(!PC_FE[17]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~49 .extended_lut = "off";
defparam \PC_FE~49 .lut_mask = 64'h0C003FFF55555555;
defparam \PC_FE~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N44
dffeas \PC_FE[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[17] .is_wysiwyg = "true";
defparam \PC_FE[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC_FE[18] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( PC_FE[18] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(!PC_FE[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N15
cyclonev_lcell_comb \PC_FE~46 (
// Equation(s):
// \PC_FE~46_combout  = (!ctrlsig_ID[3] & (regval1_ID[18])) # (ctrlsig_ID[3] & ((PC_ID[18])))

	.dataa(gnd),
	.datab(!regval1_ID[18]),
	.datac(!PC_ID[18]),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~46 .extended_lut = "off";
defparam \PC_FE~46 .lut_mask = 64'h330F330F330F330F;
defparam \PC_FE~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \PC_FE~47 (
// Equation(s):
// \PC_FE~47_combout  = ( PC_FE[18] & ( \mispred_EX_w~combout  & ( \PC_FE~46_combout  ) ) ) # ( !PC_FE[18] & ( \mispred_EX_w~combout  & ( \PC_FE~46_combout  ) ) ) # ( PC_FE[18] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # 
// (\stall_pipe~11_combout )) # (\Add0~93_sumout ) ) ) ) # ( !PC_FE[18] & ( !\mispred_EX_w~combout  & ( (\Add0~93_sumout  & (!\stall_pipe~11_combout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\PC_FE~46_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[18]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~47 .extended_lut = "off";
defparam \PC_FE~47 .lut_mask = 64'h50005FFF33333333;
defparam \PC_FE~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N26
dffeas \PC_FE[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[18] .is_wysiwyg = "true";
defparam \PC_FE[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N51
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \PC_FE[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( \PC_FE[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_FE[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N21
cyclonev_lcell_comb \PC_FE~44 (
// Equation(s):
// \PC_FE~44_combout  = ( PC_ID[19] & ( (ctrlsig_ID[3]) # (\regval1_ID[19]~DUPLICATE_q ) ) ) # ( !PC_ID[19] & ( (\regval1_ID[19]~DUPLICATE_q  & !ctrlsig_ID[3]) ) )

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~44 .extended_lut = "off";
defparam \PC_FE~44 .lut_mask = 64'h505050505F5F5F5F;
defparam \PC_FE~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \PC_FE~45 (
// Equation(s):
// \PC_FE~45_combout  = ( PC_FE[19] & ( \mispred_EX_w~combout  & ( \PC_FE~44_combout  ) ) ) # ( !PC_FE[19] & ( \mispred_EX_w~combout  & ( \PC_FE~44_combout  ) ) ) # ( PC_FE[19] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~11_combout ) # 
// (\stall_pipe~8_combout )) # (\Add0~89_sumout ) ) ) ) # ( !PC_FE[19] & ( !\mispred_EX_w~combout  & ( (\Add0~89_sumout  & (!\stall_pipe~8_combout  & !\stall_pipe~11_combout )) ) ) )

	.dataa(!\Add0~89_sumout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\PC_FE~44_combout ),
	.datad(!\stall_pipe~11_combout ),
	.datae(!PC_FE[19]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~45 .extended_lut = "off";
defparam \PC_FE~45 .lut_mask = 64'h440077FF0F0F0F0F;
defparam \PC_FE~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N7
dffeas \PC_FE[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[19] .is_wysiwyg = "true";
defparam \PC_FE[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N20
dffeas \PC_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[19] .is_wysiwyg = "true";
defparam \PC_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \aluout_EX_r[19]~135 (
// Equation(s):
// \aluout_EX_r[19]~135_combout  = ( !\Equal11~0_combout  & ( (!\regval1_ID[19]~DUPLICATE_q  & (((\Equal12~0_combout  & PC_ID[19])))) # (\regval1_ID[19]~DUPLICATE_q  & (((\Equal12~0_combout  & PC_ID[19])) # (\aluout_EX_r[20]~12_combout ))) ) )

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[19]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~135 .extended_lut = "off";
defparam \aluout_EX_r[19]~135 .lut_mask = 64'h111F111F00000000;
defparam \aluout_EX_r[19]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N21
cyclonev_lcell_comb \aluout_EX_r[19]~206 (
// Equation(s):
// \aluout_EX_r[19]~206_combout  = (!\aluout_EX_r[19]~135_combout  & !\aluout_EX_r[16]~118_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[19]~135_combout ),
	.datad(!\aluout_EX_r[16]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~206 .extended_lut = "off";
defparam \aluout_EX_r[19]~206 .lut_mask = 64'hF000F000F000F000;
defparam \aluout_EX_r[19]~206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( regval1_ID[22] & ( regval1_ID[20] & ( ((!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[21])))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[22] & ( 
// regval1_ID[20] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[21])))) ) ) ) # ( regval1_ID[22] & ( !regval1_ID[20] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q  & (!\regval2_ID[0]~DUPLICATE_q ))) # (\regval2_ID[1]~DUPLICATE_q  & (((regval1_ID[21]) # (\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[22] & ( !regval1_ID[20] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[21]))))) ) ) )

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[22]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( \regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( 
// \regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[23]~DUPLICATE_q  & ( !\regval2_ID[1]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q ) 
// # (regval1_ID[24]) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( !\regval2_ID[1]~DUPLICATE_q  & ( (regval1_ID[24] & \regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[25]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!\regval2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h0055FF55330F330F;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N30
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( regval2_ID[2] & ( \regval2_ID[3]~DUPLICATE_q  & ( \ShiftRight0~0_combout  ) ) ) # ( !regval2_ID[2] & ( \regval2_ID[3]~DUPLICATE_q  & ( \ShiftRight0~2_combout  ) ) ) # ( regval2_ID[2] & ( !\regval2_ID[3]~DUPLICATE_q  & ( 
// \ShiftRight0~1_combout  ) ) ) # ( !regval2_ID[2] & ( !\regval2_ID[3]~DUPLICATE_q  & ( \ShiftRight0~7_combout  ) ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\ShiftRight0~7_combout ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~2_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\regval2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N45
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~8_combout  & ( \ShiftLeft0~37_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((\regval2_ID[3]~DUPLICATE_q )) # (\ShiftLeft0~36_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (((!\regval2_ID[3]~DUPLICATE_q ) # 
// (\ShiftLeft0~1_combout )))) ) ) ) # ( !\ShiftLeft0~8_combout  & ( \ShiftLeft0~37_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftLeft0~36_combout  & ((!\regval2_ID[3]~DUPLICATE_q )))) # (\regval2_ID[2]~DUPLICATE_q  & (((!\regval2_ID[3]~DUPLICATE_q ) # 
// (\ShiftLeft0~1_combout )))) ) ) ) # ( \ShiftLeft0~8_combout  & ( !\ShiftLeft0~37_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((\regval2_ID[3]~DUPLICATE_q )) # (\ShiftLeft0~36_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (((\ShiftLeft0~1_combout  & 
// \regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~8_combout  & ( !\ShiftLeft0~37_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftLeft0~36_combout  & ((!\regval2_ID[3]~DUPLICATE_q )))) # (\regval2_ID[2]~DUPLICATE_q  & (((\ShiftLeft0~1_combout  & 
// \regval2_ID[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~36_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~8_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h220522AF770577AF;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( op2_ID[0] & ( \ShiftLeft0~57_combout  & ( (!regval2_ID[4]) # ((\ShiftLeft0~6_combout  & \ShiftLeft0~0_combout )) ) ) ) # ( !op2_ID[0] & ( \ShiftLeft0~57_combout  & ( (\ShiftRight0~18_combout  & !regval2_ID[4]) ) ) ) # ( 
// op2_ID[0] & ( !\ShiftLeft0~57_combout  & ( (\ShiftLeft0~6_combout  & (regval2_ID[4] & \ShiftLeft0~0_combout )) ) ) ) # ( !op2_ID[0] & ( !\ShiftLeft0~57_combout  & ( (\ShiftRight0~18_combout  & !regval2_ID[4]) ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h505000035050F0F3;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[19]~204 (
// Equation(s):
// \aluout_EX_r[19]~204_combout  = ( \aluout_EX_r[6]~18_combout  & ( \Selector13~0_combout  ) ) # ( !\aluout_EX_r[6]~18_combout  & ( \Selector13~0_combout  & ( (\aluout_EX_r[20]~113_combout  & (!op2_ID[3] $ (!\regval1_ID[19]~DUPLICATE_q  $ 
// (\regval2_ID[19]~DUPLICATE_q )))) ) ) ) # ( \aluout_EX_r[6]~18_combout  & ( !\Selector13~0_combout  & ( (\aluout_EX_r[20]~113_combout  & (!op2_ID[3] $ (!\regval1_ID[19]~DUPLICATE_q  $ (\regval2_ID[19]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[6]~18_combout 
//  & ( !\Selector13~0_combout  & ( (\aluout_EX_r[20]~113_combout  & (!op2_ID[3] $ (!\regval1_ID[19]~DUPLICATE_q  $ (\regval2_ID[19]~DUPLICATE_q )))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!\regval2_ID[19]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[20]~113_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~204 .extended_lut = "off";
defparam \aluout_EX_r[19]~204 .lut_mask = 64'h006900690069FFFF;
defparam \aluout_EX_r[19]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[19]~134 (
// Equation(s):
// \aluout_EX_r[19]~134_combout  = ( \regval1_ID[19]~DUPLICATE_q  & ( (op2_ID[2] & (!op2_ID[3] $ (((!op2_ID[0] & !\regval2_ID[19]~DUPLICATE_q ))))) ) ) # ( !\regval1_ID[19]~DUPLICATE_q  & ( (op2_ID[2] & (!op2_ID[3] $ (((!op2_ID[0]) # 
// (!\regval2_ID[19]~DUPLICATE_q ))))) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[3]),
	.datac(!op2_ID[0]),
	.datad(!\regval2_ID[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_ID[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~134 .extended_lut = "off";
defparam \aluout_EX_r[19]~134 .lut_mask = 64'h1114111414441444;
defparam \aluout_EX_r[19]~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N13
dffeas \regval2_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux44~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[19] .is_wysiwyg = "true";
defparam \regval2_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( \regval1_ID[19]~DUPLICATE_q  ) + ( regval2_ID[19] ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( \regval1_ID[19]~DUPLICATE_q  ) + ( regval2_ID[19] ) + ( \Add1~102  ))

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[19]~205 (
// Equation(s):
// \aluout_EX_r[19]~205_combout  = ( \Selector16~0_combout  & ( \Add1~97_sumout  & ( (!\aluout_EX_r[19]~204_combout  & (op2_ID[3] & (!\aluout_EX_r[19]~134_combout  & !\aluout_EX_r[19]~135_combout ))) ) ) ) # ( !\Selector16~0_combout  & ( \Add1~97_sumout  & ( 
// (!\aluout_EX_r[19]~204_combout  & (!\aluout_EX_r[19]~134_combout  & !\aluout_EX_r[19]~135_combout )) ) ) ) # ( \Selector16~0_combout  & ( !\Add1~97_sumout  & ( (!\aluout_EX_r[19]~204_combout  & (!\aluout_EX_r[19]~134_combout  & 
// !\aluout_EX_r[19]~135_combout )) ) ) ) # ( !\Selector16~0_combout  & ( !\Add1~97_sumout  & ( (!\aluout_EX_r[19]~204_combout  & (!\aluout_EX_r[19]~134_combout  & !\aluout_EX_r[19]~135_combout )) ) ) )

	.dataa(!\aluout_EX_r[19]~204_combout ),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[19]~134_combout ),
	.datad(!\aluout_EX_r[19]~135_combout ),
	.datae(!\Selector16~0_combout ),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~205 .extended_lut = "off";
defparam \aluout_EX_r[19]~205 .lut_mask = 64'hA000A000A0002000;
defparam \aluout_EX_r[19]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[19]~136 (
// Equation(s):
// \aluout_EX_r[19]~136_combout  = ( \aluout_EX_r[19]~204_combout  & ( \aluout_EX_r[19]~205_combout  ) ) # ( !\aluout_EX_r[19]~204_combout  & ( \aluout_EX_r[19]~205_combout  & ( (\Selector16~0_combout  & (op2_ID[3] & (!\aluout_EX_r[19]~206_combout  & 
// \Add2~97_sumout ))) ) ) ) # ( \aluout_EX_r[19]~204_combout  & ( !\aluout_EX_r[19]~205_combout  ) ) # ( !\aluout_EX_r[19]~204_combout  & ( !\aluout_EX_r[19]~205_combout  & ( !\aluout_EX_r[19]~206_combout  ) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[19]~206_combout ),
	.datad(!\Add2~97_sumout ),
	.datae(!\aluout_EX_r[19]~204_combout ),
	.dataf(!\aluout_EX_r[19]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~136 .extended_lut = "off";
defparam \aluout_EX_r[19]~136 .lut_mask = 64'hF0F0FFFF0010FFFF;
defparam \aluout_EX_r[19]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N55
dffeas \aluout_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~136_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19] .is_wysiwyg = "true";
defparam \aluout_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N7
dffeas \regval_MEM[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[19]~57_combout ),
	.asdata(aluout_EX[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[19] .is_wysiwyg = "true";
defparam \regval_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \regs[6][19]~feeder (
// Equation(s):
// \regs[6][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][19]~feeder .extended_lut = "off";
defparam \regs[6][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N55
dffeas \regs[6][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N44
dffeas \regs[14][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N50
dffeas \regs[10][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \regs[2][19]~feeder (
// Equation(s):
// \regs[2][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][19]~feeder .extended_lut = "off";
defparam \regs[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N13
dffeas \regs[2][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N45
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[2][19]~q  & ( inst_FE[2] & ( (!inst_FE[3] & (\regs[6][19]~q )) # (inst_FE[3] & ((\regs[14][19]~q ))) ) ) ) # ( !\regs[2][19]~q  & ( inst_FE[2] & ( (!inst_FE[3] & (\regs[6][19]~q )) # (inst_FE[3] & ((\regs[14][19]~q ))) ) ) ) # 
// ( \regs[2][19]~q  & ( !inst_FE[2] & ( (!inst_FE[3]) # (\regs[10][19]~q ) ) ) ) # ( !\regs[2][19]~q  & ( !inst_FE[2] & ( (inst_FE[3] & \regs[10][19]~q ) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[6][19]~q ),
	.datac(!\regs[14][19]~q ),
	.datad(!\regs[10][19]~q ),
	.datae(!\regs[2][19]~q ),
	.dataf(!inst_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N12
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \Mux44~1_combout  & ( \Mux44~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\Mux44~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\Mux44~3_combout )))) ) ) ) # ( 
// !\Mux44~1_combout  & ( \Mux44~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (\Mux44~0_combout  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\Mux44~3_combout )))) ) ) ) # ( \Mux44~1_combout  & ( 
// !\Mux44~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\Mux44~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \Mux44~3_combout )))) ) ) ) # ( !\Mux44~1_combout  & ( !\Mux44~2_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\Mux44~0_combout  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \Mux44~3_combout )))) ) ) )

	.dataa(!\Mux44~0_combout ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux44~3_combout ),
	.datae(!\Mux44~1_combout ),
	.dataf(!\Mux44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N14
dffeas \regval2_ID[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux44~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \regval2_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[19] .is_wysiwyg = "true";
defparam \regval2_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N38
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y11_N35
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011210090022020022020022020030498202041890000000000005000";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N33
cyclonev_lcell_comb \rd_val_MEM_w[19]~56 (
// Equation(s):
// \rd_val_MEM_w[19]~56_combout  = ( \dmem~20_q  & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( !\dmem~20_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( \dmem~20_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( !\dmem~20_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\dmem~20_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~56 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~56 .lut_mask = 64'h0005AAAF5055FAFF;
defparam \rd_val_MEM_w[19]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N25
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N6
cyclonev_lcell_comb \rd_val_MEM_w[19]~57 (
// Equation(s):
// \rd_val_MEM_w[19]~57_combout  = ( \rd_val_MEM_w[19]~56_combout  & ( dmem_rtl_0_bypass[68] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[67]))) ) ) ) # ( !\rd_val_MEM_w[19]~56_combout  & ( dmem_rtl_0_bypass[68] & ( 
// (!\Equal19~6_combout  & (\dmem~42_combout  & dmem_rtl_0_bypass[67])) ) ) ) # ( \rd_val_MEM_w[19]~56_combout  & ( !dmem_rtl_0_bypass[68] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[67]) ) ) ) # ( !\rd_val_MEM_w[19]~56_combout  & ( !dmem_rtl_0_bypass[68] 
// & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[67]) ) ) )

	.dataa(!\Equal19~6_combout ),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[67]),
	.datad(gnd),
	.datae(!\rd_val_MEM_w[19]~56_combout ),
	.dataf(!dmem_rtl_0_bypass[68]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~57 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~57 .lut_mask = 64'h0A0A0A0A02028A8A;
defparam \rd_val_MEM_w[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N8
dffeas \regval_MEM[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[19]~57_combout ),
	.asdata(aluout_EX[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \regs[4][19]~feeder (
// Equation(s):
// \regs[4][19]~feeder_combout  = ( \regval_MEM[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][19]~feeder .extended_lut = "off";
defparam \regs[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N4
dffeas \regs[4][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[12][19]~q  & ( \regs[8][19]~q  & ( ((!inst_FE[6] & ((\regs[0][19]~q ))) # (inst_FE[6] & (\regs[4][19]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[12][19]~q  & ( \regs[8][19]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][19]~q ))) 
// # (inst_FE[6] & (\regs[4][19]~q )))) # (inst_FE[7] & (!inst_FE[6])) ) ) ) # ( \regs[12][19]~q  & ( !\regs[8][19]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][19]~q ))) # (inst_FE[6] & (\regs[4][19]~q )))) # (inst_FE[7] & (inst_FE[6])) ) ) ) # ( 
// !\regs[12][19]~q  & ( !\regs[8][19]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][19]~q ))) # (inst_FE[6] & (\regs[4][19]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\regs[4][19]~q ),
	.datad(!\regs[0][19]~q ),
	.datae(!\regs[12][19]~q ),
	.dataf(!\regs[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[11][19]~q  & ( \regs[3][19]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[7][19]~q )) # (inst_FE[7] & ((\regs[15][19]~q )))) ) ) ) # ( !\regs[11][19]~q  & ( \regs[3][19]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & (\regs[7][19]~q )) # (inst_FE[7] & ((\regs[15][19]~q ))))) ) ) ) # ( \regs[11][19]~q  & ( !\regs[3][19]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & (\regs[7][19]~q )) # (inst_FE[7] & ((\regs[15][19]~q ))))) ) ) 
// ) # ( !\regs[11][19]~q  & ( !\regs[3][19]~q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[7][19]~q )) # (inst_FE[7] & ((\regs[15][19]~q ))))) ) ) )

	.dataa(!\regs[7][19]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[15][19]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[11][19]~q ),
	.dataf(!\regs[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N3
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \regs[13][19]~q  & ( \regs[9][19]~q  & ( ((!inst_FE[6] & (\regs[1][19]~q )) # (inst_FE[6] & ((\regs[5][19]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[13][19]~q  & ( \regs[9][19]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][19]~q )) # 
// (inst_FE[6] & ((\regs[5][19]~q ))))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( \regs[13][19]~q  & ( !\regs[9][19]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][19]~q )) # (inst_FE[6] & ((\regs[5][19]~q ))))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # 
// ( !\regs[13][19]~q  & ( !\regs[9][19]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[1][19]~q )) # (inst_FE[6] & ((\regs[5][19]~q ))))) ) ) )

	.dataa(!\regs[1][19]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[5][19]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[13][19]~q ),
	.dataf(!\regs[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h440C443F770C773F;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N51
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[6][19]~q  & ( \regs[10][19]~q  & ( (!inst_FE[6] & (((\regs[2][19]~q ) # (inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][19]~q ))) ) ) ) # ( !\regs[6][19]~q  & ( \regs[10][19]~q  & ( (!inst_FE[6] & 
// (((\regs[2][19]~q ) # (inst_FE[7])))) # (inst_FE[6] & (\regs[14][19]~q  & (inst_FE[7]))) ) ) ) # ( \regs[6][19]~q  & ( !\regs[10][19]~q  & ( (!inst_FE[6] & (((!inst_FE[7] & \regs[2][19]~q )))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][19]~q ))) ) ) ) 
// # ( !\regs[6][19]~q  & ( !\regs[10][19]~q  & ( (!inst_FE[6] & (((!inst_FE[7] & \regs[2][19]~q )))) # (inst_FE[6] & (\regs[14][19]~q  & (inst_FE[7]))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[14][19]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[2][19]~q ),
	.datae(!\regs[6][19]~q ),
	.dataf(!\regs[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux12~1_combout  & ( \Mux12~2_combout  & ( (!inst_FE[5] & (((inst_FE[4])) # (\Mux12~0_combout ))) # (inst_FE[5] & (((!inst_FE[4]) # (\Mux12~3_combout )))) ) ) ) # ( !\Mux12~1_combout  & ( \Mux12~2_combout  & ( (!inst_FE[5] & 
// (\Mux12~0_combout  & ((!inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4]) # (\Mux12~3_combout )))) ) ) ) # ( \Mux12~1_combout  & ( !\Mux12~2_combout  & ( (!inst_FE[5] & (((inst_FE[4])) # (\Mux12~0_combout ))) # (inst_FE[5] & (((\Mux12~3_combout  & 
// inst_FE[4])))) ) ) ) # ( !\Mux12~1_combout  & ( !\Mux12~2_combout  & ( (!inst_FE[5] & (\Mux12~0_combout  & ((!inst_FE[4])))) # (inst_FE[5] & (((\Mux12~3_combout  & inst_FE[4])))) ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(!inst_FE[5]),
	.datac(!\Mux12~3_combout ),
	.datad(!inst_FE[4]),
	.datae(!\Mux12~1_combout ),
	.dataf(!\Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h440344CF770377CF;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N32
dffeas \regval1_ID[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \regval1_ID[20]~DUPLICATE_q  ) + ( regval2_ID[20] ) + ( \Add1~98  ))
// \Add1~86  = CARRY(( \regval1_ID[20]~DUPLICATE_q  ) + ( regval2_ID[20] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(!regval2_ID[20]),
	.datac(!\regval1_ID[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N48
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( regval1_ID[20] & ( !op2_ID[3] $ (regval2_ID[20]) ) ) # ( !regval1_ID[20] & ( !op2_ID[3] $ (!regval2_ID[20]) ) )

	.dataa(gnd),
	.datab(!op2_ID[3]),
	.datac(!regval2_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC_FE[20] ) + ( GND ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( PC_FE[20] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC_FE[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \PC_FE~42 (
// Equation(s):
// \PC_FE~42_combout  = ( PC_ID[20] & ( (ctrlsig_ID[3]) # (regval1_ID[20]) ) ) # ( !PC_ID[20] & ( (regval1_ID[20] & !ctrlsig_ID[3]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[20]),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~42 .extended_lut = "off";
defparam \PC_FE~42 .lut_mask = 64'h303030303F3F3F3F;
defparam \PC_FE~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \PC_FE~43 (
// Equation(s):
// \PC_FE~43_combout  = ( PC_FE[20] & ( \mispred_EX_w~combout  & ( \PC_FE~42_combout  ) ) ) # ( !PC_FE[20] & ( \mispred_EX_w~combout  & ( \PC_FE~42_combout  ) ) ) # ( PC_FE[20] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~11_combout ) # 
// (\stall_pipe~8_combout )) # (\Add0~85_sumout ) ) ) ) # ( !PC_FE[20] & ( !\mispred_EX_w~combout  & ( (\Add0~85_sumout  & (!\stall_pipe~8_combout  & !\stall_pipe~11_combout )) ) ) )

	.dataa(!\Add0~85_sumout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\PC_FE~42_combout ),
	.datae(!PC_FE[20]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~43 .extended_lut = "off";
defparam \PC_FE~43 .lut_mask = 64'h40407F7F00FF00FF;
defparam \PC_FE~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \PC_FE[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[20] .is_wysiwyg = "true";
defparam \PC_FE[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N25
dffeas \PC_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[20] .is_wysiwyg = "true";
defparam \PC_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N48
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( regval2_ID[2] & ( \ShiftLeft0~32_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~33_combout )) # (regval2_ID[3] & ((\ShiftLeft0~17_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~32_combout  & ( (!regval2_ID[3]) # 
// (\ShiftLeft0~28_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~32_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~33_combout )) # (regval2_ID[3] & ((\ShiftLeft0~17_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~32_combout  & ( (regval2_ID[3] & 
// \ShiftLeft0~28_combout ) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~28_combout ),
	.datac(!\ShiftLeft0~33_combout ),
	.datad(!\ShiftLeft0~17_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \ShiftRight0~10_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\ShiftRight0~11_combout )) # (regval2_ID[2]))) # (\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[2] & (\ShiftRight0~9_combout ))) ) ) # ( !\ShiftRight0~10_combout  & 
// ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~11_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~9_combout )))) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h048C048C26AE26AE;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \ShiftLeft0~3_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # (\ShiftLeft0~4_combout ))) ) ) # ( !\ShiftLeft0~3_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & \ShiftLeft0~4_combout )) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(gnd),
	.datad(!\ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h0022002288AA88AA;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \ShiftLeft0~5_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & ((\ShiftRight0~12_combout ))) # (op2_ID[0] & (\ShiftLeft0~56_combout )))) # (regval2_ID[4] & (op2_ID[0])) ) ) # ( !\ShiftLeft0~5_combout  & ( (!regval2_ID[4] & 
// ((!op2_ID[0] & ((\ShiftRight0~12_combout ))) # (op2_ID[0] & (\ShiftLeft0~56_combout )))) ) )

	.dataa(!regval2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~56_combout ),
	.datad(!\ShiftRight0~12_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h028A028A139B139B;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[20]~201 (
// Equation(s):
// \aluout_EX_r[20]~201_combout  = ( PC_ID[20] & ( \Selector12~0_combout  & ( (!\Equal12~0_combout  & (!\aluout_EX_r[6]~18_combout  & ((!\Selector12~1_combout ) # (!\aluout_EX_r[20]~113_combout )))) ) ) ) # ( !PC_ID[20] & ( \Selector12~0_combout  & ( 
// (!\aluout_EX_r[6]~18_combout  & ((!\Selector12~1_combout ) # (!\aluout_EX_r[20]~113_combout ))) ) ) ) # ( PC_ID[20] & ( !\Selector12~0_combout  & ( (!\Equal12~0_combout  & ((!\Selector12~1_combout ) # (!\aluout_EX_r[20]~113_combout ))) ) ) ) # ( 
// !PC_ID[20] & ( !\Selector12~0_combout  & ( (!\Selector12~1_combout ) # (!\aluout_EX_r[20]~113_combout ) ) ) )

	.dataa(!\Selector12~1_combout ),
	.datab(!\aluout_EX_r[20]~113_combout ),
	.datac(!\Equal12~0_combout ),
	.datad(!\aluout_EX_r[6]~18_combout ),
	.datae(!PC_ID[20]),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~201 .extended_lut = "off";
defparam \aluout_EX_r[20]~201 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \aluout_EX_r[20]~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[20]~202 (
// Equation(s):
// \aluout_EX_r[20]~202_combout  = ( \Add1~85_sumout  & ( \aluout_EX_r[20]~201_combout  & ( (!\aluout_EX_r[20]~120_combout  & (!\aluout_EX_r[20]~119_combout  & ((!\Selector16~0_combout ) # (op2_ID[3])))) ) ) ) # ( !\Add1~85_sumout  & ( 
// \aluout_EX_r[20]~201_combout  & ( (!\aluout_EX_r[20]~120_combout  & !\aluout_EX_r[20]~119_combout ) ) ) )

	.dataa(!\aluout_EX_r[20]~120_combout ),
	.datab(!op2_ID[3]),
	.datac(!\Selector16~0_combout ),
	.datad(!\aluout_EX_r[20]~119_combout ),
	.datae(!\Add1~85_sumout ),
	.dataf(!\aluout_EX_r[20]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~202 .extended_lut = "off";
defparam \aluout_EX_r[20]~202 .lut_mask = 64'h00000000AA00A200;
defparam \aluout_EX_r[20]~202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \aluout_EX_r[20]~121 (
// Equation(s):
// \aluout_EX_r[20]~121_combout  = ( \Add2~85_sumout  & ( \aluout_EX_r[20]~201_combout  & ( (!\aluout_EX_r[20]~203_combout  & ((!\aluout_EX_r[20]~202_combout ) # ((\Selector16~0_combout  & op2_ID[3])))) ) ) ) # ( !\Add2~85_sumout  & ( 
// \aluout_EX_r[20]~201_combout  & ( (!\aluout_EX_r[20]~203_combout  & !\aluout_EX_r[20]~202_combout ) ) ) ) # ( \Add2~85_sumout  & ( !\aluout_EX_r[20]~201_combout  ) ) # ( !\Add2~85_sumout  & ( !\aluout_EX_r[20]~201_combout  ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[20]~203_combout ),
	.datad(!\aluout_EX_r[20]~202_combout ),
	.datae(!\Add2~85_sumout ),
	.dataf(!\aluout_EX_r[20]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~121 .extended_lut = "off";
defparam \aluout_EX_r[20]~121 .lut_mask = 64'hFFFFFFFFF000F010;
defparam \aluout_EX_r[20]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N37
dffeas \aluout_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[20]~121_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[20] .is_wysiwyg = "true";
defparam \aluout_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N49
dffeas \regval_MEM[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[20]~59_combout ),
	.asdata(aluout_EX[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[20] .is_wysiwyg = "true";
defparam \regval_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \regs[4][20]~feeder (
// Equation(s):
// \regs[4][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][20]~feeder .extended_lut = "off";
defparam \regs[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \regs[4][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[7][20]~q  & ( \regs[6][20]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][20]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][20]~q )))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[7][20]~q  & ( \regs[6][20]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][20]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][20]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[7][20]~q  & ( !\regs[6][20]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][20]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][20]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[7][20]~q  & ( !\regs[6][20]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][20]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][20]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[4][20]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[5][20]~q ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\regs[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h202A252F707A757F;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[11][20]~q  & ( \regs[9][20]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[8][20]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[10][20]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[11][20]~q  & ( \regs[9][20]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[8][20]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \regs[10][20]~q )))) ) ) ) # ( \regs[11][20]~q  & ( !\regs[9][20]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[8][20]~q  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[10][20]~q ) # (\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[11][20]~q  & ( !\regs[9][20]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[8][20]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[10][20]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[8][20]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[10][20]~q ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N54
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \inst_FE[1]~DUPLICATE_q  & ( \regs[12][20]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[14][20]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[15][20]~q ))) ) ) ) # ( !\inst_FE[1]~DUPLICATE_q  & ( \regs[12][20]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q ) # (\regs[13][20]~q ) ) ) ) # ( \inst_FE[1]~DUPLICATE_q  & ( !\regs[12][20]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[14][20]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[15][20]~q ))) ) ) ) # ( !\inst_FE[1]~DUPLICATE_q  & ( 
// !\regs[12][20]~q  & ( (\inst_FE[0]~DUPLICATE_q  & \regs[13][20]~q ) ) ) )

	.dataa(!\regs[14][20]~q ),
	.datab(!\regs[15][20]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[13][20]~q ),
	.datae(!\inst_FE[1]~DUPLICATE_q ),
	.dataf(!\regs[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[1][20]~q  & ( \regs[3][20]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][20]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][20]~q ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[1][20]~q  & ( \regs[3][20]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\regs[0][20]~q  & !\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[2][20]~q ))) ) ) ) # ( \regs[1][20]~q  & ( !\regs[3][20]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((\inst_FE[0]~DUPLICATE_q ) # (\regs[0][20]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][20]~q  & ((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][20]~q  & ( !\regs[3][20]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\regs[0][20]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[2][20]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[2][20]~q ),
	.datac(!\regs[0][20]~q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[1][20]~q ),
	.dataf(!\regs[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~3_combout  & ( \Mux43~0_combout  & ( (!inst_FE[3] & ((!inst_FE[2]) # ((\Mux43~1_combout )))) # (inst_FE[3] & (((\Mux43~2_combout )) # (inst_FE[2]))) ) ) ) # ( !\Mux43~3_combout  & ( \Mux43~0_combout  & ( (!inst_FE[3] & 
// ((!inst_FE[2]) # ((\Mux43~1_combout )))) # (inst_FE[3] & (!inst_FE[2] & ((\Mux43~2_combout )))) ) ) ) # ( \Mux43~3_combout  & ( !\Mux43~0_combout  & ( (!inst_FE[3] & (inst_FE[2] & (\Mux43~1_combout ))) # (inst_FE[3] & (((\Mux43~2_combout )) # 
// (inst_FE[2]))) ) ) ) # ( !\Mux43~3_combout  & ( !\Mux43~0_combout  & ( (!inst_FE[3] & (inst_FE[2] & (\Mux43~1_combout ))) # (inst_FE[3] & (!inst_FE[2] & ((\Mux43~2_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\Mux43~1_combout ),
	.datad(!\Mux43~2_combout ),
	.datae(!\Mux43~3_combout ),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N31
dffeas \regval2_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux43~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[20] .is_wysiwyg = "true";
defparam \regval2_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N3
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( regval2_ID[21] ) + ( \regval1_ID[21]~DUPLICATE_q  ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( regval2_ID[21] ) + ( \regval1_ID[21]~DUPLICATE_q  ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[21]~DUPLICATE_q ),
	.datad(!regval2_ID[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N10
dffeas \PC_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[22] .is_wysiwyg = "true";
defparam \PC_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \aluout_EX_r[22]~68 (
// Equation(s):
// \aluout_EX_r[22]~68_combout  = ( !\Equal11~0_combout  & ( (!\Equal12~0_combout  & (\aluout_EX_r[20]~12_combout  & (regval1_ID[22]))) # (\Equal12~0_combout  & (((\aluout_EX_r[20]~12_combout  & regval1_ID[22])) # (PC_ID[22]))) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!regval1_ID[22]),
	.datad(!PC_ID[22]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~68 .extended_lut = "off";
defparam \aluout_EX_r[22]~68 .lut_mask = 64'h0357035700000000;
defparam \aluout_EX_r[22]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \regval2_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22] .is_wysiwyg = "true";
defparam \regval2_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[22]~77 (
// Equation(s):
// \aluout_EX_r[22]~77_combout  = ( regval1_ID[22] & ( (regval2_ID[22] & op2_ID[3]) ) ) # ( !regval1_ID[22] & ( (!regval2_ID[22] & op2_ID[3]) ) )

	.dataa(!regval2_ID[22]),
	.datab(!op2_ID[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~77 .extended_lut = "off";
defparam \aluout_EX_r[22]~77 .lut_mask = 64'h2222222211111111;
defparam \aluout_EX_r[22]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N15
cyclonev_lcell_comb \aluout_EX_r[22]~76 (
// Equation(s):
// \aluout_EX_r[22]~76_combout  = (!regval2_ID[22] & (op2_ID[3] & !op2_ID[0])) # (regval2_ID[22] & (!op2_ID[3] & op2_ID[0]))

	.dataa(!regval2_ID[22]),
	.datab(!op2_ID[3]),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~76 .extended_lut = "off";
defparam \aluout_EX_r[22]~76 .lut_mask = 64'h2424242424242424;
defparam \aluout_EX_r[22]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N18
cyclonev_lcell_comb \aluout_EX_r[22]~78 (
// Equation(s):
// \aluout_EX_r[22]~78_combout  = ( \aluout_EX_r[11]~34_combout  & ( \aluout_EX_r[22]~76_combout  & ( (\Equal11~0_combout  & \op2_ID[5]~DUPLICATE_q ) ) ) ) # ( !\aluout_EX_r[11]~34_combout  & ( \aluout_EX_r[22]~76_combout  & ( (\Equal11~0_combout  & 
// (\aluout_EX_r[11]~33_combout  & (\op2_ID[5]~DUPLICATE_q  & \aluout_EX_r[22]~77_combout ))) ) ) ) # ( \aluout_EX_r[11]~34_combout  & ( !\aluout_EX_r[22]~76_combout  & ( (\Equal11~0_combout  & (\aluout_EX_r[11]~33_combout  & (\op2_ID[5]~DUPLICATE_q  & 
// \aluout_EX_r[22]~77_combout ))) ) ) ) # ( !\aluout_EX_r[11]~34_combout  & ( !\aluout_EX_r[22]~76_combout  & ( (\Equal11~0_combout  & (\aluout_EX_r[11]~33_combout  & (\op2_ID[5]~DUPLICATE_q  & \aluout_EX_r[22]~77_combout ))) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\aluout_EX_r[11]~33_combout ),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[22]~77_combout ),
	.datae(!\aluout_EX_r[11]~34_combout ),
	.dataf(!\aluout_EX_r[22]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~78 .extended_lut = "off";
defparam \aluout_EX_r[22]~78 .lut_mask = 64'h0001000100010505;
defparam \aluout_EX_r[22]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N48
cyclonev_lcell_comb \aluout_EX_r[22]~79 (
// Equation(s):
// \aluout_EX_r[22]~79_combout  = ( \aluout_EX_r[14]~75_combout  & ( \aluout_EX_r[14]~74_combout  & ( (!\aluout_EX_r[22]~78_combout  & ((!regval1_ID[22] & (op2_ID[0] & regval2_ID[22])) # (regval1_ID[22] & (!op2_ID[0] & !regval2_ID[22])))) ) ) ) # ( 
// !\aluout_EX_r[14]~75_combout  & ( \aluout_EX_r[14]~74_combout  & ( (!\aluout_EX_r[22]~78_combout  & (((op2_ID[0] & regval2_ID[22])) # (regval1_ID[22]))) ) ) ) # ( \aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[14]~74_combout  & ( 
// (!\aluout_EX_r[22]~78_combout  & ((!regval1_ID[22]) # ((!op2_ID[0] & !regval2_ID[22])))) ) ) ) # ( !\aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[14]~74_combout  & ( !\aluout_EX_r[22]~78_combout  ) ) )

	.dataa(!regval1_ID[22]),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX_r[22]~78_combout ),
	.datad(!regval2_ID[22]),
	.datae(!\aluout_EX_r[14]~75_combout ),
	.dataf(!\aluout_EX_r[14]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~79 .extended_lut = "off";
defparam \aluout_EX_r[22]~79 .lut_mask = 64'hF0F0E0A050704020;
defparam \aluout_EX_r[22]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N24
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \regval2_ID[3]~DUPLICATE_q  & ( \ShiftLeft0~41_combout  & ( (!regval2_ID[2]) # (\ShiftLeft0~10_combout ) ) ) ) # ( !\regval2_ID[3]~DUPLICATE_q  & ( \ShiftLeft0~41_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~39_combout ))) # 
// (regval2_ID[2] & (\ShiftLeft0~40_combout )) ) ) ) # ( \regval2_ID[3]~DUPLICATE_q  & ( !\ShiftLeft0~41_combout  & ( (\ShiftLeft0~10_combout  & regval2_ID[2]) ) ) ) # ( !\regval2_ID[3]~DUPLICATE_q  & ( !\ShiftLeft0~41_combout  & ( (!regval2_ID[2] & 
// ((\ShiftLeft0~39_combout ))) # (regval2_ID[2] & (\ShiftLeft0~40_combout )) ) ) )

	.dataa(!\ShiftLeft0~40_combout ),
	.datab(!\ShiftLeft0~10_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~39_combout ),
	.datae(!\regval2_ID[3]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \ShiftLeft0~11_combout  & ( (!regval2_ID[2]) # (\ShiftLeft0~7_combout ) ) ) # ( !\ShiftLeft0~11_combout  & ( (regval2_ID[2] & \ShiftLeft0~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \aluout_EX_r[22]~73 (
// Equation(s):
// \aluout_EX_r[22]~73_combout  = ( regval2_ID[4] & ( (!\regval2_ID[3]~DUPLICATE_q  & \ShiftLeft0~19_combout ) ) ) # ( !regval2_ID[4] & ( \ShiftLeft0~42_combout  ) )

	.dataa(gnd),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~73 .extended_lut = "off";
defparam \aluout_EX_r[22]~73 .lut_mask = 64'h0F0F0F0F00CC00CC;
defparam \aluout_EX_r[22]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \aluout_EX_r[22]~70 (
// Equation(s):
// \aluout_EX_r[22]~70_combout  = ( regval2_ID[22] & ( (\aluout_EX_r[22]~8_combout  & (!regval1_ID[22] & \op2_ID[1]~DUPLICATE_q )) ) ) # ( !regval2_ID[22] & ( (\aluout_EX_r[22]~8_combout  & (regval1_ID[22] & \op2_ID[1]~DUPLICATE_q )) ) )

	.dataa(!\aluout_EX_r[22]~8_combout ),
	.datab(gnd),
	.datac(!regval1_ID[22]),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~70 .extended_lut = "off";
defparam \aluout_EX_r[22]~70 .lut_mask = 64'h0005000500500050;
defparam \aluout_EX_r[22]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N30
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~23_combout  & ( (!regval2_ID[2] & ((\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~22_combout ))) # (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~24_combout  
// & ( \ShiftRight0~23_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~22_combout ) # (regval2_ID[2]))) ) ) ) # ( \ShiftRight0~24_combout  & ( !\ShiftRight0~23_combout  & ( (!regval2_ID[2] & ((\regval2_ID[3]~DUPLICATE_q ) # 
// (\ShiftRight0~22_combout ))) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\ShiftRight0~23_combout  & ( (!regval2_ID[2] & (\ShiftRight0~22_combout  & !\regval2_ID[3]~DUPLICATE_q )) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(gnd),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h0A000AAA5F005FAA;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N27
cyclonev_lcell_comb \aluout_EX_r[22]~69 (
// Equation(s):
// \aluout_EX_r[22]~69_combout  = ( !\op2_ID[1]~DUPLICATE_q  & ( (!op2_ID[2] & !regval2_ID[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[2]),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!\op2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~69 .extended_lut = "off";
defparam \aluout_EX_r[22]~69 .lut_mask = 64'hF000F00000000000;
defparam \aluout_EX_r[22]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N24
cyclonev_lcell_comb \aluout_EX_r[22]~72 (
// Equation(s):
// \aluout_EX_r[22]~72_combout  = ( \aluout_EX_r[31]~6_combout  & ( (\aluout_EX_r[21]~71_combout  & (((\ShiftRight0~45_combout  & \aluout_EX_r[22]~69_combout )) # (\aluout_EX_r[22]~70_combout ))) ) ) # ( !\aluout_EX_r[31]~6_combout  & ( 
// (\aluout_EX_r[22]~70_combout  & \aluout_EX_r[21]~71_combout ) ) )

	.dataa(!\aluout_EX_r[22]~70_combout ),
	.datab(!\ShiftRight0~45_combout ),
	.datac(!\aluout_EX_r[21]~71_combout ),
	.datad(!\aluout_EX_r[22]~69_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~72 .extended_lut = "off";
defparam \aluout_EX_r[22]~72 .lut_mask = 64'h0505050505070507;
defparam \aluout_EX_r[22]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \aluout_EX_r[22]~80 (
// Equation(s):
// \aluout_EX_r[22]~80_combout  = ( !\aluout_EX_r[22]~72_combout  & ( \aluout_EX_r[6]~18_combout  & ( (!\aluout_EX_r[22]~68_combout  & (\aluout_EX_r[22]~79_combout  & ((!op2_ID[0]) # (!\aluout_EX_r[22]~73_combout )))) ) ) ) # ( !\aluout_EX_r[22]~72_combout  
// & ( !\aluout_EX_r[6]~18_combout  & ( (!\aluout_EX_r[22]~68_combout  & \aluout_EX_r[22]~79_combout ) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[22]~68_combout ),
	.datac(!\aluout_EX_r[22]~79_combout ),
	.datad(!\aluout_EX_r[22]~73_combout ),
	.datae(!\aluout_EX_r[22]~72_combout ),
	.dataf(!\aluout_EX_r[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~80 .extended_lut = "off";
defparam \aluout_EX_r[22]~80 .lut_mask = 64'h0C0C00000C080000;
defparam \aluout_EX_r[22]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N9
cyclonev_lcell_comb \aluout_EX_r[22]~81 (
// Equation(s):
// \aluout_EX_r[22]~81_combout  = ( \aluout_EX_r[22]~80_combout  & ( \Add2~53_sumout  & ( (\aluout_EX_r[13]~11_combout  & (((\aluout_EX_r[28]~32_combout  & \Add1~53_sumout )) # (\aluout_EX_r[31]~31_combout ))) ) ) ) # ( !\aluout_EX_r[22]~80_combout  & ( 
// \Add2~53_sumout  ) ) # ( \aluout_EX_r[22]~80_combout  & ( !\Add2~53_sumout  & ( (\aluout_EX_r[28]~32_combout  & (\aluout_EX_r[13]~11_combout  & \Add1~53_sumout )) ) ) ) # ( !\aluout_EX_r[22]~80_combout  & ( !\Add2~53_sumout  ) )

	.dataa(!\aluout_EX_r[28]~32_combout ),
	.datab(!\aluout_EX_r[31]~31_combout ),
	.datac(!\aluout_EX_r[13]~11_combout ),
	.datad(!\Add1~53_sumout ),
	.datae(!\aluout_EX_r[22]~80_combout ),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~81 .extended_lut = "off";
defparam \aluout_EX_r[22]~81 .lut_mask = 64'hFFFF0005FFFF0307;
defparam \aluout_EX_r[22]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N10
dffeas \aluout_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22] .is_wysiwyg = "true";
defparam \aluout_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \regval_MEM[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[22]~63_combout ),
	.asdata(aluout_EX[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[22] .is_wysiwyg = "true";
defparam \regval_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \regs[2][22]~feeder (
// Equation(s):
// \regs[2][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][22]~feeder .extended_lut = "off";
defparam \regs[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \regs[2][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N4
dffeas \regs[1][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( inst_FE[5] & ( \regs[3][22]~q  & ( (inst_FE[4]) # (\regs[2][22]~q ) ) ) ) # ( !inst_FE[5] & ( \regs[3][22]~q  & ( (!inst_FE[4] & ((\regs[0][22]~q ))) # (inst_FE[4] & (\regs[1][22]~q )) ) ) ) # ( inst_FE[5] & ( !\regs[3][22]~q  & ( 
// (\regs[2][22]~q  & !inst_FE[4]) ) ) ) # ( !inst_FE[5] & ( !\regs[3][22]~q  & ( (!inst_FE[4] & ((\regs[0][22]~q ))) # (inst_FE[4] & (\regs[1][22]~q )) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[1][22]~q ),
	.datad(!\regs[0][22]~q ),
	.datae(!inst_FE[5]),
	.dataf(!\regs[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h03CF444403CF7777;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( inst_FE[4] & ( \regs[9][22]~q  & ( (!inst_FE[5]) # (\regs[11][22]~q ) ) ) ) # ( !inst_FE[4] & ( \regs[9][22]~q  & ( (!inst_FE[5] & ((\regs[8][22]~q ))) # (inst_FE[5] & (\regs[10][22]~q )) ) ) ) # ( inst_FE[4] & ( !\regs[9][22]~q  & ( 
// (inst_FE[5] & \regs[11][22]~q ) ) ) ) # ( !inst_FE[4] & ( !\regs[9][22]~q  & ( (!inst_FE[5] & ((\regs[8][22]~q ))) # (inst_FE[5] & (\regs[10][22]~q )) ) ) )

	.dataa(!\regs[10][22]~q ),
	.datab(!\regs[8][22]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[11][22]~q ),
	.datae(!inst_FE[4]),
	.dataf(!\regs[9][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[12][22]~q  & ( \regs[13][22]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[14][22]~q ))) # (inst_FE[4] & (\regs[15][22]~q ))) ) ) ) # ( !\regs[12][22]~q  & ( \regs[13][22]~q  & ( (!inst_FE[5] & (((inst_FE[4])))) # (inst_FE[5] & 
// ((!inst_FE[4] & ((\regs[14][22]~q ))) # (inst_FE[4] & (\regs[15][22]~q )))) ) ) ) # ( \regs[12][22]~q  & ( !\regs[13][22]~q  & ( (!inst_FE[5] & (((!inst_FE[4])))) # (inst_FE[5] & ((!inst_FE[4] & ((\regs[14][22]~q ))) # (inst_FE[4] & (\regs[15][22]~q )))) 
// ) ) ) # ( !\regs[12][22]~q  & ( !\regs[13][22]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[14][22]~q ))) # (inst_FE[4] & (\regs[15][22]~q )))) ) ) )

	.dataa(!\regs[15][22]~q ),
	.datab(!inst_FE[5]),
	.datac(!inst_FE[4]),
	.datad(!\regs[14][22]~q ),
	.datae(!\regs[12][22]~q ),
	.dataf(!\regs[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[5][22]~q  & ( \regs[7][22]~q  & ( ((!inst_FE[5] & (\regs[4][22]~q )) # (inst_FE[5] & ((\regs[6][22]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[5][22]~q  & ( \regs[7][22]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[4][22]~q )) # 
// (inst_FE[5] & ((\regs[6][22]~q ))))) # (inst_FE[4] & (((inst_FE[5])))) ) ) ) # ( \regs[5][22]~q  & ( !\regs[7][22]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[4][22]~q )) # (inst_FE[5] & ((\regs[6][22]~q ))))) # (inst_FE[4] & (((!inst_FE[5])))) ) ) ) # ( 
// !\regs[5][22]~q  & ( !\regs[7][22]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[4][22]~q )) # (inst_FE[5] & ((\regs[6][22]~q ))))) ) ) )

	.dataa(!\regs[4][22]~q ),
	.datab(!inst_FE[4]),
	.datac(!inst_FE[5]),
	.datad(!\regs[6][22]~q ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\regs[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~3_combout  & ( \Mux9~1_combout  & ( ((!inst_FE[7] & (\Mux9~0_combout )) # (inst_FE[7] & ((\Mux9~2_combout )))) # (inst_FE[6]) ) ) ) # ( !\Mux9~3_combout  & ( \Mux9~1_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & (\Mux9~0_combout 
// )) # (inst_FE[7] & ((\Mux9~2_combout ))))) # (inst_FE[6] & (!inst_FE[7])) ) ) ) # ( \Mux9~3_combout  & ( !\Mux9~1_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & (\Mux9~0_combout )) # (inst_FE[7] & ((\Mux9~2_combout ))))) # (inst_FE[6] & (inst_FE[7])) ) ) ) # 
// ( !\Mux9~3_combout  & ( !\Mux9~1_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & (\Mux9~0_combout )) # (inst_FE[7] & ((\Mux9~2_combout ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\Mux9~0_combout ),
	.datad(!\Mux9~2_combout ),
	.datae(!\Mux9~3_combout ),
	.dataf(!\Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N31
dffeas \regval1_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22] .is_wysiwyg = "true";
defparam \regval1_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \PC_FE~26 (
// Equation(s):
// \PC_FE~26_combout  = ( PC_ID[22] & ( (regval1_ID[22]) # (ctrlsig_ID[3]) ) ) # ( !PC_ID[22] & ( (!ctrlsig_ID[3] & regval1_ID[22]) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(gnd),
	.datac(!regval1_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~26 .extended_lut = "off";
defparam \PC_FE~26 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PC_FE~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC_FE[21] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( PC_FE[21] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N37
dffeas \PC_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[21] .is_wysiwyg = "true";
defparam \PC_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \PC_FE~40 (
// Equation(s):
// \PC_FE~40_combout  = (!ctrlsig_ID[3] & (regval1_ID[21])) # (ctrlsig_ID[3] & ((PC_ID[21])))

	.dataa(gnd),
	.datab(!regval1_ID[21]),
	.datac(!PC_ID[21]),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~40 .extended_lut = "off";
defparam \PC_FE~40 .lut_mask = 64'h330F330F330F330F;
defparam \PC_FE~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \PC_FE~41 (
// Equation(s):
// \PC_FE~41_combout  = ( PC_FE[21] & ( \mispred_EX_w~combout  & ( \PC_FE~40_combout  ) ) ) # ( !PC_FE[21] & ( \mispred_EX_w~combout  & ( \PC_FE~40_combout  ) ) ) # ( PC_FE[21] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # 
// (\stall_pipe~11_combout )) # (\Add0~81_sumout ) ) ) ) # ( !PC_FE[21] & ( !\mispred_EX_w~combout  & ( (\Add0~81_sumout  & (!\stall_pipe~11_combout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\Add0~81_sumout ),
	.datab(!\PC_FE~40_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[21]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~41 .extended_lut = "off";
defparam \PC_FE~41 .lut_mask = 64'h50005FFF33333333;
defparam \PC_FE~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N50
dffeas \PC_FE[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[21] .is_wysiwyg = "true";
defparam \PC_FE[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC_FE[22] ) + ( GND ) + ( \Add0~82  ))
// \Add0~54  = CARRY(( PC_FE[22] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC_FE[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \PC_FE~27 (
// Equation(s):
// \PC_FE~27_combout  = ( \Add0~53_sumout  & ( (!\mispred_EX_w~combout  & (((PC_FE[22])) # (\stall_pipe~9_combout ))) # (\mispred_EX_w~combout  & (((\PC_FE~26_combout )))) ) ) # ( !\Add0~53_sumout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  & 
// ((PC_FE[22])))) # (\mispred_EX_w~combout  & (((\PC_FE~26_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\PC_FE~26_combout ),
	.datad(!PC_FE[22]),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~27 .extended_lut = "off";
defparam \PC_FE~27 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC_FE~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \PC_FE[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[22] .is_wysiwyg = "true";
defparam \PC_FE[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC_FE[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \PC_FE[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N13
dffeas \PC_FE[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[23] .is_wysiwyg = "true";
defparam \PC_FE[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N38
dffeas \PC_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[23] .is_wysiwyg = "true";
defparam \PC_ID[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \PC_FE~24 (
// Equation(s):
// \PC_FE~24_combout  = ( ctrlsig_ID[3] & ( PC_ID[23] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[23]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\regval1_ID[23]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!PC_ID[23]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~24 .extended_lut = "off";
defparam \PC_FE~24 .lut_mask = 64'h3333333300FF00FF;
defparam \PC_FE~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \PC_FE~25 (
// Equation(s):
// \PC_FE~25_combout  = ( \PC_FE~24_combout  & ( ((!\stall_pipe~9_combout  & ((PC_FE[23]))) # (\stall_pipe~9_combout  & (\Add0~49_sumout ))) # (\mispred_EX_w~combout ) ) ) # ( !\PC_FE~24_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & 
// ((PC_FE[23]))) # (\stall_pipe~9_combout  & (\Add0~49_sumout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\Add0~49_sumout ),
	.datad(!PC_FE[23]),
	.datae(gnd),
	.dataf(!\PC_FE~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~25 .extended_lut = "off";
defparam \PC_FE~25 .lut_mask = 64'h048C048C37BF37BF;
defparam \PC_FE~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N14
dffeas \PC_FE[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[23]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \PC_FE[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~78  = CARRY(( \PC_FE[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \PC_FE~38 (
// Equation(s):
// \PC_FE~38_combout  = ( ctrlsig_ID[3] & ( PC_ID[24] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[24]~DUPLICATE_q  ) )

	.dataa(!\regval1_ID[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC_ID[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~38 .extended_lut = "off";
defparam \PC_FE~38 .lut_mask = 64'h555555550F0F0F0F;
defparam \PC_FE~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \PC_FE~39 (
// Equation(s):
// \PC_FE~39_combout  = ( \PC_FE~38_combout  & ( ((!\stall_pipe~9_combout  & ((PC_FE[24]))) # (\stall_pipe~9_combout  & (\Add0~77_sumout ))) # (\mispred_EX_w~combout ) ) ) # ( !\PC_FE~38_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & 
// ((PC_FE[24]))) # (\stall_pipe~9_combout  & (\Add0~77_sumout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\Add0~77_sumout ),
	.datad(!PC_FE[24]),
	.datae(gnd),
	.dataf(!\PC_FE~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~39 .extended_lut = "off";
defparam \PC_FE~39 .lut_mask = 64'h048C048C37BF37BF;
defparam \PC_FE~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N20
dffeas \PC_FE[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[24]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \PC_FE[25]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( \PC_FE[25]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_FE[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \PC_FE~37 (
// Equation(s):
// \PC_FE~37_combout  = ( \Add0~73_sumout  & ( (!\mispred_EX_w~combout  & (((PC_FE[25])) # (\stall_pipe~9_combout ))) # (\mispred_EX_w~combout  & (((\PC_FE~36_combout )))) ) ) # ( !\Add0~73_sumout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  & 
// ((PC_FE[25])))) # (\mispred_EX_w~combout  & (((\PC_FE~36_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\PC_FE~36_combout ),
	.datad(!PC_FE[25]),
	.datae(gnd),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~37 .extended_lut = "off";
defparam \PC_FE~37 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC_FE~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N2
dffeas \PC_FE[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[25]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \PC_FE~35 (
// Equation(s):
// \PC_FE~35_combout  = ( \Add0~69_sumout  & ( (!\mispred_EX_w~combout  & (((PC_FE[26])) # (\stall_pipe~9_combout ))) # (\mispred_EX_w~combout  & (((\PC_FE~34_combout )))) ) ) # ( !\Add0~69_sumout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  & 
// ((PC_FE[26])))) # (\mispred_EX_w~combout  & (((\PC_FE~34_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\mispred_EX_w~combout ),
	.datac(!\PC_FE~34_combout ),
	.datad(!PC_FE[26]),
	.datae(gnd),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~35 .extended_lut = "off";
defparam \PC_FE~35 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC_FE~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N5
dffeas \PC_FE[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[26] .is_wysiwyg = "true";
defparam \PC_FE[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N22
dffeas \PC_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[26] .is_wysiwyg = "true";
defparam \PC_ID[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \aluout_EX_r[26]~96 (
// Equation(s):
// \aluout_EX_r[26]~96_combout  = ( \Equal12~0_combout  & ( ((\regval1_ID[26]~DUPLICATE_q  & \aluout_EX_r[20]~12_combout )) # (PC_ID[26]) ) ) # ( !\Equal12~0_combout  & ( (\regval1_ID[26]~DUPLICATE_q  & \aluout_EX_r[20]~12_combout ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[26]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!PC_ID[26]),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~96 .extended_lut = "off";
defparam \aluout_EX_r[26]~96 .lut_mask = 64'h0303030303FF03FF;
defparam \aluout_EX_r[26]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[26]~97 (
// Equation(s):
// \aluout_EX_r[26]~97_combout  = ( \Equal11~0_combout  & ( (\aluout_EX_r[26]~95_combout  & \aluout_EX_r[31]~57_combout ) ) ) # ( !\Equal11~0_combout  & ( ((\aluout_EX_r[26]~95_combout  & \aluout_EX_r[31]~57_combout )) # (\aluout_EX_r[26]~96_combout ) ) )

	.dataa(!\aluout_EX_r[26]~95_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[26]~96_combout ),
	.datad(!\aluout_EX_r[31]~57_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~97 .extended_lut = "off";
defparam \aluout_EX_r[26]~97 .lut_mask = 64'h0F5F0F5F00550055;
defparam \aluout_EX_r[26]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N3
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & (((!\regval2_ID[2]~DUPLICATE_q ) # (\ShiftLeft0~11_combout )))) # (regval2_ID[3] & (\ShiftLeft0~7_combout  & (!\regval2_ID[2]~DUPLICATE_q ))) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// (!regval2_ID[3] & (((\regval2_ID[2]~DUPLICATE_q  & \ShiftLeft0~11_combout )))) # (regval2_ID[3] & (\ShiftLeft0~7_combout  & (!\regval2_ID[2]~DUPLICATE_q ))) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\regval2_ID[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N39
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \ShiftRight0~24_combout  & ( (!regval2_ID[3] & ((\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~23_combout ))) ) ) # ( !\ShiftRight0~24_combout  & ( (\ShiftRight0~23_combout  & (!regval2_ID[3] & !\regval2_ID[2]~DUPLICATE_q )) ) 
// )

	.dataa(gnd),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h3000300030F030F0;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N36
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~39_combout  & ( \ShiftLeft0~41_combout  & ( ((!regval2_ID[3] & (\ShiftLeft0~49_combout )) # (regval2_ID[3] & ((\ShiftLeft0~40_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~39_combout  & ( 
// \ShiftLeft0~41_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & (\ShiftLeft0~49_combout ))) # (regval2_ID[3] & (((\ShiftLeft0~40_combout )) # (regval2_ID[2]))) ) ) ) # ( \ShiftLeft0~39_combout  & ( !\ShiftLeft0~41_combout  & ( (!regval2_ID[3] & 
// (((\ShiftLeft0~49_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (!regval2_ID[2] & ((\ShiftLeft0~40_combout )))) ) ) ) # ( !\ShiftLeft0~39_combout  & ( !\ShiftLeft0~41_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftLeft0~49_combout )) # 
// (regval2_ID[3] & ((\ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~49_combout ),
	.datad(!\ShiftLeft0~40_combout ),
	.datae(!\ShiftLeft0~39_combout ),
	.dataf(!\ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N54
cyclonev_lcell_comb \aluout_EX_r[26]~98 (
// Equation(s):
// \aluout_EX_r[26]~98_combout  = ( \aluout_EX_r[6]~18_combout  & ( \ShiftLeft0~52_combout  & ( (!regval2_ID[4] & (((op2_ID[0]) # (\ShiftRight0~33_combout )))) # (regval2_ID[4] & (\ShiftLeft0~12_combout  & ((op2_ID[0])))) ) ) ) # ( \aluout_EX_r[6]~18_combout 
//  & ( !\ShiftLeft0~52_combout  & ( (!regval2_ID[4] & (((\ShiftRight0~33_combout  & !op2_ID[0])))) # (regval2_ID[4] & (\ShiftLeft0~12_combout  & ((op2_ID[0])))) ) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!\ShiftRight0~33_combout ),
	.datac(!regval2_ID[4]),
	.datad(!op2_ID[0]),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\ShiftLeft0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~98 .extended_lut = "off";
defparam \aluout_EX_r[26]~98 .lut_mask = 64'h00003005000030F5;
defparam \aluout_EX_r[26]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[26]~99 (
// Equation(s):
// \aluout_EX_r[26]~99_combout  = ( \aluout_EX_r[26]~98_combout  & ( \Add2~69_sumout  ) ) # ( !\aluout_EX_r[26]~98_combout  & ( \Add2~69_sumout  & ( (((\aluout_EX_r[28]~56_combout  & \Add1~69_sumout )) # (\aluout_EX_r[31]~55_combout )) # 
// (\aluout_EX_r[26]~97_combout ) ) ) ) # ( \aluout_EX_r[26]~98_combout  & ( !\Add2~69_sumout  ) ) # ( !\aluout_EX_r[26]~98_combout  & ( !\Add2~69_sumout  & ( ((\aluout_EX_r[28]~56_combout  & \Add1~69_sumout )) # (\aluout_EX_r[26]~97_combout ) ) ) )

	.dataa(!\aluout_EX_r[26]~97_combout ),
	.datab(!\aluout_EX_r[31]~55_combout ),
	.datac(!\aluout_EX_r[28]~56_combout ),
	.datad(!\Add1~69_sumout ),
	.datae(!\aluout_EX_r[26]~98_combout ),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~99 .extended_lut = "off";
defparam \aluout_EX_r[26]~99 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \aluout_EX_r[26]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N8
dffeas \aluout_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[26]~99_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[26] .is_wysiwyg = "true";
defparam \aluout_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \regval_MEM[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[26]~17_combout ),
	.asdata(aluout_EX[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[26] .is_wysiwyg = "true";
defparam \regval_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \regs[12][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N2
dffeas \regs[14][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N4
dffeas \regs[13][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[14][26]~q  & ( \regs[13][26]~q  & ( (!inst_FE[0] & (((\regs[12][26]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (inst_FE[0] & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[15][26]~q )))) ) ) ) # ( !\regs[14][26]~q  & ( \regs[13][26]~q  & ( 
// (!inst_FE[0] & (!\inst_FE[1]~DUPLICATE_q  & ((\regs[12][26]~q )))) # (inst_FE[0] & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[15][26]~q )))) ) ) ) # ( \regs[14][26]~q  & ( !\regs[13][26]~q  & ( (!inst_FE[0] & (((\regs[12][26]~q )) # (\inst_FE[1]~DUPLICATE_q 
// ))) # (inst_FE[0] & (\inst_FE[1]~DUPLICATE_q  & (\regs[15][26]~q ))) ) ) ) # ( !\regs[14][26]~q  & ( !\regs[13][26]~q  & ( (!inst_FE[0] & (!\inst_FE[1]~DUPLICATE_q  & ((\regs[12][26]~q )))) # (inst_FE[0] & (\inst_FE[1]~DUPLICATE_q  & (\regs[15][26]~q ))) 
// ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[15][26]~q ),
	.datad(!\regs[12][26]~q ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\regs[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N20
dffeas \regs[4][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N46
dffeas \regs[7][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \regs[5][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N52
dffeas \regs[6][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[5][26]~q  & ( \regs[6][26]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][26]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][26]~q )))) ) ) ) # ( !\regs[5][26]~q  & 
// ( \regs[6][26]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\regs[4][26]~q )) # (\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\regs[7][26]~q )))) ) ) ) # ( \regs[5][26]~q  & ( !\regs[6][26]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (!\inst_FE[1]~DUPLICATE_q  & (\regs[4][26]~q ))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q ) # ((\regs[7][26]~q )))) ) ) ) # ( !\regs[5][26]~q  & ( !\regs[6][26]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (!\inst_FE[1]~DUPLICATE_q  & (\regs[4][26]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\inst_FE[1]~DUPLICATE_q  & ((\regs[7][26]~q )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[4][26]~q ),
	.datad(!\regs[7][26]~q ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\regs[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N20
dffeas \regs[10][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \regs[8][26]~feeder (
// Equation(s):
// \regs[8][26]~feeder_combout  = ( \regval_MEM[26]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][26]~feeder .extended_lut = "off";
defparam \regs[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N10
dffeas \regs[8][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N38
dffeas \regs[11][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N10
dffeas \regs[9][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[11][26]~q  & ( \regs[9][26]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[8][26]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][26]~q ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[11][26]~q  & ( \regs[9][26]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[8][26]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][26]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[11][26]~q  & ( !\regs[9][26]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[8][26]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][26]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[11][26]~q  & ( !\regs[9][26]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[8][26]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[10][26]~q )))) ) ) )

	.dataa(!\regs[10][26]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[8][26]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~1_combout  & ( \Mux37~2_combout  & ( (!inst_FE[3] & (((\Mux37~0_combout )) # (inst_FE[2]))) # (inst_FE[3] & ((!inst_FE[2]) # ((\Mux37~3_combout )))) ) ) ) # ( !\Mux37~1_combout  & ( \Mux37~2_combout  & ( (!inst_FE[3] & 
// (!inst_FE[2] & (\Mux37~0_combout ))) # (inst_FE[3] & ((!inst_FE[2]) # ((\Mux37~3_combout )))) ) ) ) # ( \Mux37~1_combout  & ( !\Mux37~2_combout  & ( (!inst_FE[3] & (((\Mux37~0_combout )) # (inst_FE[2]))) # (inst_FE[3] & (inst_FE[2] & ((\Mux37~3_combout 
// )))) ) ) ) # ( !\Mux37~1_combout  & ( !\Mux37~2_combout  & ( (!inst_FE[3] & (!inst_FE[2] & (\Mux37~0_combout ))) # (inst_FE[3] & (inst_FE[2] & ((\Mux37~3_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\Mux37~0_combout ),
	.datad(!\Mux37~3_combout ),
	.datae(!\Mux37~1_combout ),
	.dataf(!\Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \regval2_ID[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \regval2_EX[26]~feeder (
// Equation(s):
// \regval2_EX[26]~feeder_combout  = ( \regval2_ID[26]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[26]~feeder .extended_lut = "off";
defparam \regval2_EX[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N53
dffeas \regval2_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[26] .is_wysiwyg = "true";
defparam \regval2_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N59
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001002008004444444444444444440100080000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \rd_val_MEM_w[26]~16 (
// Equation(s):
// \rd_val_MEM_w[26]~16_combout  = ( \dmem~27_q  & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~27_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\dmem~27_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~16 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~16 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \rd_val_MEM_w[26]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N26
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \rd_val_MEM_w[26]~17 (
// Equation(s):
// \rd_val_MEM_w[26]~17_combout  = ( \dmem~42_combout  & ( dmem_rtl_0_bypass[82] & ( (dmem_rtl_0_bypass[81] & !\Equal19~6_combout ) ) ) ) # ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[82] & ( (!\Equal19~6_combout  & \rd_val_MEM_w[26]~16_combout ) ) ) ) # ( 
// \dmem~42_combout  & ( !dmem_rtl_0_bypass[82] & ( (dmem_rtl_0_bypass[81] & !\Equal19~6_combout ) ) ) ) # ( !\dmem~42_combout  & ( !dmem_rtl_0_bypass[82] & ( (dmem_rtl_0_bypass[81] & !\Equal19~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[81]),
	.datac(!\Equal19~6_combout ),
	.datad(!\rd_val_MEM_w[26]~16_combout ),
	.datae(!\dmem~42_combout ),
	.dataf(!dmem_rtl_0_bypass[82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~17 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~17 .lut_mask = 64'h3030303000F03030;
defparam \rd_val_MEM_w[26]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N37
dffeas \regval_MEM[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[26]~17_combout ),
	.asdata(aluout_EX[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \regs[3][26]~feeder (
// Equation(s):
// \regs[3][26]~feeder_combout  = ( \regval_MEM[26]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][26]~feeder .extended_lut = "off";
defparam \regs[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N49
dffeas \regs[3][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[0][26]~q  & ( \regs[2][26]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[1][26]~q ))) # (inst_FE[5] & (\regs[3][26]~q ))) ) ) ) # ( !\regs[0][26]~q  & ( \regs[2][26]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & 
// ((!inst_FE[5] & ((\regs[1][26]~q ))) # (inst_FE[5] & (\regs[3][26]~q )))) ) ) ) # ( \regs[0][26]~q  & ( !\regs[2][26]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & ((\regs[1][26]~q ))) # (inst_FE[5] & (\regs[3][26]~q )))) ) ) ) 
// # ( !\regs[0][26]~q  & ( !\regs[2][26]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[1][26]~q ))) # (inst_FE[5] & (\regs[3][26]~q )))) ) ) )

	.dataa(!\regs[3][26]~q ),
	.datab(!\regs[1][26]~q ),
	.datac(!inst_FE[4]),
	.datad(!inst_FE[5]),
	.datae(!\regs[0][26]~q ),
	.dataf(!\regs[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[14][26]~q  & ( \regs[13][26]~q  & ( (!inst_FE[5] & (((\regs[12][26]~q )) # (inst_FE[4]))) # (inst_FE[5] & ((!inst_FE[4]) # ((\regs[15][26]~q )))) ) ) ) # ( !\regs[14][26]~q  & ( \regs[13][26]~q  & ( (!inst_FE[5] & 
// (((\regs[12][26]~q )) # (inst_FE[4]))) # (inst_FE[5] & (inst_FE[4] & (\regs[15][26]~q ))) ) ) ) # ( \regs[14][26]~q  & ( !\regs[13][26]~q  & ( (!inst_FE[5] & (!inst_FE[4] & ((\regs[12][26]~q )))) # (inst_FE[5] & ((!inst_FE[4]) # ((\regs[15][26]~q )))) ) ) 
// ) # ( !\regs[14][26]~q  & ( !\regs[13][26]~q  & ( (!inst_FE[5] & (!inst_FE[4] & ((\regs[12][26]~q )))) # (inst_FE[5] & (inst_FE[4] & (\regs[15][26]~q ))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\regs[15][26]~q ),
	.datad(!\regs[12][26]~q ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\regs[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N21
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( inst_FE[4] & ( \regs[9][26]~q  & ( (!inst_FE[5]) # (\regs[11][26]~q ) ) ) ) # ( !inst_FE[4] & ( \regs[9][26]~q  & ( (!inst_FE[5] & ((\regs[8][26]~q ))) # (inst_FE[5] & (\regs[10][26]~q )) ) ) ) # ( inst_FE[4] & ( !\regs[9][26]~q  & ( 
// (inst_FE[5] & \regs[11][26]~q ) ) ) ) # ( !inst_FE[4] & ( !\regs[9][26]~q  & ( (!inst_FE[5] & ((\regs[8][26]~q ))) # (inst_FE[5] & (\regs[10][26]~q )) ) ) )

	.dataa(!\regs[10][26]~q ),
	.datab(!\regs[8][26]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[11][26]~q ),
	.datae(!inst_FE[4]),
	.dataf(!\regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[4][26]~q  & ( \regs[6][26]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[5][26]~q ))) # (inst_FE[5] & (\regs[7][26]~q ))) ) ) ) # ( !\regs[4][26]~q  & ( \regs[6][26]~q  & ( (!inst_FE[5] & (((inst_FE[4] & \regs[5][26]~q )))) # 
// (inst_FE[5] & (((!inst_FE[4])) # (\regs[7][26]~q ))) ) ) ) # ( \regs[4][26]~q  & ( !\regs[6][26]~q  & ( (!inst_FE[5] & (((!inst_FE[4]) # (\regs[5][26]~q )))) # (inst_FE[5] & (\regs[7][26]~q  & (inst_FE[4]))) ) ) ) # ( !\regs[4][26]~q  & ( !\regs[6][26]~q  
// & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[5][26]~q ))) # (inst_FE[5] & (\regs[7][26]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[7][26]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[5][26]~q ),
	.datae(!\regs[4][26]~q ),
	.dataf(!\regs[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~2_combout  & ( \Mux5~1_combout  & ( (!inst_FE[7] & (((inst_FE[6])) # (\Mux5~0_combout ))) # (inst_FE[7] & (((!inst_FE[6]) # (\Mux5~3_combout )))) ) ) ) # ( !\Mux5~2_combout  & ( \Mux5~1_combout  & ( (!inst_FE[7] & 
// (((inst_FE[6])) # (\Mux5~0_combout ))) # (inst_FE[7] & (((\Mux5~3_combout  & inst_FE[6])))) ) ) ) # ( \Mux5~2_combout  & ( !\Mux5~1_combout  & ( (!inst_FE[7] & (\Mux5~0_combout  & ((!inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6]) # (\Mux5~3_combout )))) ) 
// ) ) # ( !\Mux5~2_combout  & ( !\Mux5~1_combout  & ( (!inst_FE[7] & (\Mux5~0_combout  & ((!inst_FE[6])))) # (inst_FE[7] & (((\Mux5~3_combout  & inst_FE[6])))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\Mux5~0_combout ),
	.datac(!\Mux5~3_combout ),
	.datad(!inst_FE[6]),
	.datae(!\Mux5~2_combout ),
	.dataf(!\Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N25
dffeas \regval1_ID[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \regval1_ID[28]~DUPLICATE_q  & ( regval1_ID[27] & ( ((!regval2_ID[0] & ((\regval1_ID[25]~DUPLICATE_q ))) # (regval2_ID[0] & (\regval1_ID[26]~DUPLICATE_q ))) # (regval2_ID[1]) ) ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( 
// regval1_ID[27] & ( (!regval2_ID[0] & (((\regval1_ID[25]~DUPLICATE_q )) # (regval2_ID[1]))) # (regval2_ID[0] & (!regval2_ID[1] & (\regval1_ID[26]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[28]~DUPLICATE_q  & ( !regval1_ID[27] & ( (!regval2_ID[0] & 
// (!regval2_ID[1] & ((\regval1_ID[25]~DUPLICATE_q )))) # (regval2_ID[0] & (((\regval1_ID[26]~DUPLICATE_q )) # (regval2_ID[1]))) ) ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( !regval1_ID[27] & ( (!regval2_ID[1] & ((!regval2_ID[0] & 
// ((\regval1_ID[25]~DUPLICATE_q ))) # (regval2_ID[0] & (\regval1_ID[26]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval1_ID[25]~DUPLICATE_q ),
	.datae(!\regval1_ID[28]~DUPLICATE_q ),
	.dataf(!regval1_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \ShiftRight0~35_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~41_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~36_combout  & ((!\regval2_ID[3]~DUPLICATE_q )))) ) ) # 
// ( !\ShiftRight0~35_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~36_combout )))) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h1B001BAA1B001BAA;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[21]~111 (
// Equation(s):
// \aluout_EX_r[21]~111_combout  = ( regval2_ID[21] & ( (\aluout_EX_r[22]~8_combout  & (!regval1_ID[21] & \op2_ID[1]~DUPLICATE_q )) ) ) # ( !regval2_ID[21] & ( (\aluout_EX_r[22]~8_combout  & (regval1_ID[21] & \op2_ID[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[22]~8_combout ),
	.datac(!regval1_ID[21]),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(!regval2_ID[21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~111 .extended_lut = "off";
defparam \aluout_EX_r[21]~111 .lut_mask = 64'h0003003000030030;
defparam \aluout_EX_r[21]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N15
cyclonev_lcell_comb \aluout_EX_r[21]~112 (
// Equation(s):
// \aluout_EX_r[21]~112_combout  = ( \aluout_EX_r[22]~69_combout  & ( \aluout_EX_r[31]~6_combout  & ( (\aluout_EX_r[21]~71_combout  & ((\aluout_EX_r[21]~111_combout ) # (\ShiftRight0~47_combout ))) ) ) ) # ( !\aluout_EX_r[22]~69_combout  & ( 
// \aluout_EX_r[31]~6_combout  & ( (\aluout_EX_r[21]~71_combout  & \aluout_EX_r[21]~111_combout ) ) ) ) # ( \aluout_EX_r[22]~69_combout  & ( !\aluout_EX_r[31]~6_combout  & ( (\aluout_EX_r[21]~71_combout  & \aluout_EX_r[21]~111_combout ) ) ) ) # ( 
// !\aluout_EX_r[22]~69_combout  & ( !\aluout_EX_r[31]~6_combout  & ( (\aluout_EX_r[21]~71_combout  & \aluout_EX_r[21]~111_combout ) ) ) )

	.dataa(!\aluout_EX_r[21]~71_combout ),
	.datab(!\ShiftRight0~47_combout ),
	.datac(!\aluout_EX_r[21]~111_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[22]~69_combout ),
	.dataf(!\aluout_EX_r[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~112 .extended_lut = "off";
defparam \aluout_EX_r[21]~112 .lut_mask = 64'h0505050505051515;
defparam \aluout_EX_r[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \aluout_EX_r[21]~110 (
// Equation(s):
// \aluout_EX_r[21]~110_combout  = ( !\Equal11~0_combout  & ( (!\aluout_EX_r[20]~12_combout  & (((\Equal12~0_combout  & PC_ID[21])))) # (\aluout_EX_r[20]~12_combout  & (((\Equal12~0_combout  & PC_ID[21])) # (regval1_ID[21]))) ) )

	.dataa(!\aluout_EX_r[20]~12_combout ),
	.datab(!regval1_ID[21]),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[21]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~110 .extended_lut = "off";
defparam \aluout_EX_r[21]~110 .lut_mask = 64'h111F111F00000000;
defparam \aluout_EX_r[21]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \aluout_EX_r[22]~114 (
// Equation(s):
// \aluout_EX_r[22]~114_combout  = ( \aluout_EX_r[11]~34_combout  & ( (\op2_ID[5]~DUPLICATE_q  & \Equal11~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!\Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~114 .extended_lut = "off";
defparam \aluout_EX_r[22]~114 .lut_mask = 64'h00000000000F000F;
defparam \aluout_EX_r[22]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N54
cyclonev_lcell_comb \aluout_EX_r[21]~193 (
// Equation(s):
// \aluout_EX_r[21]~193_combout  = ( regval2_ID[21] & ( \aluout_EX_r[20]~113_combout  & ( (!op2_ID[3] & (((op2_ID[0] & \aluout_EX_r[22]~114_combout )))) # (op2_ID[3] & (regval1_ID[21])) ) ) ) # ( !regval2_ID[21] & ( \aluout_EX_r[20]~113_combout  & ( 
// (op2_ID[3] & ((!regval1_ID[21]) # ((!op2_ID[0] & \aluout_EX_r[22]~114_combout )))) ) ) ) # ( regval2_ID[21] & ( !\aluout_EX_r[20]~113_combout  & ( (op2_ID[0] & (\aluout_EX_r[22]~114_combout  & !op2_ID[3])) ) ) ) # ( !regval2_ID[21] & ( 
// !\aluout_EX_r[20]~113_combout  & ( (!op2_ID[0] & (\aluout_EX_r[22]~114_combout  & op2_ID[3])) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX_r[22]~114_combout ),
	.datad(!op2_ID[3]),
	.datae(!regval2_ID[21]),
	.dataf(!\aluout_EX_r[20]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~193 .extended_lut = "off";
defparam \aluout_EX_r[21]~193 .lut_mask = 64'h000C030000AE0355;
defparam \aluout_EX_r[21]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[21]~115 (
// Equation(s):
// \aluout_EX_r[21]~115_combout  = ( \aluout_EX_r[14]~75_combout  & ( \aluout_EX_r[14]~74_combout  & ( (!op2_ID[0] & ((!regval1_ID[21]) # (regval2_ID[21]))) # (op2_ID[0] & ((!regval2_ID[21]) # (regval1_ID[21]))) ) ) ) # ( !\aluout_EX_r[14]~75_combout  & ( 
// \aluout_EX_r[14]~74_combout  & ( (!regval1_ID[21] & ((!op2_ID[0]) # (!regval2_ID[21]))) ) ) ) # ( \aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[14]~74_combout  & ( (regval1_ID[21] & ((regval2_ID[21]) # (op2_ID[0]))) ) ) )

	.dataa(gnd),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[21]),
	.datad(!regval1_ID[21]),
	.datae(!\aluout_EX_r[14]~75_combout ),
	.dataf(!\aluout_EX_r[14]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~115 .extended_lut = "off";
defparam \aluout_EX_r[21]~115 .lut_mask = 64'h0000003FFC00FC3F;
defparam \aluout_EX_r[21]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~14_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # (\ShiftLeft0~15_combout ))) ) ) # ( !\ShiftLeft0~14_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & \ShiftLeft0~15_combout )) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N42
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q ) # ((!regval2_ID[2] & (\ShiftLeft0~21_combout )) # (regval2_ID[2] & ((\ShiftLeft0~13_combout )))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( 
// \ShiftLeft0~26_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~21_combout  & ((\regval2_ID[3]~DUPLICATE_q )))) # (regval2_ID[2] & (((!\regval2_ID[3]~DUPLICATE_q ) # (\ShiftLeft0~13_combout )))) ) ) ) # ( \ShiftLeft0~25_combout  & ( !\ShiftLeft0~26_combout  & 
// ( (!regval2_ID[2] & (((!\regval2_ID[3]~DUPLICATE_q )) # (\ShiftLeft0~21_combout ))) # (regval2_ID[2] & (((\ShiftLeft0~13_combout  & \regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( !\ShiftLeft0~26_combout  & ( 
// (\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2] & (\ShiftLeft0~21_combout )) # (regval2_ID[2] & ((\ShiftLeft0~13_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~21_combout ),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[21]~116 (
// Equation(s):
// \aluout_EX_r[21]~116_combout  = ( \ShiftLeft0~20_combout  & ( \ShiftLeft0~55_combout  & ( (\aluout_EX_r[6]~18_combout  & op2_ID[0]) ) ) ) # ( !\ShiftLeft0~20_combout  & ( \ShiftLeft0~55_combout  & ( (!regval2_ID[4] & (\aluout_EX_r[6]~18_combout  & 
// op2_ID[0])) ) ) ) # ( \ShiftLeft0~20_combout  & ( !\ShiftLeft0~55_combout  & ( (regval2_ID[4] & (\aluout_EX_r[6]~18_combout  & op2_ID[0])) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(gnd),
	.datac(!\aluout_EX_r[6]~18_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~116 .extended_lut = "off";
defparam \aluout_EX_r[21]~116 .lut_mask = 64'h00000005000A000F;
defparam \aluout_EX_r[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \aluout_EX_r[21]~194 (
// Equation(s):
// \aluout_EX_r[21]~194_combout  = ( \Add1~81_sumout  & ( !\aluout_EX_r[21]~116_combout  & ( (!\aluout_EX_r[21]~193_combout  & (!\aluout_EX_r[21]~115_combout  & ((!\aluout_EX_r[13]~11_combout ) # (!\aluout_EX_r[28]~32_combout )))) ) ) ) # ( !\Add1~81_sumout  
// & ( !\aluout_EX_r[21]~116_combout  & ( (!\aluout_EX_r[21]~193_combout  & !\aluout_EX_r[21]~115_combout ) ) ) )

	.dataa(!\aluout_EX_r[13]~11_combout ),
	.datab(!\aluout_EX_r[21]~193_combout ),
	.datac(!\aluout_EX_r[28]~32_combout ),
	.datad(!\aluout_EX_r[21]~115_combout ),
	.datae(!\Add1~81_sumout ),
	.dataf(!\aluout_EX_r[21]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~194 .extended_lut = "off";
defparam \aluout_EX_r[21]~194 .lut_mask = 64'hCC00C80000000000;
defparam \aluout_EX_r[21]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \aluout_EX_r[21]~117 (
// Equation(s):
// \aluout_EX_r[21]~117_combout  = ( \Add2~81_sumout  & ( \aluout_EX_r[21]~194_combout  & ( (((\aluout_EX_r[13]~11_combout  & \aluout_EX_r[31]~31_combout )) # (\aluout_EX_r[21]~110_combout )) # (\aluout_EX_r[21]~112_combout ) ) ) ) # ( !\Add2~81_sumout  & ( 
// \aluout_EX_r[21]~194_combout  & ( (\aluout_EX_r[21]~110_combout ) # (\aluout_EX_r[21]~112_combout ) ) ) ) # ( \Add2~81_sumout  & ( !\aluout_EX_r[21]~194_combout  ) ) # ( !\Add2~81_sumout  & ( !\aluout_EX_r[21]~194_combout  ) )

	.dataa(!\aluout_EX_r[21]~112_combout ),
	.datab(!\aluout_EX_r[21]~110_combout ),
	.datac(!\aluout_EX_r[13]~11_combout ),
	.datad(!\aluout_EX_r[31]~31_combout ),
	.datae(!\Add2~81_sumout ),
	.dataf(!\aluout_EX_r[21]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~117 .extended_lut = "off";
defparam \aluout_EX_r[21]~117 .lut_mask = 64'hFFFFFFFF7777777F;
defparam \aluout_EX_r[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N25
dffeas \aluout_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[21]~117_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[21] .is_wysiwyg = "true";
defparam \aluout_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N25
dffeas \regval_MEM[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[21]~61_combout ),
	.asdata(aluout_EX[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[21] .is_wysiwyg = "true";
defparam \regval_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \regs[7][21]~feeder (
// Equation(s):
// \regs[7][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][21]~feeder .extended_lut = "off";
defparam \regs[7][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \regs[7][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \regs[11][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \regs[3][21]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[3][21]~DUPLICATE_q  & ( \regs[15][21]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[7][21]~q ))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[11][21]~q )))) ) ) ) # ( !\regs[3][21]~DUPLICATE_q  & ( \regs[15][21]~q  & ( 
// (!inst_FE[7] & (\regs[7][21]~q  & ((inst_FE[6])))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[11][21]~q )))) ) ) ) # ( \regs[3][21]~DUPLICATE_q  & ( !\regs[15][21]~q  & ( (!inst_FE[7] & (((!inst_FE[6])) # (\regs[7][21]~q ))) # (inst_FE[7] & 
// (((\regs[11][21]~q  & !inst_FE[6])))) ) ) ) # ( !\regs[3][21]~DUPLICATE_q  & ( !\regs[15][21]~q  & ( (!inst_FE[7] & (\regs[7][21]~q  & ((inst_FE[6])))) # (inst_FE[7] & (((\regs[11][21]~q  & !inst_FE[6])))) ) ) )

	.dataa(!\regs[7][21]~q ),
	.datab(!\regs[11][21]~q ),
	.datac(!inst_FE[7]),
	.datad(!inst_FE[6]),
	.datae(!\regs[3][21]~DUPLICATE_q ),
	.dataf(!\regs[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \regs[1][21]~q  & ( inst_FE[6] & ( (!inst_FE[7] & ((\regs[5][21]~q ))) # (inst_FE[7] & (\regs[13][21]~q )) ) ) ) # ( !\regs[1][21]~q  & ( inst_FE[6] & ( (!inst_FE[7] & ((\regs[5][21]~q ))) # (inst_FE[7] & (\regs[13][21]~q )) ) ) ) # 
// ( \regs[1][21]~q  & ( !inst_FE[6] & ( (!inst_FE[7]) # (\regs[9][21]~q ) ) ) ) # ( !\regs[1][21]~q  & ( !inst_FE[6] & ( (inst_FE[7] & \regs[9][21]~q ) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[13][21]~q ),
	.datac(!\regs[9][21]~q ),
	.datad(!\regs[5][21]~q ),
	.datae(!\regs[1][21]~q ),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \regs[10][21]~q  & ( \regs[2][21]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[6][21]~q )) # (inst_FE[7] & ((\regs[14][21]~q )))) ) ) ) # ( !\regs[10][21]~q  & ( \regs[2][21]~q  & ( (!inst_FE[7] & ((!inst_FE[6]) # ((\regs[6][21]~q 
// )))) # (inst_FE[7] & (inst_FE[6] & ((\regs[14][21]~q )))) ) ) ) # ( \regs[10][21]~q  & ( !\regs[2][21]~q  & ( (!inst_FE[7] & (inst_FE[6] & (\regs[6][21]~q ))) # (inst_FE[7] & ((!inst_FE[6]) # ((\regs[14][21]~q )))) ) ) ) # ( !\regs[10][21]~q  & ( 
// !\regs[2][21]~q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[6][21]~q )) # (inst_FE[7] & ((\regs[14][21]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!inst_FE[6]),
	.datac(!\regs[6][21]~q ),
	.datad(!\regs[14][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\regs[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \regs[0][21]~q  & ( \regs[8][21]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[4][21]~q )) # (inst_FE[7] & ((\regs[12][21]~q )))) ) ) ) # ( !\regs[0][21]~q  & ( \regs[8][21]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & (\regs[4][21]~q )) # (inst_FE[7] & ((\regs[12][21]~q ))))) ) ) ) # ( \regs[0][21]~q  & ( !\regs[8][21]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & (\regs[4][21]~q )) # (inst_FE[7] & ((\regs[12][21]~q ))))) ) ) 
// ) # ( !\regs[0][21]~q  & ( !\regs[8][21]~q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[4][21]~q )) # (inst_FE[7] & ((\regs[12][21]~q ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[4][21]~q ),
	.datac(!\regs[12][21]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[0][21]~q ),
	.dataf(!\regs[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~2_combout  & ( \Mux10~0_combout  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\Mux10~1_combout ))) # (inst_FE[5] & (\Mux10~3_combout ))) ) ) ) # ( !\Mux10~2_combout  & ( \Mux10~0_combout  & ( (!inst_FE[5] & ((!inst_FE[4]) # 
// ((\Mux10~1_combout )))) # (inst_FE[5] & (inst_FE[4] & (\Mux10~3_combout ))) ) ) ) # ( \Mux10~2_combout  & ( !\Mux10~0_combout  & ( (!inst_FE[5] & (inst_FE[4] & ((\Mux10~1_combout )))) # (inst_FE[5] & ((!inst_FE[4]) # ((\Mux10~3_combout )))) ) ) ) # ( 
// !\Mux10~2_combout  & ( !\Mux10~0_combout  & ( (inst_FE[4] & ((!inst_FE[5] & ((\Mux10~1_combout ))) # (inst_FE[5] & (\Mux10~3_combout )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\Mux10~3_combout ),
	.datad(!\Mux10~1_combout ),
	.datae(!\Mux10~2_combout ),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N25
dffeas \regval1_ID[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N12
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( regval1_ID[20] & ( regval1_ID[19] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[18])) # (\regval2_ID[1]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q ) # ((\regval1_ID[21]~DUPLICATE_q )))) 
// ) ) ) # ( !regval1_ID[20] & ( regval1_ID[19] & ( (!\regval2_ID[0]~DUPLICATE_q  & (!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[18])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q ) # ((\regval1_ID[21]~DUPLICATE_q )))) ) ) ) # ( 
// regval1_ID[20] & ( !regval1_ID[19] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[18])) # (\regval2_ID[1]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[21]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[20] & ( 
// !regval1_ID[19] & ( (!\regval2_ID[0]~DUPLICATE_q  & (!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[18])))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[21]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval1_ID[21]~DUPLICATE_q ),
	.datad(!regval1_ID[18]),
	.datae(!regval1_ID[20]),
	.dataf(!regval1_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h018923AB45CD67EF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N6
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( regval1_ID[14] & ( regval1_ID[16] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[15]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17]))) ) ) ) # ( !regval1_ID[14] & ( regval1_ID[16] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[15])))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[17]))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[16] & ( (!\regval2_ID[1]~DUPLICATE_q  & 
// (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[15])))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17] & (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[16] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & 
// ((regval1_ID[15]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[17])))) ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[15]),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N42
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~29_combout  & ( \ShiftRight0~22_combout  & ( (!regval2_ID[2]) # ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout )))) ) ) ) # ( 
// !\ShiftRight0~29_combout  & ( \ShiftRight0~22_combout  & ( (!regval2_ID[2] & (\regval2_ID[3]~DUPLICATE_q )) # (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout ))))) ) 
// ) ) # ( \ShiftRight0~29_combout  & ( !\ShiftRight0~22_combout  & ( (!regval2_ID[2] & (!\regval2_ID[3]~DUPLICATE_q )) # (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout 
// ))))) ) ) ) # ( !\ShiftRight0~29_combout  & ( !\ShiftRight0~22_combout  & ( (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~23_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~29_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \aluout_EX_r[14]~154 (
// Equation(s):
// \aluout_EX_r[14]~154_combout  = ( \ShiftRight0~57_combout  & ( (!regval2_ID[4] & ((!op2_ID[0]) # (\ShiftLeft0~47_combout ))) ) ) # ( !\ShiftRight0~57_combout  & ( (!regval2_ID[4] & (\ShiftLeft0~47_combout  & op2_ID[0])) ) )

	.dataa(gnd),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftLeft0~47_combout ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\ShiftRight0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~154 .extended_lut = "off";
defparam \aluout_EX_r[14]~154 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \aluout_EX_r[14]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[14]~215 (
// Equation(s):
// \aluout_EX_r[14]~215_combout  = ( \aluout_EX_r[14]~214_combout  & ( \aluout_EX_r[14]~154_combout  & ( (!op2_ID[1] & (!\aluout_EX_r[6]~18_combout  & (\aluout_EX_r[14]~157_combout  & !\aluout_EX_r[14]~151_combout ))) ) ) ) # ( !\aluout_EX_r[14]~214_combout  
// & ( \aluout_EX_r[14]~154_combout  & ( (!\aluout_EX_r[6]~18_combout  & (\aluout_EX_r[14]~157_combout  & !\aluout_EX_r[14]~151_combout )) ) ) ) # ( \aluout_EX_r[14]~214_combout  & ( !\aluout_EX_r[14]~154_combout  & ( (!op2_ID[1] & 
// (\aluout_EX_r[14]~157_combout  & !\aluout_EX_r[14]~151_combout )) ) ) ) # ( !\aluout_EX_r[14]~214_combout  & ( !\aluout_EX_r[14]~154_combout  & ( (\aluout_EX_r[14]~157_combout  & !\aluout_EX_r[14]~151_combout ) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\aluout_EX_r[6]~18_combout ),
	.datac(!\aluout_EX_r[14]~157_combout ),
	.datad(!\aluout_EX_r[14]~151_combout ),
	.datae(!\aluout_EX_r[14]~214_combout ),
	.dataf(!\aluout_EX_r[14]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~215 .extended_lut = "off";
defparam \aluout_EX_r[14]~215 .lut_mask = 64'h0F000A000C000800;
defparam \aluout_EX_r[14]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N45
cyclonev_lcell_comb \aluout_EX_r[14]~152 (
// Equation(s):
// \aluout_EX_r[14]~152_combout  = ( \ShiftRight0~24_combout  & ( (\ShiftLeft0~6_combout  & regval2_ID[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~152 .extended_lut = "off";
defparam \aluout_EX_r[14]~152 .lut_mask = 64'h00000000000F000F;
defparam \aluout_EX_r[14]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[14]~153 (
// Equation(s):
// \aluout_EX_r[14]~153_combout  = ( \aluout_EX_r[14]~152_combout  & ( \Add1~117_sumout  & ( (\aluout_EX_r[14]~21_combout  & (\aluout_EX_r[13]~11_combout  & ((!\op2_ID[4]~DUPLICATE_q ) # (\aluout_EX_r[31]~6_combout )))) ) ) ) # ( 
// !\aluout_EX_r[14]~152_combout  & ( \Add1~117_sumout  & ( (\aluout_EX_r[14]~21_combout  & (\aluout_EX_r[13]~11_combout  & !\op2_ID[4]~DUPLICATE_q )) ) ) ) # ( \aluout_EX_r[14]~152_combout  & ( !\Add1~117_sumout  & ( (\aluout_EX_r[14]~21_combout  & 
// (\aluout_EX_r[13]~11_combout  & \aluout_EX_r[31]~6_combout )) ) ) )

	.dataa(!\aluout_EX_r[14]~21_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[31]~6_combout ),
	.datad(!\op2_ID[4]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[14]~152_combout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~153 .extended_lut = "off";
defparam \aluout_EX_r[14]~153 .lut_mask = 64'h0000010111001101;
defparam \aluout_EX_r[14]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N27
cyclonev_lcell_comb \aluout_EX_r[14]~159 (
// Equation(s):
// \aluout_EX_r[14]~159_combout  = ( \Add2~117_sumout  & ( op2_ID[1] & ( (!\aluout_EX_r[14]~215_combout ) # (\aluout_EX_r[14]~153_combout ) ) ) ) # ( !\Add2~117_sumout  & ( op2_ID[1] & ( (!\aluout_EX_r[14]~215_combout ) # (\aluout_EX_r[14]~153_combout ) ) ) 
// ) # ( \Add2~117_sumout  & ( !op2_ID[1] & ( (!\aluout_EX_r[14]~215_combout ) # (((!op2_ID[2] & \aluout_EX_r[14]~158_combout )) # (\aluout_EX_r[14]~153_combout )) ) ) ) # ( !\Add2~117_sumout  & ( !op2_ID[1] & ( (!\aluout_EX_r[14]~215_combout ) # 
// (\aluout_EX_r[14]~153_combout ) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\aluout_EX_r[14]~158_combout ),
	.datac(!\aluout_EX_r[14]~215_combout ),
	.datad(!\aluout_EX_r[14]~153_combout ),
	.datae(!\Add2~117_sumout ),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~159 .extended_lut = "off";
defparam \aluout_EX_r[14]~159 .lut_mask = 64'hF0FFF2FFF0FFF0FF;
defparam \aluout_EX_r[14]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N14
dffeas \aluout_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~159_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14] .is_wysiwyg = "true";
defparam \aluout_EX[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121049012000044440000444401048010204082FFFFFFFFFFFFC000";
// synopsys translate_on

// Location: FF_X44_Y3_N35
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N33
cyclonev_lcell_comb \rd_val_MEM_w[12]~42 (
// Equation(s):
// \rd_val_MEM_w[12]~42_combout  = ( \dmem~13_q  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~13_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~13_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )) ) ) ) # ( !\dmem~13_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\dmem~13_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~42 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~42 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \rd_val_MEM_w[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N17
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N30
cyclonev_lcell_comb \rd_val_MEM_w[12]~43 (
// Equation(s):
// \rd_val_MEM_w[12]~43_combout  = ( \dmem~42_combout  & ( dmem_rtl_0_bypass[54] & ( (dmem_rtl_0_bypass[53] & !\Equal19~6_combout ) ) ) ) # ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[54] & ( (!\Equal19~6_combout  & \rd_val_MEM_w[12]~42_combout ) ) ) ) # ( 
// \dmem~42_combout  & ( !dmem_rtl_0_bypass[54] & ( (dmem_rtl_0_bypass[53] & !\Equal19~6_combout ) ) ) ) # ( !\dmem~42_combout  & ( !dmem_rtl_0_bypass[54] & ( (dmem_rtl_0_bypass[53] & !\Equal19~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!\Equal19~6_combout ),
	.datad(!\rd_val_MEM_w[12]~42_combout ),
	.datae(!\dmem~42_combout ),
	.dataf(!dmem_rtl_0_bypass[54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~43 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~43 .lut_mask = 64'h3030303000F03030;
defparam \rd_val_MEM_w[12]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N31
dffeas \regval_MEM[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[12]~43_combout ),
	.asdata(aluout_EX[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[12] .is_wysiwyg = "true";
defparam \regval_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N26
dffeas \regs[14][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[15][12]~q  & ( \regs[12][12]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[13][12]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][12]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\regs[15][12]~q  & ( \regs[12][12]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q ) # ((\regs[13][12]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & (\regs[14][12]~q ))) ) ) ) # ( \regs[15][12]~q  & ( !\regs[12][12]~q  
// & ( (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q  & ((\regs[13][12]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[14][12]~q )) # (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][12]~q  & ( !\regs[12][12]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\inst_FE[0]~DUPLICATE_q  & ((\regs[13][12]~q )))) # (\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q  & (\regs[14][12]~q ))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[14][12]~q ),
	.datad(!\regs[13][12]~q ),
	.datae(!\regs[15][12]~q ),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \regs[0][12]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N35
dffeas \regs[3][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[2][12]~q  & ( \regs[3][12]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][12]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][12]~q )))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[2][12]~q  & ( \regs[3][12]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][12]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][12]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[2][12]~q  & ( !\regs[3][12]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][12]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][12]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[2][12]~q  & ( !\regs[3][12]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][12]~DUPLICATE_q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][12]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[0][12]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[1][12]~q ),
	.datae(!\regs[2][12]~q ),
	.dataf(!\regs[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h202A707A252F757F;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[8][12]~q  & ( \regs[10][12]~q  & ( (!\inst_FE[0]~DUPLICATE_q ) # ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[11][12]~q ))) ) ) ) # ( !\regs[8][12]~q  & ( \regs[10][12]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[11][12]~q )))) ) ) ) # ( \regs[8][12]~q  & ( !\regs[10][12]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[11][12]~q )))) ) ) ) # ( !\regs[8][12]~q  & ( !\regs[10][12]~q  & ( 
// (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (\regs[11][12]~q )))) ) ) )

	.dataa(!\regs[11][12]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[9][12]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[8][12]~q ),
	.dataf(!\regs[10][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[5][12]~q  & ( \regs[4][12]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][12]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][12]~q )))) ) ) ) # ( !\regs[5][12]~q  & ( \regs[4][12]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][12]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][12]~q ))))) ) ) ) # ( \regs[5][12]~q  & ( !\regs[4][12]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][12]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][12]~q ))))) ) ) ) # ( !\regs[5][12]~q  & ( !\regs[4][12]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][12]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][12]~q ))))) ) ) )

	.dataa(!\regs[6][12]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[7][12]~q ),
	.datae(!\regs[5][12]~q ),
	.dataf(!\regs[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~2_combout  & ( \Mux51~1_combout  & ( (!inst_FE[2] & (((\Mux51~0_combout )) # (inst_FE[3]))) # (inst_FE[2] & ((!inst_FE[3]) # ((\Mux51~3_combout )))) ) ) ) # ( !\Mux51~2_combout  & ( \Mux51~1_combout  & ( (!inst_FE[2] & 
// (!inst_FE[3] & ((\Mux51~0_combout )))) # (inst_FE[2] & ((!inst_FE[3]) # ((\Mux51~3_combout )))) ) ) ) # ( \Mux51~2_combout  & ( !\Mux51~1_combout  & ( (!inst_FE[2] & (((\Mux51~0_combout )) # (inst_FE[3]))) # (inst_FE[2] & (inst_FE[3] & (\Mux51~3_combout 
// ))) ) ) ) # ( !\Mux51~2_combout  & ( !\Mux51~1_combout  & ( (!inst_FE[2] & (!inst_FE[3] & ((\Mux51~0_combout )))) # (inst_FE[2] & (inst_FE[3] & (\Mux51~3_combout ))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\Mux51~3_combout ),
	.datad(!\Mux51~0_combout ),
	.datae(!\Mux51~2_combout ),
	.dataf(!\Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \regval2_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12] .is_wysiwyg = "true";
defparam \regval2_ID[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[12]~163 (
// Equation(s):
// \aluout_EX_r[12]~163_combout  = ( op2_ID[1] & ( \aluout_EX_r[22]~8_combout  & ( (!op2_ID[0] & (!op2_ID[3] $ (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12])))) ) ) ) # ( !op2_ID[1] & ( \aluout_EX_r[22]~8_combout  & ( !op2_ID[3] $ 
// (((!\regval1_ID[12]~DUPLICATE_q  & ((!op2_ID[0]) # (!regval2_ID[12]))) # (\regval1_ID[12]~DUPLICATE_q  & (!op2_ID[0] & !regval2_ID[12])))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[12]),
	.datae(!op2_ID[1]),
	.dataf(!\aluout_EX_r[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~163 .extended_lut = "off";
defparam \aluout_EX_r[12]~163 .lut_mask = 64'h00000000566A6090;
defparam \aluout_EX_r[12]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \aluout_EX_r[12]~164 (
// Equation(s):
// \aluout_EX_r[12]~164_combout  = ( \aluout_EX_r[20]~12_combout  & ( (!\Equal11~0_combout  & (((PC_ID[12] & \Equal12~0_combout )) # (regval1_ID[12]))) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (PC_ID[12] & (\Equal12~0_combout  & !\Equal11~0_combout )) ) )

	.dataa(!PC_ID[12]),
	.datab(!regval1_ID[12]),
	.datac(!\Equal12~0_combout ),
	.datad(!\Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~164 .extended_lut = "off";
defparam \aluout_EX_r[12]~164 .lut_mask = 64'h0500050037003700;
defparam \aluout_EX_r[12]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N36
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[14])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[15])))) ) ) ) # ( 
// !\regval1_ID[13]~DUPLICATE_q  & ( \regval1_ID[12]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (regval1_ID[14]))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & regval1_ID[15])))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( 
// !\regval1_ID[12]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[14] & (regval2_ID[1]))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[15])))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !\regval1_ID[12]~DUPLICATE_q  & ( 
// (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[14])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[15]))))) ) ) )

	.dataa(!regval1_ID[14]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[15]),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( regval2_ID[2] & ( \ShiftRight0~11_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~16_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~10_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~11_combout  & 
// ( (\ShiftRight0~15_combout ) # (\regval2_ID[3]~DUPLICATE_q ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~11_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~16_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~10_combout ))) ) ) ) # ( 
// !regval2_ID[2] & ( !\ShiftRight0~11_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & \ShiftRight0~15_combout ) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\ShiftRight0~15_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h00AA272755FF2727;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[12]~168 (
// Equation(s):
// \aluout_EX_r[12]~168_combout  = ( \ShiftRight0~59_combout  & ( \ShiftLeft0~29_combout  & ( (!regval2_ID[4]) # ((!op2_ID[0] & (\ShiftLeft0~6_combout  & \ShiftRight0~9_combout ))) ) ) ) # ( !\ShiftRight0~59_combout  & ( \ShiftLeft0~29_combout  & ( 
// (!op2_ID[0] & (regval2_ID[4] & (\ShiftLeft0~6_combout  & \ShiftRight0~9_combout ))) # (op2_ID[0] & (!regval2_ID[4])) ) ) ) # ( \ShiftRight0~59_combout  & ( !\ShiftLeft0~29_combout  & ( (!op2_ID[0] & ((!regval2_ID[4]) # ((\ShiftLeft0~6_combout  & 
// \ShiftRight0~9_combout )))) ) ) ) # ( !\ShiftRight0~59_combout  & ( !\ShiftLeft0~29_combout  & ( (!op2_ID[0] & (regval2_ID[4] & (\ShiftLeft0~6_combout  & \ShiftRight0~9_combout ))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(!\ShiftRight0~59_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~168 .extended_lut = "off";
defparam \aluout_EX_r[12]~168 .lut_mask = 64'h0002888A4446CCCE;
defparam \aluout_EX_r[12]~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[12]~169 (
// Equation(s):
// \aluout_EX_r[12]~169_combout  = ( \aluout_EX_r[12]~168_combout  & ( (!\aluout_EX_r[12]~164_combout  & ((!\aluout_EX_r[13]~11_combout ) # ((!\aluout_EX_r[9]~7_combout  & !\aluout_EX_r[12]~163_combout )))) ) ) # ( !\aluout_EX_r[12]~168_combout  & ( 
// (!\aluout_EX_r[12]~164_combout  & ((!\aluout_EX_r[13]~11_combout ) # (!\aluout_EX_r[12]~163_combout ))) ) )

	.dataa(!\aluout_EX_r[9]~7_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[12]~163_combout ),
	.datad(!\aluout_EX_r[12]~164_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~169 .extended_lut = "off";
defparam \aluout_EX_r[12]~169 .lut_mask = 64'hFC00FC00EC00EC00;
defparam \aluout_EX_r[12]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N9
cyclonev_lcell_comb \aluout_EX_r[12]~165 (
// Equation(s):
// \aluout_EX_r[12]~165_combout  = ( \Add2~125_sumout  & ( \aluout_EX_r[12]~169_combout  & ( (\aluout_EX_r[13]~11_combout  & (((\aluout_EX_r[28]~32_combout  & \Add1~125_sumout )) # (\aluout_EX_r[31]~31_combout ))) ) ) ) # ( !\Add2~125_sumout  & ( 
// \aluout_EX_r[12]~169_combout  & ( (\aluout_EX_r[28]~32_combout  & (\aluout_EX_r[13]~11_combout  & \Add1~125_sumout )) ) ) ) # ( \Add2~125_sumout  & ( !\aluout_EX_r[12]~169_combout  ) ) # ( !\Add2~125_sumout  & ( !\aluout_EX_r[12]~169_combout  ) )

	.dataa(!\aluout_EX_r[28]~32_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\Add1~125_sumout ),
	.datad(!\aluout_EX_r[31]~31_combout ),
	.datae(!\Add2~125_sumout ),
	.dataf(!\aluout_EX_r[12]~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~165 .extended_lut = "off";
defparam \aluout_EX_r[12]~165 .lut_mask = 64'hFFFFFFFF01010133;
defparam \aluout_EX_r[12]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N47
dffeas \aluout_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~165_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[12] .is_wysiwyg = "true";
defparam \aluout_EX[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121089002004400440044004400448000204181FFFFFFFFFFFFD001";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N33
cyclonev_lcell_comb \rd_val_MEM_w[11]~40 (
// Equation(s):
// \rd_val_MEM_w[11]~40_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~12_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~12_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~12_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~40 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~40 .lut_mask = 64'hC0D1C0D1E2F3E2F3;
defparam \rd_val_MEM_w[11]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N42
cyclonev_lcell_comb \rd_val_MEM_w[11]~41 (
// Equation(s):
// \rd_val_MEM_w[11]~41_combout  = ( dmem_rtl_0_bypass[52] & ( \rd_val_MEM_w[11]~40_combout  & ( (!\Equal19~6_combout  & ((!dmem_rtl_0_bypass[51]) # (!\dmem~42_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( \rd_val_MEM_w[11]~40_combout  & ( 
// (!dmem_rtl_0_bypass[51] & !\Equal19~6_combout ) ) ) ) # ( dmem_rtl_0_bypass[52] & ( !\rd_val_MEM_w[11]~40_combout  & ( (!dmem_rtl_0_bypass[51] & (!\Equal19~6_combout  & \dmem~42_combout )) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( !\rd_val_MEM_w[11]~40_combout 
//  & ( (!dmem_rtl_0_bypass[51] & !\Equal19~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!\Equal19~6_combout ),
	.datad(!\dmem~42_combout ),
	.datae(!dmem_rtl_0_bypass[52]),
	.dataf(!\rd_val_MEM_w[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~41 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~41 .lut_mask = 64'hC0C000C0C0C0F0C0;
defparam \rd_val_MEM_w[11]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N43
dffeas \regval_MEM[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[11]~41_combout ),
	.asdata(\aluout_EX[11]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[11] .is_wysiwyg = "true";
defparam \regval_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N32
dffeas \regs[5][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N51
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \regs[9][11]~q  & ( \regs[13][11]~q  & ( ((!inst_FE[6] & ((\regs[1][11]~q ))) # (inst_FE[6] & (\regs[5][11]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[9][11]~q  & ( \regs[13][11]~q  & ( (!inst_FE[6] & (!inst_FE[7] & ((\regs[1][11]~q )))) 
// # (inst_FE[6] & (((\regs[5][11]~q )) # (inst_FE[7]))) ) ) ) # ( \regs[9][11]~q  & ( !\regs[13][11]~q  & ( (!inst_FE[6] & (((\regs[1][11]~q )) # (inst_FE[7]))) # (inst_FE[6] & (!inst_FE[7] & (\regs[5][11]~q ))) ) ) ) # ( !\regs[9][11]~q  & ( 
// !\regs[13][11]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[1][11]~q ))) # (inst_FE[6] & (\regs[5][11]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\regs[5][11]~q ),
	.datad(!\regs[1][11]~q ),
	.datae(!\regs[9][11]~q ),
	.dataf(!\regs[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N53
dffeas \regs[11][11]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \regs[3][11]~q  & ( \regs[7][11]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & (\regs[11][11]~DUPLICATE_q )) # (inst_FE[6] & ((\regs[15][11]~q )))) ) ) ) # ( !\regs[3][11]~q  & ( \regs[7][11]~q  & ( (!inst_FE[7] & (((inst_FE[6])))) # 
// (inst_FE[7] & ((!inst_FE[6] & (\regs[11][11]~DUPLICATE_q )) # (inst_FE[6] & ((\regs[15][11]~q ))))) ) ) ) # ( \regs[3][11]~q  & ( !\regs[7][11]~q  & ( (!inst_FE[7] & (((!inst_FE[6])))) # (inst_FE[7] & ((!inst_FE[6] & (\regs[11][11]~DUPLICATE_q )) # 
// (inst_FE[6] & ((\regs[15][11]~q ))))) ) ) ) # ( !\regs[3][11]~q  & ( !\regs[7][11]~q  & ( (inst_FE[7] & ((!inst_FE[6] & (\regs[11][11]~DUPLICATE_q )) # (inst_FE[6] & ((\regs[15][11]~q ))))) ) ) )

	.dataa(!\regs[11][11]~DUPLICATE_q ),
	.datab(!\regs[15][11]~q ),
	.datac(!inst_FE[7]),
	.datad(!inst_FE[6]),
	.datae(!\regs[3][11]~q ),
	.dataf(!\regs[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[10][11]~q  & ( \regs[2][11]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[6][11]~q )) # (inst_FE[7] & ((\regs[14][11]~q )))) ) ) ) # ( !\regs[10][11]~q  & ( \regs[2][11]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & (\regs[6][11]~q )) # (inst_FE[7] & ((\regs[14][11]~q ))))) ) ) ) # ( \regs[10][11]~q  & ( !\regs[2][11]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & (\regs[6][11]~q )) # (inst_FE[7] & ((\regs[14][11]~q ))))) ) ) 
// ) # ( !\regs[10][11]~q  & ( !\regs[2][11]~q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[6][11]~q )) # (inst_FE[7] & ((\regs[14][11]~q ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[6][11]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[14][11]~q ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\regs[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N39
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[0][11]~q  & ( \regs[12][11]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # (\regs[8][11]~q )))) # (inst_FE[6] & (((inst_FE[7])) # (\regs[4][11]~q ))) ) ) ) # ( !\regs[0][11]~q  & ( \regs[12][11]~q  & ( (!inst_FE[6] & (((\regs[8][11]~q 
//  & inst_FE[7])))) # (inst_FE[6] & (((inst_FE[7])) # (\regs[4][11]~q ))) ) ) ) # ( \regs[0][11]~q  & ( !\regs[12][11]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # (\regs[8][11]~q )))) # (inst_FE[6] & (\regs[4][11]~q  & ((!inst_FE[7])))) ) ) ) # ( 
// !\regs[0][11]~q  & ( !\regs[12][11]~q  & ( (!inst_FE[6] & (((\regs[8][11]~q  & inst_FE[7])))) # (inst_FE[6] & (\regs[4][11]~q  & ((!inst_FE[7])))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[4][11]~q ),
	.datac(!\regs[8][11]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[0][11]~q ),
	.dataf(!\regs[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N54
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~2_combout  & ( \Mux20~0_combout  & ( (!inst_FE[4]) # ((!inst_FE[5] & (\Mux20~1_combout )) # (inst_FE[5] & ((\Mux20~3_combout )))) ) ) ) # ( !\Mux20~2_combout  & ( \Mux20~0_combout  & ( (!inst_FE[5] & (((!inst_FE[4])) # 
// (\Mux20~1_combout ))) # (inst_FE[5] & (((inst_FE[4] & \Mux20~3_combout )))) ) ) ) # ( \Mux20~2_combout  & ( !\Mux20~0_combout  & ( (!inst_FE[5] & (\Mux20~1_combout  & (inst_FE[4]))) # (inst_FE[5] & (((!inst_FE[4]) # (\Mux20~3_combout )))) ) ) ) # ( 
// !\Mux20~2_combout  & ( !\Mux20~0_combout  & ( (inst_FE[4] & ((!inst_FE[5] & (\Mux20~1_combout )) # (inst_FE[5] & ((\Mux20~3_combout ))))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\Mux20~1_combout ),
	.datac(!inst_FE[4]),
	.datad(!\Mux20~3_combout ),
	.datae(!\Mux20~2_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N56
dffeas \regval1_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux20~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[11] .is_wysiwyg = "true";
defparam \regval1_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[11]~35 (
// Equation(s):
// \aluout_EX_r[11]~35_combout  = ( \aluout_EX_r[11]~34_combout  & ( \aluout_EX_r[11]~33_combout  & ( (!op2_ID[3] & (((regval1_ID[11])) # (\regval2_ID[11]~DUPLICATE_q ))) # (op2_ID[3] & ((!op2_ID[0]) # (!\regval2_ID[11]~DUPLICATE_q  $ (regval1_ID[11])))) ) ) 
// ) # ( !\aluout_EX_r[11]~34_combout  & ( \aluout_EX_r[11]~33_combout  & ( !op2_ID[3] $ (!\regval2_ID[11]~DUPLICATE_q  $ (regval1_ID[11])) ) ) ) # ( \aluout_EX_r[11]~34_combout  & ( !\aluout_EX_r[11]~33_combout  & ( !op2_ID[3] $ 
// (((!\regval2_ID[11]~DUPLICATE_q  & ((!op2_ID[0]) # (!regval1_ID[11]))) # (\regval2_ID[11]~DUPLICATE_q  & (!op2_ID[0] & !regval1_ID[11])))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\regval2_ID[11]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!regval1_ID[11]),
	.datae(!\aluout_EX_r[11]~34_combout ),
	.dataf(!\aluout_EX_r[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~35 .extended_lut = "off";
defparam \aluout_EX_r[11]~35 .lut_mask = 64'h0000566A669976FB;
defparam \aluout_EX_r[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \aluout_EX_r[11]~36 (
// Equation(s):
// \aluout_EX_r[11]~36_combout  = ( !\Equal11~0_combout  & ( (!regval1_ID[11] & (PC_ID[11] & ((\Equal12~0_combout )))) # (regval1_ID[11] & (((PC_ID[11] & \Equal12~0_combout )) # (\aluout_EX_r[20]~12_combout ))) ) )

	.dataa(!regval1_ID[11]),
	.datab(!PC_ID[11]),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!\Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~36 .extended_lut = "off";
defparam \aluout_EX_r[11]~36 .lut_mask = 64'h0537053700000000;
defparam \aluout_EX_r[11]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N48
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( regval1_ID[14] & ( regval2_ID[0] & ( (regval2_ID[1]) # (regval1_ID[12]) ) ) ) # ( !regval1_ID[14] & ( regval2_ID[0] & ( (regval1_ID[12] & !regval2_ID[1]) ) ) ) # ( regval1_ID[14] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// (regval1_ID[11])) # (regval2_ID[1] & ((\regval1_ID[13]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[14] & ( !regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[11])) # (regval2_ID[1] & ((\regval1_ID[13]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_ID[11]),
	.datab(!regval1_ID[12]),
	.datac(!\regval1_ID[13]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[14]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'h550F550F330033FF;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N51
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( regval1_ID[17] & ( regval1_ID[18] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[15])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[16])))) # (\regval2_ID[1]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[17] & ( regval1_ID[18] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[15])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[16]))))) # (\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[17] & ( !regval1_ID[18] & ( 
// (!\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[15])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[16]))))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[17] & ( !regval1_ID[18] & 
// ( (!\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[15])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[16]))))) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!regval1_ID[16]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[17]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h440C770C443F773F;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N18
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~1_combout  & ( \ShiftRight0~6_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~5_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~7_combout )))) # (regval2_ID[2]) ) ) ) # ( 
// !\ShiftRight0~1_combout  & ( \ShiftRight0~6_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\ShiftRight0~5_combout )) # (regval2_ID[2]))) # (\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[2] & ((\ShiftRight0~7_combout )))) ) ) ) # ( \ShiftRight0~1_combout  & 
// ( !\ShiftRight0~6_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[2] & (\ShiftRight0~5_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (((\ShiftRight0~7_combout )) # (regval2_ID[2]))) ) ) ) # ( !\ShiftRight0~1_combout  & ( !\ShiftRight0~6_combout  
// & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~5_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~7_combout ))))) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftRight0~1_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[11]~170 (
// Equation(s):
// \aluout_EX_r[11]~170_combout  = ( !\aluout_EX_r[11]~35_combout  & ( \ShiftRight0~32_combout  & ( (!op2_ID[0] & (!\ShiftRight0~31_combout  & ((regval2_ID[4])))) # (op2_ID[0] & (((!\ShiftLeft0~9_combout ) # (regval2_ID[4])))) ) ) ) # ( 
// !\aluout_EX_r[11]~35_combout  & ( !\ShiftRight0~32_combout  & ( (!op2_ID[0] & ((!\ShiftRight0~31_combout ) # ((!regval2_ID[4])))) # (op2_ID[0] & (((!\ShiftLeft0~9_combout ) # (regval2_ID[4])))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\aluout_EX_r[11]~35_combout ),
	.dataf(!\ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~170 .extended_lut = "off";
defparam \aluout_EX_r[11]~170 .lut_mask = 64'hFADD000050DD0000;
defparam \aluout_EX_r[11]~170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[11]~171 (
// Equation(s):
// \aluout_EX_r[11]~171_combout  = ( \aluout_EX_r[11]~170_combout  & ( (!\aluout_EX_r[11]~36_combout  & (((!\aluout_EX_r[13]~11_combout ) # (!\aluout_EX_r[11]~35_combout )) # (\aluout_EX_r[9]~7_combout ))) ) ) # ( !\aluout_EX_r[11]~170_combout  & ( 
// (!\aluout_EX_r[11]~36_combout  & ((!\aluout_EX_r[13]~11_combout ) # ((!\aluout_EX_r[9]~7_combout  & !\aluout_EX_r[11]~35_combout )))) ) )

	.dataa(!\aluout_EX_r[9]~7_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[11]~35_combout ),
	.datad(!\aluout_EX_r[11]~36_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~171 .extended_lut = "off";
defparam \aluout_EX_r[11]~171 .lut_mask = 64'hEC00EC00FD00FD00;
defparam \aluout_EX_r[11]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[11]~37 (
// Equation(s):
// \aluout_EX_r[11]~37_combout  = ( \Add1~17_sumout  & ( \aluout_EX_r[11]~171_combout  & ( (\aluout_EX_r[13]~11_combout  & (((\aluout_EX_r[31]~31_combout  & \Add2~17_sumout )) # (\aluout_EX_r[28]~32_combout ))) ) ) ) # ( !\Add1~17_sumout  & ( 
// \aluout_EX_r[11]~171_combout  & ( (\aluout_EX_r[13]~11_combout  & (\aluout_EX_r[31]~31_combout  & \Add2~17_sumout )) ) ) ) # ( \Add1~17_sumout  & ( !\aluout_EX_r[11]~171_combout  ) ) # ( !\Add1~17_sumout  & ( !\aluout_EX_r[11]~171_combout  ) )

	.dataa(!\aluout_EX_r[28]~32_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[31]~31_combout ),
	.datad(!\Add2~17_sumout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\aluout_EX_r[11]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~37 .extended_lut = "off";
defparam \aluout_EX_r[11]~37 .lut_mask = 64'hFFFFFFFF00031113;
defparam \aluout_EX_r[11]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N40
dffeas \aluout_EX[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[11]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X47_Y8_N50
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF321189312040404040404040404040509284126FFFFFFFFFFFF9400";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N48
cyclonev_lcell_comb \rd_val_MEM_w[10]~38 (
// Equation(s):
// \rd_val_MEM_w[10]~38_combout  = ( \dmem~11_q  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (!\dmem~0_q )) # (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ) ) ) ) # ( !\dmem~11_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( \dmem~11_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~11_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~11_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~38 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~38 .lut_mask = 64'h0003FF0300F3FFF3;
defparam \rd_val_MEM_w[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \rd_val_MEM_w[10]~39 (
// Equation(s):
// \rd_val_MEM_w[10]~39_combout  = ( !\Equal19~6_combout  & ( \rd_val_MEM_w[10]~38_combout  & ( ((dmem_rtl_0_bypass[50] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[49]) ) ) ) # ( !\Equal19~6_combout  & ( !\rd_val_MEM_w[10]~38_combout  & ( 
// (dmem_rtl_0_bypass[49] & ((!dmem_rtl_0_bypass[50]) # (\dmem~42_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[49]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[50]),
	.datad(!\dmem~42_combout ),
	.datae(!\Equal19~6_combout ),
	.dataf(!\rd_val_MEM_w[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~39 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~39 .lut_mask = 64'h505500005F550000;
defparam \rd_val_MEM_w[10]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N31
dffeas \regval_MEM[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[10]~39_combout ),
	.asdata(aluout_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \regs[15][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( inst_FE[5] & ( \regs[12][10]~q  & ( (!inst_FE[4] & ((\regs[14][10]~q ))) # (inst_FE[4] & (\regs[15][10]~q )) ) ) ) # ( !inst_FE[5] & ( \regs[12][10]~q  & ( (!inst_FE[4]) # (\regs[13][10]~q ) ) ) ) # ( inst_FE[5] & ( !\regs[12][10]~q  
// & ( (!inst_FE[4] & ((\regs[14][10]~q ))) # (inst_FE[4] & (\regs[15][10]~q )) ) ) ) # ( !inst_FE[5] & ( !\regs[12][10]~q  & ( (inst_FE[4] & \regs[13][10]~q ) ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!\regs[14][10]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[13][10]~q ),
	.datae(!inst_FE[5]),
	.dataf(!\regs[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N49
dffeas \regs[1][10]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N33
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[0][10]~q  & ( \regs[2][10]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & (\regs[1][10]~DUPLICATE_q )) # (inst_FE[5] & ((\regs[3][10]~q )))) ) ) ) # ( !\regs[0][10]~q  & ( \regs[2][10]~q  & ( (!inst_FE[5] & (\regs[1][10]~DUPLICATE_q  & 
// (inst_FE[4]))) # (inst_FE[5] & (((!inst_FE[4]) # (\regs[3][10]~q )))) ) ) ) # ( \regs[0][10]~q  & ( !\regs[2][10]~q  & ( (!inst_FE[5] & (((!inst_FE[4])) # (\regs[1][10]~DUPLICATE_q ))) # (inst_FE[5] & (((inst_FE[4] & \regs[3][10]~q )))) ) ) ) # ( 
// !\regs[0][10]~q  & ( !\regs[2][10]~q  & ( (inst_FE[4] & ((!inst_FE[5] & (\regs[1][10]~DUPLICATE_q )) # (inst_FE[5] & ((\regs[3][10]~q ))))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[1][10]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[3][10]~q ),
	.datae(!\regs[0][10]~q ),
	.dataf(!\regs[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N52
dffeas \regs[8][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N10
dffeas \regs[11][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N33
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( inst_FE[5] & ( \regs[10][10]~q  & ( (!inst_FE[4]) # (\regs[11][10]~q ) ) ) ) # ( !inst_FE[5] & ( \regs[10][10]~q  & ( (!inst_FE[4] & (\regs[8][10]~q )) # (inst_FE[4] & ((\regs[9][10]~q ))) ) ) ) # ( inst_FE[5] & ( !\regs[10][10]~q  & 
// ( (\regs[11][10]~q  & inst_FE[4]) ) ) ) # ( !inst_FE[5] & ( !\regs[10][10]~q  & ( (!inst_FE[4] & (\regs[8][10]~q )) # (inst_FE[4] & ((\regs[9][10]~q ))) ) ) )

	.dataa(!\regs[8][10]~q ),
	.datab(!\regs[11][10]~q ),
	.datac(!\regs[9][10]~q ),
	.datad(!inst_FE[4]),
	.datae(!inst_FE[5]),
	.dataf(!\regs[10][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h550F0033550FFF33;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \regs[4][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \regs[5][10]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \regs[7][10]~q  & ( \regs[6][10]~q  & ( ((!inst_FE[4] & (\regs[4][10]~q )) # (inst_FE[4] & ((\regs[5][10]~DUPLICATE_q )))) # (inst_FE[5]) ) ) ) # ( !\regs[7][10]~q  & ( \regs[6][10]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # 
// (\regs[4][10]~q ))) # (inst_FE[4] & (((\regs[5][10]~DUPLICATE_q  & !inst_FE[5])))) ) ) ) # ( \regs[7][10]~q  & ( !\regs[6][10]~q  & ( (!inst_FE[4] & (\regs[4][10]~q  & ((!inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5]) # (\regs[5][10]~DUPLICATE_q )))) ) ) ) 
// # ( !\regs[7][10]~q  & ( !\regs[6][10]~q  & ( (!inst_FE[5] & ((!inst_FE[4] & (\regs[4][10]~q )) # (inst_FE[4] & ((\regs[5][10]~DUPLICATE_q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[4][10]~q ),
	.datac(!\regs[5][10]~DUPLICATE_q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[7][10]~q ),
	.dataf(!\regs[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N12
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~2_combout  & ( \Mux21~1_combout  & ( (!inst_FE[7] & (((inst_FE[6]) # (\Mux21~0_combout )))) # (inst_FE[7] & (((!inst_FE[6])) # (\Mux21~3_combout ))) ) ) ) # ( !\Mux21~2_combout  & ( \Mux21~1_combout  & ( (!inst_FE[7] & 
// (((inst_FE[6]) # (\Mux21~0_combout )))) # (inst_FE[7] & (\Mux21~3_combout  & ((inst_FE[6])))) ) ) ) # ( \Mux21~2_combout  & ( !\Mux21~1_combout  & ( (!inst_FE[7] & (((\Mux21~0_combout  & !inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\Mux21~3_combout 
// ))) ) ) ) # ( !\Mux21~2_combout  & ( !\Mux21~1_combout  & ( (!inst_FE[7] & (((\Mux21~0_combout  & !inst_FE[6])))) # (inst_FE[7] & (\Mux21~3_combout  & ((inst_FE[6])))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\Mux21~3_combout ),
	.datac(!\Mux21~0_combout ),
	.datad(!inst_FE[6]),
	.datae(!\Mux21~2_combout ),
	.dataf(!\Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \regval1_ID[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \aluout_EX_r[10]~39 (
// Equation(s):
// \aluout_EX_r[10]~39_combout  = ( \aluout_EX_r[20]~12_combout  & ( (!\Equal11~0_combout  & (((\Equal12~0_combout  & PC_ID[10])) # (\regval1_ID[10]~DUPLICATE_q ))) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (\Equal12~0_combout  & (!\Equal11~0_combout  & 
// PC_ID[10])) ) )

	.dataa(!\regval1_ID[10]~DUPLICATE_q ),
	.datab(!\Equal12~0_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!PC_ID[10]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~39 .extended_lut = "off";
defparam \aluout_EX_r[10]~39 .lut_mask = 64'h0030003050705070;
defparam \aluout_EX_r[10]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N21
cyclonev_lcell_comb \aluout_EX_r[10]~38 (
// Equation(s):
// \aluout_EX_r[10]~38_combout  = ( \aluout_EX_r[11]~34_combout  & ( \aluout_EX_r[11]~33_combout  & ( (!op2_ID[3] & (((\regval2_ID[10]~DUPLICATE_q ) # (\regval1_ID[10]~DUPLICATE_q )))) # (op2_ID[3] & ((!op2_ID[0]) # (!\regval1_ID[10]~DUPLICATE_q  $ 
// (\regval2_ID[10]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[11]~34_combout  & ( \aluout_EX_r[11]~33_combout  & ( !\regval1_ID[10]~DUPLICATE_q  $ (!op2_ID[3] $ (\regval2_ID[10]~DUPLICATE_q )) ) ) ) # ( \aluout_EX_r[11]~34_combout  & ( 
// !\aluout_EX_r[11]~33_combout  & ( !op2_ID[3] $ (((!op2_ID[0] & ((!\regval1_ID[10]~DUPLICATE_q ) # (!\regval2_ID[10]~DUPLICATE_q ))) # (op2_ID[0] & (!\regval1_ID[10]~DUPLICATE_q  & !\regval2_ID[10]~DUPLICATE_q )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\regval1_ID[10]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!\regval2_ID[10]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[11]~34_combout ),
	.dataf(!\aluout_EX_r[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~38 .extended_lut = "off";
defparam \aluout_EX_r[10]~38 .lut_mask = 64'h00001E783CC33EFB;
defparam \aluout_EX_r[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[10]~173 (
// Equation(s):
// \aluout_EX_r[10]~173_combout  = ( \Add1~21_sumout  & ( (!\aluout_EX_r[10]~38_combout  & !\aluout_EX_r[28]~32_combout ) ) ) # ( !\Add1~21_sumout  & ( !\aluout_EX_r[10]~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[10]~38_combout ),
	.datad(!\aluout_EX_r[28]~32_combout ),
	.datae(gnd),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~173 .extended_lut = "off";
defparam \aluout_EX_r[10]~173 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \aluout_EX_r[10]~173 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N48
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \regval2_ID[1]~DUPLICATE_q  & ( \regval1_ID[12]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[13]~DUPLICATE_q ) ) ) ) # ( !\regval2_ID[1]~DUPLICATE_q  & ( \regval1_ID[12]~DUPLICATE_q  & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[10]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[11]))) ) ) ) # ( \regval2_ID[1]~DUPLICATE_q  & ( !\regval1_ID[12]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[13]~DUPLICATE_q ) ) 
// ) ) # ( !\regval2_ID[1]~DUPLICATE_q  & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[10]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[11]))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval1_ID[10]~DUPLICATE_q ),
	.datac(!\regval1_ID[13]~DUPLICATE_q ),
	.datad(!regval1_ID[11]),
	.datae(!\regval2_ID[1]~DUPLICATE_q ),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h227705052277AFAF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N0
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( regval2_ID[2] & ( \ShiftRight0~21_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~29_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~22_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~21_combout  & 
// ( (\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~28_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~21_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~29_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~22_combout ))) ) ) ) # ( 
// !regval2_ID[2] & ( !\ShiftRight0~21_combout  & ( (\ShiftRight0~28_combout  & !\regval2_ID[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h5500330F55FF330F;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N12
cyclonev_lcell_comb \aluout_EX_r[10]~172 (
// Equation(s):
// \aluout_EX_r[10]~172_combout  = ( \ShiftRight0~34_combout  & ( \aluout_EX_r[9]~7_combout  & ( (!op2_ID[0] & (((!regval2_ID[4]) # (\ShiftRight0~33_combout )))) # (op2_ID[0] & (\ShiftLeft0~12_combout  & (!regval2_ID[4]))) ) ) ) # ( !\ShiftRight0~34_combout  
// & ( \aluout_EX_r[9]~7_combout  & ( (!op2_ID[0] & (((regval2_ID[4] & \ShiftRight0~33_combout )))) # (op2_ID[0] & (\ShiftLeft0~12_combout  & (!regval2_ID[4]))) ) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~33_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\aluout_EX_r[9]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~172 .extended_lut = "off";
defparam \aluout_EX_r[10]~172 .lut_mask = 64'h00000000101CD0DC;
defparam \aluout_EX_r[10]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N27
cyclonev_lcell_comb \aluout_EX_r[10]~40 (
// Equation(s):
// \aluout_EX_r[10]~40_combout  = ( \Add2~21_sumout  & ( \aluout_EX_r[10]~172_combout  & ( (\aluout_EX_r[13]~11_combout ) # (\aluout_EX_r[10]~39_combout ) ) ) ) # ( !\Add2~21_sumout  & ( \aluout_EX_r[10]~172_combout  & ( (\aluout_EX_r[13]~11_combout ) # 
// (\aluout_EX_r[10]~39_combout ) ) ) ) # ( \Add2~21_sumout  & ( !\aluout_EX_r[10]~172_combout  & ( ((\aluout_EX_r[13]~11_combout  & ((!\aluout_EX_r[10]~173_combout ) # (\aluout_EX_r[31]~31_combout )))) # (\aluout_EX_r[10]~39_combout ) ) ) ) # ( 
// !\Add2~21_sumout  & ( !\aluout_EX_r[10]~172_combout  & ( ((\aluout_EX_r[13]~11_combout  & !\aluout_EX_r[10]~173_combout )) # (\aluout_EX_r[10]~39_combout ) ) ) )

	.dataa(!\aluout_EX_r[10]~39_combout ),
	.datab(!\aluout_EX_r[31]~31_combout ),
	.datac(!\aluout_EX_r[13]~11_combout ),
	.datad(!\aluout_EX_r[10]~173_combout ),
	.datae(!\Add2~21_sumout ),
	.dataf(!\aluout_EX_r[10]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~40 .extended_lut = "off";
defparam \aluout_EX_r[10]~40 .lut_mask = 64'h5F555F575F5F5F5F;
defparam \aluout_EX_r[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \aluout_EX[10]~feeder (
// Equation(s):
// \aluout_EX[10]~feeder_combout  = ( \aluout_EX_r[10]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[10]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[10]~feeder .extended_lut = "off";
defparam \aluout_EX[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N7
dffeas \aluout_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[10] .is_wysiwyg = "true";
defparam \aluout_EX[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121089022000000000000000044448010204081FFFFFFFFFFFFC000";
// synopsys translate_on

// Location: FF_X47_Y12_N23
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N21
cyclonev_lcell_comb \rd_val_MEM_w[14]~46 (
// Equation(s):
// \rd_val_MEM_w[14]~46_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (((\dmem~15_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (((\dmem~15_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\dmem~15_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~46 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~46 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N14
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N0
cyclonev_lcell_comb \rd_val_MEM_w[14]~47 (
// Equation(s):
// \rd_val_MEM_w[14]~47_combout  = ( \rd_val_MEM_w[14]~46_combout  & ( dmem_rtl_0_bypass[58] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[57]))) ) ) ) # ( !\rd_val_MEM_w[14]~46_combout  & ( dmem_rtl_0_bypass[58] & ( 
// (!\Equal19~6_combout  & (dmem_rtl_0_bypass[57] & \dmem~42_combout )) ) ) ) # ( \rd_val_MEM_w[14]~46_combout  & ( !dmem_rtl_0_bypass[58] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[57]) ) ) ) # ( !\rd_val_MEM_w[14]~46_combout  & ( !dmem_rtl_0_bypass[58] 
// & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[57]) ) ) )

	.dataa(!\Equal19~6_combout ),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(gnd),
	.datad(!\dmem~42_combout ),
	.datae(!\rd_val_MEM_w[14]~46_combout ),
	.dataf(!dmem_rtl_0_bypass[58]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~47 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~47 .lut_mask = 64'h222222220022AA22;
defparam \rd_val_MEM_w[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N1
dffeas \regval_MEM[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[14]~47_combout ),
	.asdata(aluout_EX[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[14] .is_wysiwyg = "true";
defparam \regval_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N50
dffeas \regs[0][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \regs[1][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N51
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[3][14]~q  & ( \regs[1][14]~q  & ( ((!inst_FE[5] & (\regs[0][14]~q )) # (inst_FE[5] & ((\regs[2][14]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[3][14]~q  & ( \regs[1][14]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[0][14]~q )) # 
// (inst_FE[5] & ((\regs[2][14]~q ))))) # (inst_FE[4] & (((!inst_FE[5])))) ) ) ) # ( \regs[3][14]~q  & ( !\regs[1][14]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[0][14]~q )) # (inst_FE[5] & ((\regs[2][14]~q ))))) # (inst_FE[4] & (((inst_FE[5])))) ) ) ) # ( 
// !\regs[3][14]~q  & ( !\regs[1][14]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[0][14]~q )) # (inst_FE[5] & ((\regs[2][14]~q ))))) ) ) )

	.dataa(!\regs[0][14]~q ),
	.datab(!\regs[2][14]~q ),
	.datac(!inst_FE[4]),
	.datad(!inst_FE[5]),
	.datae(!\regs[3][14]~q ),
	.dataf(!\regs[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \regs[14][14]~q  & ( \regs[12][14]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[13][14]~q ))) # (inst_FE[5] & (\regs[15][14]~q ))) ) ) ) # ( !\regs[14][14]~q  & ( \regs[12][14]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] 
// & ((!inst_FE[5] & ((\regs[13][14]~q ))) # (inst_FE[5] & (\regs[15][14]~q )))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[12][14]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][14]~q ))) # (inst_FE[5] & (\regs[15][14]~q )))) 
// ) ) ) # ( !\regs[14][14]~q  & ( !\regs[12][14]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][14]~q ))) # (inst_FE[5] & (\regs[15][14]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[15][14]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[13][14]~q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N45
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[10][14]~q  & ( \regs[11][14]~q  & ( ((!inst_FE[4] & ((\regs[8][14]~q ))) # (inst_FE[4] & (\regs[9][14]~q ))) # (inst_FE[5]) ) ) ) # ( !\regs[10][14]~q  & ( \regs[11][14]~q  & ( (!inst_FE[4] & (((\regs[8][14]~q  & 
// !inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[9][14]~q ))) ) ) ) # ( \regs[10][14]~q  & ( !\regs[11][14]~q  & ( (!inst_FE[4] & (((inst_FE[5]) # (\regs[8][14]~q )))) # (inst_FE[4] & (\regs[9][14]~q  & ((!inst_FE[5])))) ) ) ) # ( !\regs[10][14]~q 
//  & ( !\regs[11][14]~q  & ( (!inst_FE[5] & ((!inst_FE[4] & ((\regs[8][14]~q ))) # (inst_FE[4] & (\regs[9][14]~q )))) ) ) )

	.dataa(!\regs[9][14]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[8][14]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[10][14]~q ),
	.dataf(!\regs[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \regs[4][14]~q  & ( \regs[7][14]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[6][14]~q )))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[5][14]~q ))) ) ) ) # ( !\regs[4][14]~q  & ( \regs[7][14]~q  & ( (!inst_FE[4] & (((inst_FE[5] & 
// \regs[6][14]~q )))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[5][14]~q ))) ) ) ) # ( \regs[4][14]~q  & ( !\regs[7][14]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[6][14]~q )))) # (inst_FE[4] & (\regs[5][14]~q  & (!inst_FE[5]))) ) ) ) # ( !\regs[4][14]~q 
//  & ( !\regs[7][14]~q  & ( (!inst_FE[4] & (((inst_FE[5] & \regs[6][14]~q )))) # (inst_FE[4] & (\regs[5][14]~q  & (!inst_FE[5]))) ) ) )

	.dataa(!\regs[5][14]~q ),
	.datab(!inst_FE[4]),
	.datac(!inst_FE[5]),
	.datad(!\regs[6][14]~q ),
	.datae(!\regs[4][14]~q ),
	.dataf(!\regs[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~2_combout  & ( \Mux17~1_combout  & ( (!inst_FE[6] & (((inst_FE[7])) # (\Mux17~0_combout ))) # (inst_FE[6] & (((!inst_FE[7]) # (\Mux17~3_combout )))) ) ) ) # ( !\Mux17~2_combout  & ( \Mux17~1_combout  & ( (!inst_FE[6] & 
// (\Mux17~0_combout  & ((!inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7]) # (\Mux17~3_combout )))) ) ) ) # ( \Mux17~2_combout  & ( !\Mux17~1_combout  & ( (!inst_FE[6] & (((inst_FE[7])) # (\Mux17~0_combout ))) # (inst_FE[6] & (((\Mux17~3_combout  & 
// inst_FE[7])))) ) ) ) # ( !\Mux17~2_combout  & ( !\Mux17~1_combout  & ( (!inst_FE[6] & (\Mux17~0_combout  & ((!inst_FE[7])))) # (inst_FE[6] & (((\Mux17~3_combout  & inst_FE[7])))) ) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!inst_FE[6]),
	.datac(!\Mux17~3_combout ),
	.datad(!inst_FE[7]),
	.datae(!\Mux17~2_combout ),
	.dataf(!\Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h440344CF770377CF;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N40
dffeas \regval1_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux17~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14] .is_wysiwyg = "true";
defparam \regval1_ID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( regval1_ID[15] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & (regval1_ID[14])) # (regval2_ID[1] & ((regval1_ID[16])))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( regval1_ID[15] & ( 
// (!regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[14]))) # (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # ((regval1_ID[16])))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[15] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) 
// # ((regval1_ID[14])))) # (regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[16])))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[15] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[14])) # (regval2_ID[1] & 
// ((regval1_ID[16]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[14]),
	.datad(!regval1_ID[16]),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N36
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( regval1_ID[9] & ( regval2_ID[0] & ( (!regval2_ID[1] & ((\regval1_ID[10]~DUPLICATE_q ))) # (regval2_ID[1] & (\regval1_ID[12]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[9] & ( regval2_ID[0] & ( (!regval2_ID[1] & 
// ((\regval1_ID[10]~DUPLICATE_q ))) # (regval2_ID[1] & (\regval1_ID[12]~DUPLICATE_q )) ) ) ) # ( regval1_ID[9] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[11]) ) ) ) # ( !regval1_ID[9] & ( !regval2_ID[0] & ( (regval1_ID[11] & regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[11]),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(!regval1_ID[9]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~38_combout  & ( \ShiftRight0~40_combout  & ( (!\regval2_ID[2]~DUPLICATE_q ) # ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout )))) ) ) ) # ( 
// !\ShiftRight0~38_combout  & ( \ShiftRight0~40_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((\regval2_ID[3]~DUPLICATE_q )))) # (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) # (\regval2_ID[3]~DUPLICATE_q  & 
// ((\ShiftRight0~41_combout ))))) ) ) ) # ( \ShiftRight0~38_combout  & ( !\ShiftRight0~40_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((!\regval2_ID[3]~DUPLICATE_q )))) # (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & 
// (\ShiftRight0~39_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))))) ) ) ) # ( !\ShiftRight0~38_combout  & ( !\ShiftRight0~40_combout  & ( (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) 
// # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~41_combout ),
	.datae(!\ShiftRight0~38_combout ),
	.dataf(!\ShiftRight0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \ShiftRight0~35_combout  & ( \ShiftRight0~36_combout  & ( !\regval2_ID[3]~DUPLICATE_q  ) ) ) # ( !\ShiftRight0~35_combout  & ( \ShiftRight0~36_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & !\regval2_ID[2]~DUPLICATE_q ) ) ) ) # 
// ( \ShiftRight0~35_combout  & ( !\ShiftRight0~36_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & \regval2_ID[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h000000F0F000F0F0;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \aluout_EX_r[9]~198 (
// Equation(s):
// \aluout_EX_r[9]~198_combout  = ( \ShiftRight0~42_combout  & ( \ShiftRight0~37_combout  & ( (!op2_ID[0]) # ((!regval2_ID[4] & \ShiftLeft0~16_combout )) ) ) ) # ( !\ShiftRight0~42_combout  & ( \ShiftRight0~37_combout  & ( (!regval2_ID[4] & 
// (\ShiftLeft0~16_combout  & op2_ID[0])) # (regval2_ID[4] & ((!op2_ID[0]))) ) ) ) # ( \ShiftRight0~42_combout  & ( !\ShiftRight0~37_combout  & ( (!regval2_ID[4] & ((!op2_ID[0]) # (\ShiftLeft0~16_combout ))) ) ) ) # ( !\ShiftRight0~42_combout  & ( 
// !\ShiftRight0~37_combout  & ( (!regval2_ID[4] & (\ShiftLeft0~16_combout  & op2_ID[0])) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~16_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~42_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~198 .extended_lut = "off";
defparam \aluout_EX_r[9]~198 .lut_mask = 64'h000AAA0A550AFF0A;
defparam \aluout_EX_r[9]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[9]~199 (
// Equation(s):
// \aluout_EX_r[9]~199_combout  = ( \aluout_EX_r[9]~42_combout  & ( \aluout_EX_r[9]~198_combout  & ( (!\aluout_EX_r[11]~10_combout  & (!\aluout_EX_r[9]~7_combout  & (!\aluout_EX_r[9]~43_combout  & !\aluout_EX_r[9]~41_combout ))) ) ) ) # ( 
// !\aluout_EX_r[9]~42_combout  & ( \aluout_EX_r[9]~198_combout  & ( (!\aluout_EX_r[9]~7_combout  & (!\aluout_EX_r[9]~43_combout  & !\aluout_EX_r[9]~41_combout )) ) ) ) # ( \aluout_EX_r[9]~42_combout  & ( !\aluout_EX_r[9]~198_combout  & ( 
// (!\aluout_EX_r[11]~10_combout  & (!\aluout_EX_r[9]~43_combout  & !\aluout_EX_r[9]~41_combout )) ) ) ) # ( !\aluout_EX_r[9]~42_combout  & ( !\aluout_EX_r[9]~198_combout  & ( (!\aluout_EX_r[9]~43_combout  & !\aluout_EX_r[9]~41_combout ) ) ) )

	.dataa(!\aluout_EX_r[11]~10_combout ),
	.datab(!\aluout_EX_r[9]~7_combout ),
	.datac(!\aluout_EX_r[9]~43_combout ),
	.datad(!\aluout_EX_r[9]~41_combout ),
	.datae(!\aluout_EX_r[9]~42_combout ),
	.dataf(!\aluout_EX_r[9]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~199 .extended_lut = "off";
defparam \aluout_EX_r[9]~199 .lut_mask = 64'hF000A000C0008000;
defparam \aluout_EX_r[9]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[9]~44 (
// Equation(s):
// \aluout_EX_r[9]~44_combout  = ( \aluout_EX_r[9]~200_combout  & ( \aluout_EX_r[9]~199_combout  & ( (!\aluout_EX_r[13]~11_combout ) # ((!op2_ID[3] & ((\Add1~25_sumout ))) # (op2_ID[3] & (\Add2~25_sumout ))) ) ) ) # ( \aluout_EX_r[9]~200_combout  & ( 
// !\aluout_EX_r[9]~199_combout  ) ) # ( !\aluout_EX_r[9]~200_combout  & ( !\aluout_EX_r[9]~199_combout  & ( \aluout_EX_r[13]~11_combout  ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add1~25_sumout ),
	.datae(!\aluout_EX_r[9]~200_combout ),
	.dataf(!\aluout_EX_r[9]~199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~44 .extended_lut = "off";
defparam \aluout_EX_r[9]~44 .lut_mask = 64'h3333FFFF0000CDEF;
defparam \aluout_EX_r[9]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N41
dffeas \aluout_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9] .is_wysiwyg = "true";
defparam \aluout_EX[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003222900346EEEEEEEEEEEEEEEEE6874BF6D55A700000000000015FE";
// synopsys translate_on

// Location: FF_X50_Y11_N56
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N54
cyclonev_lcell_comb \rd_val_MEM_w[8]~34 (
// Equation(s):
// \rd_val_MEM_w[8]~34_combout  = ( \dmem~9_q  & ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~9_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) ) ) ) # ( !\dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\dmem~9_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~34 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~34 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \rd_val_MEM_w[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N54
cyclonev_lcell_comb \rd_val_MEM_w[8]~35 (
// Equation(s):
// \rd_val_MEM_w[8]~35_combout  = ( dmem_rtl_0_bypass[46] & ( \rd_val_MEM_w[8]~34_combout  & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[45]))) ) ) ) # ( !dmem_rtl_0_bypass[46] & ( \rd_val_MEM_w[8]~34_combout  & ( 
// (dmem_rtl_0_bypass[45] & !\Equal19~6_combout ) ) ) ) # ( dmem_rtl_0_bypass[46] & ( !\rd_val_MEM_w[8]~34_combout  & ( (dmem_rtl_0_bypass[45] & (\dmem~42_combout  & !\Equal19~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[46] & ( !\rd_val_MEM_w[8]~34_combout  & 
// ( (dmem_rtl_0_bypass[45] & !\Equal19~6_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[45]),
	.datab(!\dmem~42_combout ),
	.datac(!\Equal19~6_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[46]),
	.dataf(!\rd_val_MEM_w[8]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~35 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~35 .lut_mask = 64'h505010105050D0D0;
defparam \rd_val_MEM_w[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N56
dffeas \regval_MEM[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[8]~35_combout ),
	.asdata(aluout_EX[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[8] .is_wysiwyg = "true";
defparam \regval_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N31
dffeas \regs[9][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N28
dffeas \regs[10][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N11
dffeas \regs[11][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N55
dffeas \regs[8][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N9
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[11][8]~q  & ( \regs[8][8]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\regs[9][8]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\regs[10][8]~q )))) ) ) ) # ( !\regs[11][8]~q  & ( 
// \regs[8][8]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\regs[9][8]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[10][8]~q  & !\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[11][8]~q  & ( !\regs[8][8]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\regs[9][8]~q  & ((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\regs[10][8]~q )))) ) ) ) # ( !\regs[11][8]~q  & ( !\regs[8][8]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[9][8]~q  
// & ((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[10][8]~q  & !\inst_FE[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\regs[10][8]~q ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\regs[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \regs[12][8]~feeder (
// Equation(s):
// \regs[12][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][8]~feeder .extended_lut = "off";
defparam \regs[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N41
dffeas \regs[12][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N2
dffeas \regs[14][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N23
dffeas \regs[13][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \regs[15][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[13][8]~q  & ( \regs[15][8]~q  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][8]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][8]~q )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\regs[13][8]~q  & ( \regs[15][8]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][8]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][8]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[13][8]~q  & ( !\regs[15][8]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][8]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][8]~q ))))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[13][8]~q  & ( !\regs[15][8]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & (\regs[12][8]~q )) # (\inst_FE[1]~DUPLICATE_q  & ((\regs[14][8]~q ))))) ) ) )

	.dataa(!\regs[12][8]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[14][8]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[13][8]~q ),
	.dataf(!\regs[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h440C770C443F773F;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \regs[2][8]~feeder (
// Equation(s):
// \regs[2][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][8]~feeder .extended_lut = "off";
defparam \regs[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N35
dffeas \regs[2][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \regs[3][8]~feeder (
// Equation(s):
// \regs[3][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][8]~feeder .extended_lut = "off";
defparam \regs[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N52
dffeas \regs[3][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \regs[1][8]~feeder (
// Equation(s):
// \regs[1][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][8]~feeder .extended_lut = "off";
defparam \regs[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N52
dffeas \regs[1][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N46
dffeas \regs[0][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[1][8]~q  & ( \regs[0][8]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][8]~q )))) ) ) ) # ( !\regs[1][8]~q  & ( \regs[0][8]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][8]~q ))))) ) ) ) # ( \regs[1][8]~q  & ( !\regs[0][8]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][8]~q ))))) ) ) ) # ( !\regs[1][8]~q  & ( !\regs[0][8]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[2][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[3][8]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[2][8]~q ),
	.datad(!\regs[3][8]~q ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\regs[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \regs[6][8]~feeder (
// Equation(s):
// \regs[6][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][8]~feeder .extended_lut = "off";
defparam \regs[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N10
dffeas \regs[6][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \regs[7][8]~feeder (
// Equation(s):
// \regs[7][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][8]~feeder .extended_lut = "off";
defparam \regs[7][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N37
dffeas \regs[7][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N13
dffeas \regs[5][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N19
dffeas \regs[4][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[5][8]~q  & ( \regs[4][8]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][8]~q )))) ) ) ) # ( !\regs[5][8]~q  & ( \regs[4][8]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (!\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][8]~q ))))) ) ) ) # ( \regs[5][8]~q  & ( !\regs[4][8]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (\inst_FE[0]~DUPLICATE_q )) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][8]~q ))))) ) ) ) # ( !\regs[5][8]~q  & ( !\regs[4][8]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[6][8]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[7][8]~q ))))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[6][8]~q ),
	.datad(!\regs[7][8]~q ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\regs[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N9
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( inst_FE[2] & ( \Mux55~1_combout  & ( (!inst_FE[3]) # (\Mux55~3_combout ) ) ) ) # ( !inst_FE[2] & ( \Mux55~1_combout  & ( (!inst_FE[3] & ((\Mux55~0_combout ))) # (inst_FE[3] & (\Mux55~2_combout )) ) ) ) # ( inst_FE[2] & ( 
// !\Mux55~1_combout  & ( (inst_FE[3] & \Mux55~3_combout ) ) ) ) # ( !inst_FE[2] & ( !\Mux55~1_combout  & ( (!inst_FE[3] & ((\Mux55~0_combout ))) # (inst_FE[3] & (\Mux55~2_combout )) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\Mux55~2_combout ),
	.datac(!\Mux55~3_combout ),
	.datad(!\Mux55~0_combout ),
	.datae(!inst_FE[2]),
	.dataf(!\Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N11
dffeas \regval2_ID[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N31
dffeas \regval1_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[8] .is_wysiwyg = "true";
defparam \regval1_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[8]~45 (
// Equation(s):
// \aluout_EX_r[8]~45_combout  = ( \aluout_EX_r[11]~33_combout  & ( \aluout_EX_r[11]~34_combout  & ( (!op2_ID[3] & (((regval1_ID[8])) # (regval2_ID[8]))) # (op2_ID[3] & ((!op2_ID[0]) # (!regval2_ID[8] $ (regval1_ID[8])))) ) ) ) # ( 
// !\aluout_EX_r[11]~33_combout  & ( \aluout_EX_r[11]~34_combout  & ( !op2_ID[3] $ (((!regval2_ID[8] & ((!regval1_ID[8]) # (!op2_ID[0]))) # (regval2_ID[8] & (!regval1_ID[8] & !op2_ID[0])))) ) ) ) # ( \aluout_EX_r[11]~33_combout  & ( 
// !\aluout_EX_r[11]~34_combout  & ( !regval2_ID[8] $ (!regval1_ID[8] $ (op2_ID[3])) ) ) )

	.dataa(!regval2_ID[8]),
	.datab(!regval1_ID[8]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!\aluout_EX_r[11]~33_combout ),
	.dataf(!\aluout_EX_r[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~45 .extended_lut = "off";
defparam \aluout_EX_r[8]~45 .lut_mask = 64'h0000669917E877F9;
defparam \aluout_EX_r[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[8]~175 (
// Equation(s):
// \aluout_EX_r[8]~175_combout  = ( \Add1~29_sumout  & ( (!\aluout_EX_r[8]~45_combout  & !\aluout_EX_r[28]~32_combout ) ) ) # ( !\Add1~29_sumout  & ( !\aluout_EX_r[8]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[8]~45_combout ),
	.datad(!\aluout_EX_r[28]~32_combout ),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~175 .extended_lut = "off";
defparam \aluout_EX_r[8]~175 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \aluout_EX_r[8]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( regval1_ID[9] & ( regval1_ID[8] & ( (!\regval2_ID[1]~DUPLICATE_q ) # ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[10]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[11])))) ) ) ) # ( !regval1_ID[9] & ( 
// regval1_ID[8] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q ) # ((\regval1_ID[10]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[11])))) ) ) ) # ( regval1_ID[9] & ( !regval1_ID[8] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[10]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q ) # ((regval1_ID[11])))) ) ) ) # ( !regval1_ID[9] & ( !regval1_ID[8] & ( 
// (\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[10]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[11]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval1_ID[10]~DUPLICATE_q ),
	.datad(!regval1_ID[11]),
	.datae(!regval1_ID[9]),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~11_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~14_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~16_combout ))) # (regval2_ID[2]) ) ) ) # ( 
// !\ShiftRight0~15_combout  & ( \ShiftRight0~11_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2] & \ShiftRight0~14_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (((regval2_ID[2])) # (\ShiftRight0~16_combout ))) ) ) ) # ( 
// \ShiftRight0~15_combout  & ( !\ShiftRight0~11_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\ShiftRight0~14_combout ) # (regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~16_combout  & (!regval2_ID[2]))) ) ) ) # ( !\ShiftRight0~15_combout 
//  & ( !\ShiftRight0~11_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~14_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~16_combout )))) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[8]~174 (
// Equation(s):
// \aluout_EX_r[8]~174_combout  = ( \ShiftRight0~44_combout  & ( \ShiftLeft0~18_combout  & ( (\aluout_EX_r[9]~7_combout  & ((!regval2_ID[4]) # ((\ShiftRight0~43_combout  & !op2_ID[0])))) ) ) ) # ( !\ShiftRight0~44_combout  & ( \ShiftLeft0~18_combout  & ( 
// (\aluout_EX_r[9]~7_combout  & ((!regval2_ID[4] & ((op2_ID[0]))) # (regval2_ID[4] & (\ShiftRight0~43_combout  & !op2_ID[0])))) ) ) ) # ( \ShiftRight0~44_combout  & ( !\ShiftLeft0~18_combout  & ( (\aluout_EX_r[9]~7_combout  & (!op2_ID[0] & ((!regval2_ID[4]) 
// # (\ShiftRight0~43_combout )))) ) ) ) # ( !\ShiftRight0~44_combout  & ( !\ShiftLeft0~18_combout  & ( (regval2_ID[4] & (\ShiftRight0~43_combout  & (\aluout_EX_r[9]~7_combout  & !op2_ID[0]))) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!\ShiftRight0~43_combout ),
	.datac(!\aluout_EX_r[9]~7_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~44_combout ),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~174 .extended_lut = "off";
defparam \aluout_EX_r[8]~174 .lut_mask = 64'h01000B00010A0B0A;
defparam \aluout_EX_r[8]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[8]~47 (
// Equation(s):
// \aluout_EX_r[8]~47_combout  = ( \aluout_EX_r[8]~175_combout  & ( \aluout_EX_r[8]~174_combout  & ( (\aluout_EX_r[13]~11_combout ) # (\aluout_EX_r[8]~46_combout ) ) ) ) # ( !\aluout_EX_r[8]~175_combout  & ( \aluout_EX_r[8]~174_combout  & ( 
// (\aluout_EX_r[13]~11_combout ) # (\aluout_EX_r[8]~46_combout ) ) ) ) # ( \aluout_EX_r[8]~175_combout  & ( !\aluout_EX_r[8]~174_combout  & ( ((\Add2~29_sumout  & (\aluout_EX_r[31]~31_combout  & \aluout_EX_r[13]~11_combout ))) # (\aluout_EX_r[8]~46_combout 
// ) ) ) ) # ( !\aluout_EX_r[8]~175_combout  & ( !\aluout_EX_r[8]~174_combout  & ( (\aluout_EX_r[13]~11_combout ) # (\aluout_EX_r[8]~46_combout ) ) ) )

	.dataa(!\aluout_EX_r[8]~46_combout ),
	.datab(!\Add2~29_sumout ),
	.datac(!\aluout_EX_r[31]~31_combout ),
	.datad(!\aluout_EX_r[13]~11_combout ),
	.datae(!\aluout_EX_r[8]~175_combout ),
	.dataf(!\aluout_EX_r[8]~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~47 .extended_lut = "off";
defparam \aluout_EX_r[8]~47 .lut_mask = 64'h55FF555755FF55FF;
defparam \aluout_EX_r[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N34
dffeas \aluout_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[8]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[8] .is_wysiwyg = "true";
defparam \aluout_EX[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00100A812A22222222222222222C51AC306C081FFFFFFFFFFFFC000";
// synopsys translate_on

// Location: FF_X47_Y8_N44
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N42
cyclonev_lcell_comb \rd_val_MEM_w[9]~36 (
// Equation(s):
// \rd_val_MEM_w[9]~36_combout  = ( \dmem~10_q  & ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ) ) ) ) # ( !\dmem~10_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \dmem~10_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~10_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~10_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~36 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~36 .lut_mask = 64'h0030FF30003FFF3F;
defparam \rd_val_MEM_w[9]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[47]~feeder_combout  = ( regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N46
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N22
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N36
cyclonev_lcell_comb \rd_val_MEM_w[9]~37 (
// Equation(s):
// \rd_val_MEM_w[9]~37_combout  = ( dmem_rtl_0_bypass[47] & ( dmem_rtl_0_bypass[48] & ( (!\Equal19~6_combout  & ((\dmem~42_combout ) # (\rd_val_MEM_w[9]~36_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[47] & ( dmem_rtl_0_bypass[48] & ( 
// (\rd_val_MEM_w[9]~36_combout  & (!\dmem~42_combout  & !\Equal19~6_combout )) ) ) ) # ( dmem_rtl_0_bypass[47] & ( !dmem_rtl_0_bypass[48] & ( !\Equal19~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\rd_val_MEM_w[9]~36_combout ),
	.datac(!\dmem~42_combout ),
	.datad(!\Equal19~6_combout ),
	.datae(!dmem_rtl_0_bypass[47]),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~37 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~37 .lut_mask = 64'h0000FF0030003F00;
defparam \rd_val_MEM_w[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N37
dffeas \regval_MEM[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[9]~37_combout ),
	.asdata(aluout_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[9] .is_wysiwyg = "true";
defparam \regval_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N32
dffeas \regs[14][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N39
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[10][9]~q  & ( \regs[2][9]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\regs[6][9]~q ))) # (inst_FE[7] & (\regs[14][9]~q ))) ) ) ) # ( !\regs[10][9]~q  & ( \regs[2][9]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & ((\regs[6][9]~q ))) # (inst_FE[7] & (\regs[14][9]~q )))) ) ) ) # ( \regs[10][9]~q  & ( !\regs[2][9]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & ((\regs[6][9]~q ))) # (inst_FE[7] & (\regs[14][9]~q )))) ) ) ) # ( 
// !\regs[10][9]~q  & ( !\regs[2][9]~q  & ( (inst_FE[6] & ((!inst_FE[7] & ((\regs[6][9]~q ))) # (inst_FE[7] & (\regs[14][9]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[14][9]~q ),
	.datac(!\regs[6][9]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[10][9]~q ),
	.dataf(!\regs[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N54
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \regs[11][9]~q  & ( \regs[3][9]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\regs[7][9]~q ))) # (inst_FE[7] & (\regs[15][9]~q ))) ) ) ) # ( !\regs[11][9]~q  & ( \regs[3][9]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & ((\regs[7][9]~q ))) # (inst_FE[7] & (\regs[15][9]~q )))) ) ) ) # ( \regs[11][9]~q  & ( !\regs[3][9]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & ((\regs[7][9]~q ))) # (inst_FE[7] & (\regs[15][9]~q )))) ) ) ) # ( 
// !\regs[11][9]~q  & ( !\regs[3][9]~q  & ( (inst_FE[6] & ((!inst_FE[7] & ((\regs[7][9]~q ))) # (inst_FE[7] & (\regs[15][9]~q )))) ) ) )

	.dataa(!\regs[15][9]~q ),
	.datab(!inst_FE[6]),
	.datac(!inst_FE[7]),
	.datad(!\regs[7][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\regs[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N48
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( inst_FE[6] & ( \regs[8][9]~q  & ( (!inst_FE[7] & ((\regs[4][9]~q ))) # (inst_FE[7] & (\regs[12][9]~q )) ) ) ) # ( !inst_FE[6] & ( \regs[8][9]~q  & ( (\regs[0][9]~q ) # (inst_FE[7]) ) ) ) # ( inst_FE[6] & ( !\regs[8][9]~q  & ( 
// (!inst_FE[7] & ((\regs[4][9]~q ))) # (inst_FE[7] & (\regs[12][9]~q )) ) ) ) # ( !inst_FE[6] & ( !\regs[8][9]~q  & ( (!inst_FE[7] & \regs[0][9]~q ) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[12][9]~q ),
	.datac(!\regs[4][9]~q ),
	.datad(!\regs[0][9]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N39
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \regs[13][9]~q  & ( \regs[5][9]~q  & ( ((!inst_FE[7] & (\regs[1][9]~q )) # (inst_FE[7] & ((\regs[9][9]~q )))) # (inst_FE[6]) ) ) ) # ( !\regs[13][9]~q  & ( \regs[5][9]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[1][9]~q )) # 
// (inst_FE[7] & ((\regs[9][9]~q ))))) # (inst_FE[6] & (((!inst_FE[7])))) ) ) ) # ( \regs[13][9]~q  & ( !\regs[5][9]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[1][9]~q )) # (inst_FE[7] & ((\regs[9][9]~q ))))) # (inst_FE[6] & (((inst_FE[7])))) ) ) ) # ( 
// !\regs[13][9]~q  & ( !\regs[5][9]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[1][9]~q )) # (inst_FE[7] & ((\regs[9][9]~q ))))) ) ) )

	.dataa(!\regs[1][9]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[9][9]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[13][9]~q ),
	.dataf(!\regs[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h440C443F770C773F;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( inst_FE[5] & ( \Mux22~1_combout  & ( (!inst_FE[4] & (\Mux22~2_combout )) # (inst_FE[4] & ((\Mux22~3_combout ))) ) ) ) # ( !inst_FE[5] & ( \Mux22~1_combout  & ( (\Mux22~0_combout ) # (inst_FE[4]) ) ) ) # ( inst_FE[5] & ( 
// !\Mux22~1_combout  & ( (!inst_FE[4] & (\Mux22~2_combout )) # (inst_FE[4] & ((\Mux22~3_combout ))) ) ) ) # ( !inst_FE[5] & ( !\Mux22~1_combout  & ( (!inst_FE[4] & \Mux22~0_combout ) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\Mux22~2_combout ),
	.datac(!\Mux22~3_combout ),
	.datad(!\Mux22~0_combout ),
	.datae(!inst_FE[5]),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h00AA272755FF2727;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N13
dffeas \regval1_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9] .is_wysiwyg = "true";
defparam \regval1_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N33
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( regval2_ID[1] & ( regval1_ID[8] & ( (!regval2_ID[0] & (regval1_ID[9])) # (regval2_ID[0] & ((\regval1_ID[10]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[8] & ( (regval2_ID[0]) # (regval1_ID[7]) ) ) ) # ( 
// regval2_ID[1] & ( !regval1_ID[8] & ( (!regval2_ID[0] & (regval1_ID[9])) # (regval2_ID[0] & ((\regval1_ID[10]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[8] & ( (regval1_ID[7] & !regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[9]),
	.datab(!regval1_ID[7]),
	.datac(!regval2_ID[0]),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h3030505F3F3F505F;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( regval2_ID[2] & ( \ShiftRight0~5_combout  & ( (!\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~7_combout ) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~5_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~4_combout )) # 
// (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~6_combout ))) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~5_combout  & ( (\regval2_ID[3]~DUPLICATE_q  & \ShiftRight0~7_combout ) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~5_combout  & ( 
// (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~4_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~6_combout ))) ) ) )

	.dataa(!\ShiftRight0~4_combout ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h474700334747CCFF;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N3
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( \ShiftRight0~2_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\ShiftRight0~1_combout ) # (regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~0_combout  & (!regval2_ID[2]))) ) ) # ( !\ShiftRight0~2_combout  & ( 
// (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~1_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~0_combout )))) ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h10D010D01CDC1CDC;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N42
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~0_combout  & ( (regval2_ID[2]) # (\ShiftLeft0~1_combout ) ) ) # ( !\ShiftLeft0~0_combout  & ( (\ShiftLeft0~1_combout  & !regval2_ID[2]) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h5500550055FF55FF;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[7]~195 (
// Equation(s):
// \aluout_EX_r[7]~195_combout  = ( \ShiftRight0~3_combout  & ( \ShiftLeft0~2_combout  & ( (!op2_ID[0] & (((\ShiftRight0~8_combout ) # (regval2_ID[4])))) # (op2_ID[0] & (!\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[4]))) ) ) ) # ( !\ShiftRight0~3_combout  & ( 
// \ShiftLeft0~2_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & ((\ShiftRight0~8_combout ))) # (op2_ID[0] & (!\regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~3_combout  & ( !\ShiftLeft0~2_combout  & ( (!op2_ID[0] & ((\ShiftRight0~8_combout ) # 
// (regval2_ID[4]))) ) ) ) # ( !\ShiftRight0~3_combout  & ( !\ShiftLeft0~2_combout  & ( (!op2_ID[0] & (!regval2_ID[4] & \ShiftRight0~8_combout )) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~195 .extended_lut = "off";
defparam \aluout_EX_r[7]~195 .lut_mask = 64'h00C00CCC20E02CEC;
defparam \aluout_EX_r[7]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[7]~196 (
// Equation(s):
// \aluout_EX_r[7]~196_combout  = ( \aluout_EX_r[7]~195_combout  & ( (!\aluout_EX_r[9]~7_combout  & !\aluout_EX_r[7]~9_combout ) ) ) # ( !\aluout_EX_r[7]~195_combout  & ( !\aluout_EX_r[7]~9_combout  ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[9]~7_combout ),
	.datac(!\aluout_EX_r[7]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[7]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~196 .extended_lut = "off";
defparam \aluout_EX_r[7]~196 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \aluout_EX_r[7]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[7]~14 (
// Equation(s):
// \aluout_EX_r[7]~14_combout  = ( \aluout_EX_r[7]~197_combout  & ( \aluout_EX_r[7]~196_combout  & ( ((\aluout_EX_r[13]~11_combout  & ((!op2_ID[3]) # (\Add2~1_sumout )))) # (\aluout_EX_r[7]~13_combout ) ) ) ) # ( !\aluout_EX_r[7]~197_combout  & ( 
// \aluout_EX_r[7]~196_combout  & ( \aluout_EX_r[7]~13_combout  ) ) ) # ( \aluout_EX_r[7]~197_combout  & ( !\aluout_EX_r[7]~196_combout  & ( (\aluout_EX_r[7]~13_combout ) # (\aluout_EX_r[13]~11_combout ) ) ) ) # ( !\aluout_EX_r[7]~197_combout  & ( 
// !\aluout_EX_r[7]~196_combout  & ( (\aluout_EX_r[7]~13_combout ) # (\aluout_EX_r[13]~11_combout ) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[7]~13_combout ),
	.datad(!\Add2~1_sumout ),
	.datae(!\aluout_EX_r[7]~197_combout ),
	.dataf(!\aluout_EX_r[7]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~14 .extended_lut = "off";
defparam \aluout_EX_r[7]~14 .lut_mask = 64'h3F3F3F3F0F0F2F3F;
defparam \aluout_EX_r[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N35
dffeas \aluout_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[7] .is_wysiwyg = "true";
defparam \aluout_EX[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y8_N20
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FF6F0074AA8888AAAAAAAAAAABE882874BFB000000000000002000";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N18
cyclonev_lcell_comb \rd_val_MEM_w[6]~30 (
// Equation(s):
// \rd_val_MEM_w[6]~30_combout  = ( \dmem~7_q  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( \dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(gnd),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~7_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~30 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~30 .lut_mask = 64'h0011FF1100BBFFBB;
defparam \rd_val_MEM_w[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N37
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N41
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N0
cyclonev_lcell_comb \rd_val_MEM_w[6]~31 (
// Equation(s):
// \rd_val_MEM_w[6]~31_combout  = ( dmem_rtl_0_bypass[42] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout  & (\rd_val_MEM_w[6]~30_combout )) # (\dmem~42_combout  & ((dmem_rtl_0_bypass[41]))))) ) ) # ( !dmem_rtl_0_bypass[42] & ( (!\Equal19~6_combout  & 
// dmem_rtl_0_bypass[41]) ) )

	.dataa(!\Equal19~6_combout ),
	.datab(!\dmem~42_combout ),
	.datac(!\rd_val_MEM_w[6]~30_combout ),
	.datad(!dmem_rtl_0_bypass[41]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~31 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~31 .lut_mask = 64'h00AA00AA082A082A;
defparam \rd_val_MEM_w[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N1
dffeas \regval_MEM[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[6]~31_combout ),
	.asdata(aluout_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[6] .is_wysiwyg = "true";
defparam \regval_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N25
dffeas \regs[10][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \regs[11][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N27
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \regs[9][6]~q  & ( \regs[8][6]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & (\regs[10][6]~q )) # (inst_FE[4] & ((\regs[11][6]~q )))) ) ) ) # ( !\regs[9][6]~q  & ( \regs[8][6]~q  & ( (!inst_FE[5] & (((!inst_FE[4])))) # (inst_FE[5] & 
// ((!inst_FE[4] & (\regs[10][6]~q )) # (inst_FE[4] & ((\regs[11][6]~q ))))) ) ) ) # ( \regs[9][6]~q  & ( !\regs[8][6]~q  & ( (!inst_FE[5] & (((inst_FE[4])))) # (inst_FE[5] & ((!inst_FE[4] & (\regs[10][6]~q )) # (inst_FE[4] & ((\regs[11][6]~q ))))) ) ) ) # ( 
// !\regs[9][6]~q  & ( !\regs[8][6]~q  & ( (inst_FE[5] & ((!inst_FE[4] & (\regs[10][6]~q )) # (inst_FE[4] & ((\regs[11][6]~q ))))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[10][6]~q ),
	.datac(!\regs[11][6]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[9][6]~q ),
	.dataf(!\regs[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \regs[12][6]~q  & ( \regs[14][6]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[13][6]~q ))) # (inst_FE[5] & (\regs[15][6]~q ))) ) ) ) # ( !\regs[12][6]~q  & ( \regs[14][6]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & 
// ((!inst_FE[5] & ((\regs[13][6]~q ))) # (inst_FE[5] & (\regs[15][6]~q )))) ) ) ) # ( \regs[12][6]~q  & ( !\regs[14][6]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][6]~q ))) # (inst_FE[5] & (\regs[15][6]~q )))) ) ) ) 
// # ( !\regs[12][6]~q  & ( !\regs[14][6]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[13][6]~q ))) # (inst_FE[5] & (\regs[15][6]~q )))) ) ) )

	.dataa(!\regs[15][6]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[13][6]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[12][6]~q ),
	.dataf(!\regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N42
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \regs[4][6]~q  & ( inst_FE[4] & ( (!inst_FE[5] & (\regs[5][6]~q )) # (inst_FE[5] & ((\regs[7][6]~q ))) ) ) ) # ( !\regs[4][6]~q  & ( inst_FE[4] & ( (!inst_FE[5] & (\regs[5][6]~q )) # (inst_FE[5] & ((\regs[7][6]~q ))) ) ) ) # ( 
// \regs[4][6]~q  & ( !inst_FE[4] & ( (!inst_FE[5]) # (\regs[6][6]~q ) ) ) ) # ( !\regs[4][6]~q  & ( !inst_FE[4] & ( (\regs[6][6]~q  & inst_FE[5]) ) ) )

	.dataa(!\regs[6][6]~q ),
	.datab(!\regs[5][6]~q ),
	.datac(!inst_FE[5]),
	.datad(!\regs[7][6]~q ),
	.datae(!\regs[4][6]~q ),
	.dataf(!inst_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N51
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[0][6]~q  & ( \regs[3][6]~q  & ( (!inst_FE[5] & ((!inst_FE[4]) # ((\regs[1][6]~q )))) # (inst_FE[5] & (((\regs[2][6]~q )) # (inst_FE[4]))) ) ) ) # ( !\regs[0][6]~q  & ( \regs[3][6]~q  & ( (!inst_FE[5] & (inst_FE[4] & 
// (\regs[1][6]~q ))) # (inst_FE[5] & (((\regs[2][6]~q )) # (inst_FE[4]))) ) ) ) # ( \regs[0][6]~q  & ( !\regs[3][6]~q  & ( (!inst_FE[5] & ((!inst_FE[4]) # ((\regs[1][6]~q )))) # (inst_FE[5] & (!inst_FE[4] & ((\regs[2][6]~q )))) ) ) ) # ( !\regs[0][6]~q  & ( 
// !\regs[3][6]~q  & ( (!inst_FE[5] & (inst_FE[4] & (\regs[1][6]~q ))) # (inst_FE[5] & (!inst_FE[4] & ((\regs[2][6]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!inst_FE[4]),
	.datac(!\regs[1][6]~q ),
	.datad(!\regs[2][6]~q ),
	.datae(!\regs[0][6]~q ),
	.dataf(!\regs[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~1_combout  & ( \Mux25~0_combout  & ( (!inst_FE[7]) # ((!inst_FE[6] & (\Mux25~2_combout )) # (inst_FE[6] & ((\Mux25~3_combout )))) ) ) ) # ( !\Mux25~1_combout  & ( \Mux25~0_combout  & ( (!inst_FE[6] & (((!inst_FE[7])) # 
// (\Mux25~2_combout ))) # (inst_FE[6] & (((\Mux25~3_combout  & inst_FE[7])))) ) ) ) # ( \Mux25~1_combout  & ( !\Mux25~0_combout  & ( (!inst_FE[6] & (\Mux25~2_combout  & ((inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7]) # (\Mux25~3_combout )))) ) ) ) # ( 
// !\Mux25~1_combout  & ( !\Mux25~0_combout  & ( (inst_FE[7] & ((!inst_FE[6] & (\Mux25~2_combout )) # (inst_FE[6] & ((\Mux25~3_combout ))))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!inst_FE[6]),
	.datac(!\Mux25~3_combout ),
	.datad(!inst_FE[7]),
	.datae(!\Mux25~1_combout ),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N31
dffeas \regval1_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[6] .is_wysiwyg = "true";
defparam \regval1_ID[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N9
cyclonev_lcell_comb \aluout_EX_r[6]~49 (
// Equation(s):
// \aluout_EX_r[6]~49_combout  = ( regval2_ID[6] & ( regval1_ID[6] & ( (op2_ID[2] & ((!\op2_ID[1]~DUPLICATE_q  & ((!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval2_ID[6] & ( regval1_ID[6] & ( (op2_ID[2] & 
// ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] $ (!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval2_ID[6] & ( !regval1_ID[6] & ( (op2_ID[2] & ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] $ (!op2_ID[3]))) # 
// (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( !regval2_ID[6] & ( !regval1_ID[6] & ( (op2_ID[2] & (op2_ID[3] & ((!\op2_ID[1]~DUPLICATE_q ) # (!op2_ID[0])))) ) ) )

	.dataa(!\op2_ID[1]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[3]),
	.datae(!regval2_ID[6]),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~49 .extended_lut = "off";
defparam \aluout_EX_r[6]~49 .lut_mask = 64'h000E060806080A04;
defparam \aluout_EX_r[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \PC_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[6] .is_wysiwyg = "true";
defparam \PC_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \aluout_EX_r[6]~48 (
// Equation(s):
// \aluout_EX_r[6]~48_combout  = ( \Equal12~0_combout  & ( (!\Equal11~0_combout  & (((regval1_ID[6] & \aluout_EX_r[20]~12_combout )) # (PC_ID[6]))) ) ) # ( !\Equal12~0_combout  & ( (regval1_ID[6] & (!\Equal11~0_combout  & \aluout_EX_r[20]~12_combout )) ) )

	.dataa(!regval1_ID[6]),
	.datab(!PC_ID[6]),
	.datac(!\Equal11~0_combout ),
	.datad(!\aluout_EX_r[20]~12_combout ),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~48 .extended_lut = "off";
defparam \aluout_EX_r[6]~48 .lut_mask = 64'h0050005030703070;
defparam \aluout_EX_r[6]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N12
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \regval1_ID[9]~DUPLICATE_q  & ( regval1_ID[6] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[7])))) # (\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q )) # 
// (\regval1_ID[8]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( regval1_ID[6] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[7])))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[8]~DUPLICATE_q  & 
// (!\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[9]~DUPLICATE_q  & ( !regval1_ID[6] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[7])))) # (\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q )) # 
// (\regval1_ID[8]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( !regval1_ID[6] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[7])))) # (\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[8]~DUPLICATE_q  & 
// (!\regval2_ID[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[1]~DUPLICATE_q ),
	.datab(!\regval1_ID[8]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[7]),
	.datae(!\regval1_ID[9]~DUPLICATE_q ),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N24
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( regval2_ID[2] & ( \ShiftRight0~29_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~28_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~29_combout  & 
// ( (\ShiftRight0~27_combout ) # (\regval2_ID[3]~DUPLICATE_q ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~29_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~28_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) ) ) ) # ( 
// !regval2_ID[2] & ( !\ShiftRight0~29_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & \ShiftRight0~27_combout ) ) ) )

	.dataa(!\ShiftRight0~21_combout ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[6]~189 (
// Equation(s):
// \aluout_EX_r[6]~189_combout  = ( \ShiftLeft0~19_combout  & ( \ShiftRight0~46_combout  & ( (!op2_ID[0] & (((!regval2_ID[4]) # (\ShiftRight0~45_combout )))) # (op2_ID[0] & (!\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[4]))) ) ) ) # ( !\ShiftLeft0~19_combout  
// & ( \ShiftRight0~46_combout  & ( (!op2_ID[0] & ((!regval2_ID[4]) # (\ShiftRight0~45_combout ))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\ShiftRight0~46_combout  & ( (!op2_ID[0] & (((regval2_ID[4] & \ShiftRight0~45_combout )))) # (op2_ID[0] & 
// (!\regval2_ID[3]~DUPLICATE_q  & (!regval2_ID[4]))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\ShiftRight0~46_combout  & ( (!op2_ID[0] & (regval2_ID[4] & \ShiftRight0~45_combout )) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~45_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~189 .extended_lut = "off";
defparam \aluout_EX_r[6]~189 .lut_mask = 64'h000A404AA0AAE0EA;
defparam \aluout_EX_r[6]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \aluout_EX_r[6]~190 (
// Equation(s):
// \aluout_EX_r[6]~190_combout  = ( \aluout_EX_r[6]~189_combout  & ( (!\aluout_EX_r[6]~18_combout  & (!\aluout_EX_r[6]~48_combout  & ((!\aluout_EX_r[20]~15_combout ) # (!\aluout_EX_r[6]~49_combout )))) ) ) # ( !\aluout_EX_r[6]~189_combout  & ( 
// (!\aluout_EX_r[6]~48_combout  & ((!\aluout_EX_r[20]~15_combout ) # (!\aluout_EX_r[6]~49_combout ))) ) )

	.dataa(!\aluout_EX_r[6]~18_combout ),
	.datab(!\aluout_EX_r[20]~15_combout ),
	.datac(!\aluout_EX_r[6]~49_combout ),
	.datad(!\aluout_EX_r[6]~48_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~190 .extended_lut = "off";
defparam \aluout_EX_r[6]~190 .lut_mask = 64'hFC00FC00A800A800;
defparam \aluout_EX_r[6]~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N3
cyclonev_lcell_comb \aluout_EX_r[6]~50 (
// Equation(s):
// \aluout_EX_r[6]~50_combout  = ( \Add1~33_sumout  & ( \aluout_EX_r[6]~190_combout  & ( (\aluout_EX_r[20]~15_combout  & (((\aluout_EX_r[6]~19_combout  & \Add2~33_sumout )) # (\aluout_EX_r[14]~21_combout ))) ) ) ) # ( !\Add1~33_sumout  & ( 
// \aluout_EX_r[6]~190_combout  & ( (\aluout_EX_r[20]~15_combout  & (\aluout_EX_r[6]~19_combout  & \Add2~33_sumout )) ) ) ) # ( \Add1~33_sumout  & ( !\aluout_EX_r[6]~190_combout  ) ) # ( !\Add1~33_sumout  & ( !\aluout_EX_r[6]~190_combout  ) )

	.dataa(!\aluout_EX_r[20]~15_combout ),
	.datab(!\aluout_EX_r[14]~21_combout ),
	.datac(!\aluout_EX_r[6]~19_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(!\Add1~33_sumout ),
	.dataf(!\aluout_EX_r[6]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~50 .extended_lut = "off";
defparam \aluout_EX_r[6]~50 .lut_mask = 64'hFFFFFFFF00051115;
defparam \aluout_EX_r[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \aluout_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[6] .is_wysiwyg = "true";
defparam \aluout_EX[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000000440400044040000444000000080317FFFFFFFFFFFF81FE";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N36
cyclonev_lcell_comb \rd_val_MEM_w[3]~2 (
// Equation(s):
// \rd_val_MEM_w[3]~2_combout  = ( \dmem~4_q  & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\dmem~4_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( \dmem~4_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~4_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & (\dmem~0_q  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~4_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~2 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~2 .lut_mask = 64'h0300F3F0030FF3FF;
defparam \rd_val_MEM_w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \rd_val_MEM_w[3]~3 (
// Equation(s):
// \rd_val_MEM_w[3]~3_combout  = ( \KEY[3]~input_o  & ( \rd_val_MEM_w[3]~2_combout  & ( (!\Equal19~6_combout  & (((!\dmem~42_combout  & dmem_rtl_0_bypass[36])) # (dmem_rtl_0_bypass[35]))) ) ) ) # ( !\KEY[3]~input_o  & ( \rd_val_MEM_w[3]~2_combout  & ( 
// (((!\dmem~42_combout  & dmem_rtl_0_bypass[36])) # (\Equal19~6_combout )) # (dmem_rtl_0_bypass[35]) ) ) ) # ( \KEY[3]~input_o  & ( !\rd_val_MEM_w[3]~2_combout  & ( (dmem_rtl_0_bypass[35] & (!\Equal19~6_combout  & ((!dmem_rtl_0_bypass[36]) # 
// (\dmem~42_combout )))) ) ) ) # ( !\KEY[3]~input_o  & ( !\rd_val_MEM_w[3]~2_combout  & ( ((dmem_rtl_0_bypass[35] & ((!dmem_rtl_0_bypass[36]) # (\dmem~42_combout )))) # (\Equal19~6_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[36]),
	.datad(!\Equal19~6_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\rd_val_MEM_w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~3 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~3 .lut_mask = 64'h51FF51005DFF5D00;
defparam \rd_val_MEM_w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \regval_MEM[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[3]~3_combout ),
	.asdata(aluout_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \regs[3][3]~feeder (
// Equation(s):
// \regs[3][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][3]~feeder .extended_lut = "off";
defparam \regs[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N37
dffeas \regs[3][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N40
dffeas \regval_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[3]~3_combout ),
	.asdata(aluout_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[3] .is_wysiwyg = "true";
defparam \regval_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N39
cyclonev_lcell_comb \regs[11][3]~feeder (
// Equation(s):
// \regs[11][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][3]~feeder .extended_lut = "off";
defparam \regs[11][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N41
dffeas \regs[11][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \regs[7][3]~feeder (
// Equation(s):
// \regs[7][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][3]~feeder .extended_lut = "off";
defparam \regs[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \regs[7][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N43
dffeas \regs[15][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[7][3]~q  & ( \regs[15][3]~q  & ( ((!inst_FE[3] & (\regs[3][3]~q )) # (inst_FE[3] & ((\regs[11][3]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[7][3]~q  & ( \regs[15][3]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[3][3]~q )) # 
// (inst_FE[3] & ((\regs[11][3]~q ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regs[7][3]~q  & ( !\regs[15][3]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[3][3]~q )) # (inst_FE[3] & ((\regs[11][3]~q ))))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( 
// !\regs[7][3]~q  & ( !\regs[15][3]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[3][3]~q )) # (inst_FE[3] & ((\regs[11][3]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[3][3]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[11][3]~q ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\regs[15][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h202A707A252F757F;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \regs[12][3]~feeder (
// Equation(s):
// \regs[12][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][3]~feeder .extended_lut = "off";
defparam \regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \regs[12][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \regs[4][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \regs[8][3]~feeder (
// Equation(s):
// \regs[8][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][3]~feeder .extended_lut = "off";
defparam \regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \regs[8][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \regs[0][3]~feeder (
// Equation(s):
// \regs[0][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][3]~feeder .extended_lut = "off";
defparam \regs[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \regs[0][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \regs[0][3]~q  & ( inst_FE[3] & ( (!inst_FE[2] & ((\regs[8][3]~q ))) # (inst_FE[2] & (\regs[12][3]~q )) ) ) ) # ( !\regs[0][3]~q  & ( inst_FE[3] & ( (!inst_FE[2] & ((\regs[8][3]~q ))) # (inst_FE[2] & (\regs[12][3]~q )) ) ) ) # ( 
// \regs[0][3]~q  & ( !inst_FE[3] & ( (!inst_FE[2]) # (\regs[4][3]~q ) ) ) ) # ( !\regs[0][3]~q  & ( !inst_FE[3] & ( (\regs[4][3]~q  & inst_FE[2]) ) ) )

	.dataa(!\regs[12][3]~q ),
	.datab(!\regs[4][3]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[8][3]~q ),
	.datae(!\regs[0][3]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \regs[5][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \regs[1][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \regs[13][3]~feeder (
// Equation(s):
// \regs[13][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][3]~feeder .extended_lut = "off";
defparam \regs[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N16
dffeas \regs[13][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N0
cyclonev_lcell_comb \regs[9][3]~feeder (
// Equation(s):
// \regs[9][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][3]~feeder .extended_lut = "off";
defparam \regs[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N2
dffeas \regs[9][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[13][3]~q  & ( \regs[9][3]~q  & ( ((!inst_FE[2] & ((\regs[1][3]~q ))) # (inst_FE[2] & (\regs[5][3]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[13][3]~q  & ( \regs[9][3]~q  & ( (!inst_FE[2] & (((inst_FE[3]) # (\regs[1][3]~q )))) # 
// (inst_FE[2] & (\regs[5][3]~q  & ((!inst_FE[3])))) ) ) ) # ( \regs[13][3]~q  & ( !\regs[9][3]~q  & ( (!inst_FE[2] & (((\regs[1][3]~q  & !inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3])) # (\regs[5][3]~q ))) ) ) ) # ( !\regs[13][3]~q  & ( !\regs[9][3]~q  & ( 
// (!inst_FE[3] & ((!inst_FE[2] & ((\regs[1][3]~q ))) # (inst_FE[2] & (\regs[5][3]~q )))) ) ) )

	.dataa(!\regs[5][3]~q ),
	.datab(!\regs[1][3]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[13][3]~q ),
	.dataf(!\regs[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \regs[2][3]~feeder (
// Equation(s):
// \regs[2][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~feeder .extended_lut = "off";
defparam \regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \regs[2][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \regs[6][3]~feeder (
// Equation(s):
// \regs[6][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][3]~feeder .extended_lut = "off";
defparam \regs[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N16
dffeas \regs[6][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \regs[10][3]~feeder (
// Equation(s):
// \regs[10][3]~feeder_combout  = ( \regval_MEM[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][3]~feeder .extended_lut = "off";
defparam \regs[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \regs[10][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N49
dffeas \regs[14][3]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[10][3]~q  & ( \regs[14][3]~DUPLICATE_q  & ( ((!inst_FE[2] & (\regs[2][3]~q )) # (inst_FE[2] & ((\regs[6][3]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[10][3]~q  & ( \regs[14][3]~DUPLICATE_q  & ( (!inst_FE[2] & (!inst_FE[3] & 
// (\regs[2][3]~q ))) # (inst_FE[2] & (((\regs[6][3]~q )) # (inst_FE[3]))) ) ) ) # ( \regs[10][3]~q  & ( !\regs[14][3]~DUPLICATE_q  & ( (!inst_FE[2] & (((\regs[2][3]~q )) # (inst_FE[3]))) # (inst_FE[2] & (!inst_FE[3] & ((\regs[6][3]~q )))) ) ) ) # ( 
// !\regs[10][3]~q  & ( !\regs[14][3]~DUPLICATE_q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[2][3]~q )) # (inst_FE[2] & ((\regs[6][3]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[2][3]~q ),
	.datad(!\regs[6][3]~q ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\regs[14][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \Mux60~1_combout  & ( \Mux60~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\Mux60~0_combout ) # (\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux60~3_combout ))) ) ) ) # ( 
// !\Mux60~1_combout  & ( \Mux60~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \Mux60~0_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )) # (\Mux60~3_combout ))) ) ) ) # ( \Mux60~1_combout  & ( 
// !\Mux60~2_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\Mux60~0_combout ) # (\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux60~3_combout  & (\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( !\Mux60~1_combout  & ( !\Mux60~2_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q  & \Mux60~0_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux60~3_combout  & (\inst_FE[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\Mux60~3_combout ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux60~0_combout ),
	.datae(!\Mux60~1_combout ),
	.dataf(!\Mux60~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \regval2_ID[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux60~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \PC_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[5] .is_wysiwyg = "true";
defparam \PC_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[5]~51 (
// Equation(s):
// \aluout_EX_r[5]~51_combout  = ( PC_ID[5] & ( regval1_ID[5] & ( (!\Equal11~0_combout  & ((\aluout_EX_r[20]~12_combout ) # (\Equal12~0_combout ))) ) ) ) # ( !PC_ID[5] & ( regval1_ID[5] & ( (!\Equal11~0_combout  & \aluout_EX_r[20]~12_combout ) ) ) ) # ( 
// PC_ID[5] & ( !regval1_ID[5] & ( (!\Equal11~0_combout  & \Equal12~0_combout ) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\Equal12~0_combout ),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(gnd),
	.datae(!PC_ID[5]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~51 .extended_lut = "off";
defparam \aluout_EX_r[5]~51 .lut_mask = 64'h000022220A0A2A2A;
defparam \aluout_EX_r[5]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \aluout_EX_r[5]~52 (
// Equation(s):
// \aluout_EX_r[5]~52_combout  = ( op2_ID[2] & ( \regval2_ID[5]~DUPLICATE_q  & ( (\op2_ID[1]~DUPLICATE_q  & ((!regval1_ID[5] $ (!op2_ID[3])) # (op2_ID[0]))) ) ) ) # ( !op2_ID[2] & ( \regval2_ID[5]~DUPLICATE_q  & ( \op2_ID[1]~DUPLICATE_q  ) ) ) # ( op2_ID[2] 
// & ( !\regval2_ID[5]~DUPLICATE_q  & ( (\op2_ID[1]~DUPLICATE_q  & ((!regval1_ID[5] $ (op2_ID[3])) # (op2_ID[0]))) ) ) ) # ( !op2_ID[2] & ( !\regval2_ID[5]~DUPLICATE_q  & ( \op2_ID[1]~DUPLICATE_q  ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!regval1_ID[5]),
	.datad(!op2_ID[3]),
	.datae(!op2_ID[2]),
	.dataf(!\regval2_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~52 .extended_lut = "off";
defparam \aluout_EX_r[5]~52 .lut_mask = 64'h3333311333331331;
defparam \aluout_EX_r[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N39
cyclonev_lcell_comb \aluout_EX_r[5]~53 (
// Equation(s):
// \aluout_EX_r[5]~53_combout  = ( \regval1_ID[5]~DUPLICATE_q  & ( \regval2_ID[5]~DUPLICATE_q  & ( (op2_ID[2] & ((!op2_ID[3] & ((!\op2_ID[1]~DUPLICATE_q ))) # (op2_ID[3] & (!op2_ID[0] & \op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[5]~DUPLICATE_q  & ( 
// \regval2_ID[5]~DUPLICATE_q  & ( (op2_ID[2] & ((!op2_ID[0] & (!op2_ID[3] $ (!\op2_ID[1]~DUPLICATE_q ))) # (op2_ID[0] & (!op2_ID[3] & !\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[5]~DUPLICATE_q  & ( !\regval2_ID[5]~DUPLICATE_q  & ( (op2_ID[2] & 
// ((!op2_ID[0] & (!op2_ID[3] $ (!\op2_ID[1]~DUPLICATE_q ))) # (op2_ID[0] & (!op2_ID[3] & !\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[5]~DUPLICATE_q  & ( !\regval2_ID[5]~DUPLICATE_q  & ( (op2_ID[3] & (op2_ID[2] & ((!op2_ID[0]) # 
// (!\op2_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[3]),
	.datac(!\op2_ID[1]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(!\regval1_ID[5]~DUPLICATE_q ),
	.dataf(!\regval2_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~53 .extended_lut = "off";
defparam \aluout_EX_r[5]~53 .lut_mask = 64'h00320068006800C2;
defparam \aluout_EX_r[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[5]~192 (
// Equation(s):
// \aluout_EX_r[5]~192_combout  = ( \aluout_EX_r[20]~15_combout  & ( \Add1~37_sumout  & ( (!\aluout_EX_r[5]~52_combout  & ((\aluout_EX_r[5]~53_combout ) # (\Selector16~0_combout ))) ) ) ) # ( \aluout_EX_r[20]~15_combout  & ( !\Add1~37_sumout  & ( 
// (!\aluout_EX_r[5]~52_combout  & (((op2_ID[3] & \Selector16~0_combout )) # (\aluout_EX_r[5]~53_combout ))) ) ) )

	.dataa(!\aluout_EX_r[5]~52_combout ),
	.datab(!op2_ID[3]),
	.datac(!\Selector16~0_combout ),
	.datad(!\aluout_EX_r[5]~53_combout ),
	.datae(!\aluout_EX_r[20]~15_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~192 .extended_lut = "off";
defparam \aluout_EX_r[5]~192 .lut_mask = 64'h000002AA00000AAA;
defparam \aluout_EX_r[5]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N0
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \regval1_ID[8]~DUPLICATE_q  & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1]) # (regval1_ID[6]) ) ) ) # ( !\regval1_ID[8]~DUPLICATE_q  & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[6] & !regval2_ID[1]) ) ) ) # ( 
// \regval1_ID[8]~DUPLICATE_q  & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[5]))) # (regval2_ID[1] & (regval1_ID[7])) ) ) ) # ( !\regval1_ID[8]~DUPLICATE_q  & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[5]))) # 
// (regval2_ID[1] & (regval1_ID[7])) ) ) )

	.dataa(!regval1_ID[7]),
	.datab(!regval1_ID[5]),
	.datac(!regval1_ID[6]),
	.datad(!regval2_ID[1]),
	.datae(!\regval1_ID[8]~DUPLICATE_q ),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h335533550F000FFF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \ShiftRight0~48_combout  & ( \ShiftRight0~39_combout  & ( (!\regval2_ID[2]~DUPLICATE_q ) # ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~40_combout ))) ) ) ) # ( 
// !\ShiftRight0~48_combout  & ( \ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\regval2_ID[2]~DUPLICATE_q  & \ShiftRight0~38_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (((!\regval2_ID[2]~DUPLICATE_q )) # (\ShiftRight0~40_combout ))) ) ) 
// ) # ( \ShiftRight0~48_combout  & ( !\ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((!\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~38_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~40_combout  & (\regval2_ID[2]~DUPLICATE_q ))) 
// ) ) ) # ( !\ShiftRight0~48_combout  & ( !\ShiftRight0~39_combout  & ( (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~40_combout )))) ) ) )

	.dataa(!\ShiftRight0~40_combout ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!\regval2_ID[2]~DUPLICATE_q ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \aluout_EX_r[5]~191 (
// Equation(s):
// \aluout_EX_r[5]~191_combout  = ( \ShiftRight0~47_combout  & ( \aluout_EX_r[6]~18_combout  & ( (!op2_ID[0] & (((\ShiftRight0~49_combout ) # (regval2_ID[4])))) # (op2_ID[0] & (\ShiftLeft0~20_combout  & (!regval2_ID[4]))) ) ) ) # ( !\ShiftRight0~47_combout  
// & ( \aluout_EX_r[6]~18_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & ((\ShiftRight0~49_combout ))) # (op2_ID[0] & (\ShiftLeft0~20_combout )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~20_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~49_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\aluout_EX_r[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~191 .extended_lut = "off";
defparam \aluout_EX_r[5]~191 .lut_mask = 64'h0000000010B01ABA;
defparam \aluout_EX_r[5]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[5]~54 (
// Equation(s):
// \aluout_EX_r[5]~54_combout  = ( \aluout_EX_r[5]~191_combout  & ( op2_ID[3] ) ) # ( !\aluout_EX_r[5]~191_combout  & ( op2_ID[3] & ( ((\aluout_EX_r[5]~192_combout  & ((\aluout_EX_r[5]~53_combout ) # (\Add2~37_sumout )))) # (\aluout_EX_r[5]~51_combout ) ) ) 
// ) # ( \aluout_EX_r[5]~191_combout  & ( !op2_ID[3] ) ) # ( !\aluout_EX_r[5]~191_combout  & ( !op2_ID[3] & ( (\aluout_EX_r[5]~192_combout ) # (\aluout_EX_r[5]~51_combout ) ) ) )

	.dataa(!\Add2~37_sumout ),
	.datab(!\aluout_EX_r[5]~51_combout ),
	.datac(!\aluout_EX_r[5]~192_combout ),
	.datad(!\aluout_EX_r[5]~53_combout ),
	.datae(!\aluout_EX_r[5]~191_combout ),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~54 .extended_lut = "off";
defparam \aluout_EX_r[5]~54 .lut_mask = 64'h3F3FFFFF373FFFFF;
defparam \aluout_EX_r[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N11
dffeas \aluout_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[5] .is_wysiwyg = "true";
defparam \aluout_EX[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016DB6D3FF4EEEEEECCCCCCCCEEEFE9B3EB4FFB010000000000000000";
// synopsys translate_on

// Location: FF_X47_Y12_N32
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N30
cyclonev_lcell_comb \rd_val_MEM_w[4]~26 (
// Equation(s):
// \rd_val_MEM_w[4]~26_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem~0_q  & (((\dmem~5_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem~0_q  & (((\dmem~5_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\dmem~5_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~26 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~26 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y12_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N16
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y12_N3
cyclonev_lcell_comb \rd_val_MEM_w[4]~27 (
// Equation(s):
// \rd_val_MEM_w[4]~27_combout  = ( \rd_val_MEM_w[4]~26_combout  & ( dmem_rtl_0_bypass[38] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[37]))) ) ) ) # ( !\rd_val_MEM_w[4]~26_combout  & ( dmem_rtl_0_bypass[38] & ( (\dmem~42_combout  
// & (dmem_rtl_0_bypass[37] & !\Equal19~6_combout )) ) ) ) # ( \rd_val_MEM_w[4]~26_combout  & ( !dmem_rtl_0_bypass[38] & ( (dmem_rtl_0_bypass[37] & !\Equal19~6_combout ) ) ) ) # ( !\rd_val_MEM_w[4]~26_combout  & ( !dmem_rtl_0_bypass[38] & ( 
// (dmem_rtl_0_bypass[37] & !\Equal19~6_combout ) ) ) )

	.dataa(!\dmem~42_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[37]),
	.datad(!\Equal19~6_combout ),
	.datae(!\rd_val_MEM_w[4]~26_combout ),
	.dataf(!dmem_rtl_0_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~27 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~27 .lut_mask = 64'h0F000F000500AF00;
defparam \rd_val_MEM_w[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N4
dffeas \regval_MEM[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[4]~27_combout ),
	.asdata(aluout_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[4] .is_wysiwyg = "true";
defparam \regval_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \regs[4][4]~feeder (
// Equation(s):
// \regs[4][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][4]~feeder .extended_lut = "off";
defparam \regs[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \regs[4][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N21
cyclonev_lcell_comb \regs[7][4]~feeder (
// Equation(s):
// \regs[7][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][4]~feeder .extended_lut = "off";
defparam \regs[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N22
dffeas \regs[7][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N39
cyclonev_lcell_comb \regs[6][4]~feeder (
// Equation(s):
// \regs[6][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][4]~feeder .extended_lut = "off";
defparam \regs[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N40
dffeas \regs[6][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N26
dffeas \regs[5][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[6][4]~q  & ( \regs[5][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[4][4]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[7][4]~q )))) ) ) ) # ( !\regs[6][4]~q  & ( 
// \regs[5][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[4][4]~q  & ((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[7][4]~q )))) ) ) ) # ( \regs[6][4]~q  & ( !\regs[5][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  
// & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[4][4]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[7][4]~q  & \inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[6][4]~q  & ( !\regs[5][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[4][4]~q  & ((!\inst_FE[1]~DUPLICATE_q 
// )))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[7][4]~q  & \inst_FE[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[4][4]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[7][4]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[6][4]~q ),
	.dataf(!\regs[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h440344CF770377CF;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \regs[11][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N8
dffeas \regs[10][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \regs[9][4]~feeder (
// Equation(s):
// \regs[9][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][4]~feeder .extended_lut = "off";
defparam \regs[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \regs[9][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \regs[8][4]~feeder (
// Equation(s):
// \regs[8][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][4]~feeder .extended_lut = "off";
defparam \regs[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N13
dffeas \regs[8][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[9][4]~q  & ( \regs[8][4]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][4]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][4]~q ))) ) ) ) # ( !\regs[9][4]~q  & ( \regs[8][4]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[10][4]~q )))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][4]~q  & ((\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[9][4]~q  & ( !\regs[8][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (((\regs[10][4]~q  & \inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )) # (\regs[11][4]~q ))) ) ) ) # ( !\regs[9][4]~q  & ( !\regs[8][4]~q  & ( (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & 
// ((\regs[10][4]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][4]~q )))) ) ) )

	.dataa(!\regs[11][4]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[10][4]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[9][4]~q ),
	.dataf(!\regs[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \regs[0][4]~feeder (
// Equation(s):
// \regs[0][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][4]~feeder .extended_lut = "off";
defparam \regs[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N26
dffeas \regs[0][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N51
cyclonev_lcell_comb \regs[3][4]~feeder (
// Equation(s):
// \regs[3][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][4]~feeder .extended_lut = "off";
defparam \regs[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N52
dffeas \regs[3][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N43
dffeas \regs[1][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \regs[2][4]~feeder (
// Equation(s):
// \regs[2][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][4]~feeder .extended_lut = "off";
defparam \regs[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N13
dffeas \regs[2][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[1][4]~q  & ( \regs[2][4]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[0][4]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\regs[3][4]~q )))) ) ) ) # ( !\regs[1][4]~q  & ( 
// \regs[2][4]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[0][4]~q  & ((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\regs[3][4]~q )))) ) ) ) # ( \regs[1][4]~q  & ( !\regs[2][4]~q  & ( (!\inst_FE[1]~DUPLICATE_q  
// & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[0][4]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[3][4]~q  & \inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][4]~q  & ( !\regs[2][4]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[0][4]~q  & ((!\inst_FE[0]~DUPLICATE_q 
// )))) # (\inst_FE[1]~DUPLICATE_q  & (((\regs[3][4]~q  & \inst_FE[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[0][4]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\regs[3][4]~q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[1][4]~q ),
	.dataf(!\regs[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h440344CF770377CF;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N45
cyclonev_lcell_comb \regs[12][4]~feeder (
// Equation(s):
// \regs[12][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][4]~feeder .extended_lut = "off";
defparam \regs[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N47
dffeas \regs[12][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \regs[15][4]~feeder (
// Equation(s):
// \regs[15][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][4]~feeder .extended_lut = "off";
defparam \regs[15][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N25
dffeas \regs[15][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N45
cyclonev_lcell_comb \regs[13][4]~feeder (
// Equation(s):
// \regs[13][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][4]~feeder .extended_lut = "off";
defparam \regs[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N46
dffeas \regs[13][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N32
dffeas \regs[14][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N6
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[13][4]~q  & ( \regs[14][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[12][4]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[15][4]~q )))) ) ) ) # ( !\regs[13][4]~q  & 
// ( \regs[14][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[12][4]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[15][4]~q  & \inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( \regs[13][4]~q  & ( !\regs[14][4]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (\regs[12][4]~q  & ((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\regs[15][4]~q )))) ) ) ) # ( !\regs[13][4]~q  & ( !\regs[14][4]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (\regs[12][4]~q  & ((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[15][4]~q  & \inst_FE[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[12][4]~q ),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!\regs[15][4]~q ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\regs[13][4]~q ),
	.dataf(!\regs[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \Mux59~0_combout  & ( \Mux59~3_combout  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\Mux59~2_combout )))) # (inst_FE[2] & (((inst_FE[3])) # (\Mux59~1_combout ))) ) ) ) # ( !\Mux59~0_combout  & ( \Mux59~3_combout  & ( (!inst_FE[2] & 
// (((inst_FE[3] & \Mux59~2_combout )))) # (inst_FE[2] & (((inst_FE[3])) # (\Mux59~1_combout ))) ) ) ) # ( \Mux59~0_combout  & ( !\Mux59~3_combout  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\Mux59~2_combout )))) # (inst_FE[2] & (\Mux59~1_combout  & 
// (!inst_FE[3]))) ) ) ) # ( !\Mux59~0_combout  & ( !\Mux59~3_combout  & ( (!inst_FE[2] & (((inst_FE[3] & \Mux59~2_combout )))) # (inst_FE[2] & (\Mux59~1_combout  & (!inst_FE[3]))) ) ) )

	.dataa(!\Mux59~1_combout ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\Mux59~2_combout ),
	.datae(!\Mux59~0_combout ),
	.dataf(!\Mux59~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N19
dffeas \regval2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[4] .is_wysiwyg = "true";
defparam \regval2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[4]~224 (
// Equation(s):
// \aluout_EX_r[4]~224_combout  = ( \regval1_ID[4]~DUPLICATE_q  & ( regval2_ID[4] & ( (op2_ID[2] & ((!op2_ID[3] & ((!\op2_ID[1]~DUPLICATE_q ))) # (op2_ID[3] & (!op2_ID[0] & \op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[4]~DUPLICATE_q  & ( regval2_ID[4] 
// & ( (op2_ID[2] & ((!op2_ID[0] & (!op2_ID[3] $ (!\op2_ID[1]~DUPLICATE_q ))) # (op2_ID[0] & (!op2_ID[3] & !\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[4]~DUPLICATE_q  & ( !regval2_ID[4] & ( (op2_ID[2] & ((!op2_ID[0] & (!op2_ID[3] $ 
// (!\op2_ID[1]~DUPLICATE_q ))) # (op2_ID[0] & (!op2_ID[3] & !\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[4]~DUPLICATE_q  & ( !regval2_ID[4] & ( (op2_ID[3] & (op2_ID[2] & ((!op2_ID[0]) # (!\op2_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[3]),
	.datac(!op2_ID[2]),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(!\regval1_ID[4]~DUPLICATE_q ),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~224 .extended_lut = "off";
defparam \aluout_EX_r[4]~224 .lut_mask = 64'h0302060806080C02;
defparam \aluout_EX_r[4]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N30
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \regval1_ID[7]~DUPLICATE_q  & ( regval1_ID[6] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[4]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[5])))) # (\regval2_ID[1]~DUPLICATE_q ) ) ) ) # ( 
// !\regval1_ID[7]~DUPLICATE_q  & ( regval1_ID[6] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((\regval1_ID[4]~DUPLICATE_q )) # (\regval2_ID[1]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[5])))) ) ) ) # ( 
// \regval1_ID[7]~DUPLICATE_q  & ( !regval1_ID[6] & ( (!\regval2_ID[0]~DUPLICATE_q  & (!\regval2_ID[1]~DUPLICATE_q  & (\regval1_ID[4]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[5])) # (\regval2_ID[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_ID[7]~DUPLICATE_q  & ( !regval1_ID[6] & ( (!\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[4]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[5]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval1_ID[4]~DUPLICATE_q ),
	.datad(!regval1_ID[5]),
	.datae(!\regval1_ID[7]~DUPLICATE_q ),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~13_combout  & ( (!regval2_ID[2]) # ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~14_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~16_combout )))) ) ) ) # ( 
// !\ShiftRight0~15_combout  & ( \ShiftRight0~13_combout  & ( (!regval2_ID[2] & (((!\regval2_ID[3]~DUPLICATE_q )))) # (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~14_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~16_combout 
// ))))) ) ) ) # ( \ShiftRight0~15_combout  & ( !\ShiftRight0~13_combout  & ( (!regval2_ID[2] & (((\regval2_ID[3]~DUPLICATE_q )))) # (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~14_combout )) # (\regval2_ID[3]~DUPLICATE_q  & 
// ((\ShiftRight0~16_combout ))))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~13_combout  & ( (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~14_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~16_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~14_combout ),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \ShiftRight0~17_combout  & ( (!regval2_ID[4] & ((!op2_ID[0]) # ((\ShiftLeft0~5_combout )))) # (regval2_ID[4] & (!op2_ID[0] & ((\ShiftRight0~12_combout )))) ) ) # ( !\ShiftRight0~17_combout  & ( (!regval2_ID[4] & (op2_ID[0] & 
// (\ShiftLeft0~5_combout ))) # (regval2_ID[4] & (!op2_ID[0] & ((\ShiftRight0~12_combout )))) ) )

	.dataa(!regval2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftRight0~12_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h024602468ACE8ACE;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N27
cyclonev_lcell_comb \aluout_EX_r[4]~213 (
// Equation(s):
// \aluout_EX_r[4]~213_combout  = ( \Selector28~0_combout  & ( ((\aluout_EX_r[20]~15_combout  & (\aluout_EX_r[14]~21_combout  & \Add1~5_sumout ))) # (\aluout_EX_r[6]~18_combout ) ) ) # ( !\Selector28~0_combout  & ( (\aluout_EX_r[20]~15_combout  & 
// (\aluout_EX_r[14]~21_combout  & \Add1~5_sumout )) ) )

	.dataa(!\aluout_EX_r[6]~18_combout ),
	.datab(!\aluout_EX_r[20]~15_combout ),
	.datac(!\aluout_EX_r[14]~21_combout ),
	.datad(!\Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~213 .extended_lut = "off";
defparam \aluout_EX_r[4]~213 .lut_mask = 64'h0003000355575557;
defparam \aluout_EX_r[4]~213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[4]~22 (
// Equation(s):
// \aluout_EX_r[4]~22_combout  = ( \aluout_EX_r[4]~213_combout  & ( \aluout_EX_r[6]~19_combout  ) ) # ( !\aluout_EX_r[4]~213_combout  & ( \aluout_EX_r[6]~19_combout  & ( ((\aluout_EX_r[20]~15_combout  & ((\Add2~5_sumout ) # (\aluout_EX_r[4]~224_combout )))) 
// # (\aluout_EX_r[4]~16_combout ) ) ) ) # ( \aluout_EX_r[4]~213_combout  & ( !\aluout_EX_r[6]~19_combout  ) ) # ( !\aluout_EX_r[4]~213_combout  & ( !\aluout_EX_r[6]~19_combout  & ( ((\aluout_EX_r[20]~15_combout  & \aluout_EX_r[4]~224_combout )) # 
// (\aluout_EX_r[4]~16_combout ) ) ) )

	.dataa(!\aluout_EX_r[20]~15_combout ),
	.datab(!\aluout_EX_r[4]~16_combout ),
	.datac(!\aluout_EX_r[4]~224_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(!\aluout_EX_r[4]~213_combout ),
	.dataf(!\aluout_EX_r[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~22 .extended_lut = "off";
defparam \aluout_EX_r[4]~22 .lut_mask = 64'h3737FFFF3777FFFF;
defparam \aluout_EX_r[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N52
dffeas \aluout_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[4] .is_wysiwyg = "true";
defparam \aluout_EX[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF078B76DDFFBFBB9DD9D9BB9DDD5A6ED1D97F54FFFFFFFFFFFFB800";
// synopsys translate_on

// Location: FF_X47_Y5_N32
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N30
cyclonev_lcell_comb \rd_val_MEM_w[0]~4 (
// Equation(s):
// \rd_val_MEM_w[0]~4_combout  = ( \dmem~1_q  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\dmem~1_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( \dmem~1_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~1_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\dmem~0_q  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~1_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~4 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~4 .lut_mask = 64'h0300F3F0030FF3FF;
defparam \rd_val_MEM_w[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N53
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[29]~feeder_combout  = ( regval2_EX[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N8
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N24
cyclonev_lcell_comb \rd_val_MEM_w[0]~5 (
// Equation(s):
// \rd_val_MEM_w[0]~5_combout  = ( !\Equal19~6_combout  & ( \KEY[0]~input_o  & ( (!\dmem~42_combout  & ((!dmem_rtl_0_bypass[30] & ((dmem_rtl_0_bypass[29]))) # (dmem_rtl_0_bypass[30] & (\rd_val_MEM_w[0]~4_combout )))) # (\dmem~42_combout  & 
// (((dmem_rtl_0_bypass[29])))) ) ) ) # ( \Equal19~6_combout  & ( !\KEY[0]~input_o  ) ) # ( !\Equal19~6_combout  & ( !\KEY[0]~input_o  & ( (!\dmem~42_combout  & ((!dmem_rtl_0_bypass[30] & ((dmem_rtl_0_bypass[29]))) # (dmem_rtl_0_bypass[30] & 
// (\rd_val_MEM_w[0]~4_combout )))) # (\dmem~42_combout  & (((dmem_rtl_0_bypass[29])))) ) ) )

	.dataa(!\dmem~42_combout ),
	.datab(!\rd_val_MEM_w[0]~4_combout ),
	.datac(!dmem_rtl_0_bypass[30]),
	.datad(!dmem_rtl_0_bypass[29]),
	.datae(!\Equal19~6_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~5 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~5 .lut_mask = 64'h02F7FFFF02F70000;
defparam \rd_val_MEM_w[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N26
dffeas \regval_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[0]~5_combout ),
	.asdata(aluout_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[0] .is_wysiwyg = "true";
defparam \regval_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \regs[5][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[13][0]~q  & ( \regs[9][0]~q  & ( ((!inst_FE[2] & ((\regs[1][0]~q ))) # (inst_FE[2] & (\regs[5][0]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[13][0]~q  & ( \regs[9][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[1][0]~q ))) # 
// (inst_FE[2] & (\regs[5][0]~q )))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( \regs[13][0]~q  & ( !\regs[9][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[1][0]~q ))) # (inst_FE[2] & (\regs[5][0]~q )))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( 
// !\regs[13][0]~q  & ( !\regs[9][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[1][0]~q ))) # (inst_FE[2] & (\regs[5][0]~q )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[5][0]~q ),
	.datac(!\regs[1][0]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[13][0]~q ),
	.dataf(!\regs[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \regs[14][0]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \regs[2][0]~q  & ( \regs[6][0]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[10][0]~q ))) # (inst_FE[2] & (\regs[14][0]~DUPLICATE_q ))) ) ) ) # ( !\regs[2][0]~q  & ( \regs[6][0]~q  & ( (!inst_FE[2] & (((\regs[10][0]~q  & 
// inst_FE[3])))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[14][0]~DUPLICATE_q ))) ) ) ) # ( \regs[2][0]~q  & ( !\regs[6][0]~q  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\regs[10][0]~q )))) # (inst_FE[2] & (\regs[14][0]~DUPLICATE_q  & ((inst_FE[3])))) ) ) ) # ( 
// !\regs[2][0]~q  & ( !\regs[6][0]~q  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regs[10][0]~q ))) # (inst_FE[2] & (\regs[14][0]~DUPLICATE_q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[14][0]~DUPLICATE_q ),
	.datac(!\regs[10][0]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[2][0]~q ),
	.dataf(!\regs[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \regs[11][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N11
dffeas \regs[3][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N12
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[3][0]~q  & ( \regs[7][0]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[11][0]~q )) # (inst_FE[2] & ((\regs[15][0]~q )))) ) ) ) # ( !\regs[3][0]~q  & ( \regs[7][0]~q  & ( (!inst_FE[3] & (((inst_FE[2])))) # (inst_FE[3] & 
// ((!inst_FE[2] & (\regs[11][0]~q )) # (inst_FE[2] & ((\regs[15][0]~q ))))) ) ) ) # ( \regs[3][0]~q  & ( !\regs[7][0]~q  & ( (!inst_FE[3] & (((!inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & (\regs[11][0]~q )) # (inst_FE[2] & ((\regs[15][0]~q ))))) ) ) ) # 
// ( !\regs[3][0]~q  & ( !\regs[7][0]~q  & ( (inst_FE[3] & ((!inst_FE[2] & (\regs[11][0]~q )) # (inst_FE[2] & ((\regs[15][0]~q ))))) ) ) )

	.dataa(!\regs[11][0]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[15][0]~q ),
	.datae(!\regs[3][0]~q ),
	.dataf(!\regs[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[8][0]~q  & ( \regs[12][0]~q  & ( ((!inst_FE[2] & (\regs[0][0]~q )) # (inst_FE[2] & ((\regs[4][0]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[8][0]~q  & ( \regs[12][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][0]~q )) # 
// (inst_FE[2] & ((\regs[4][0]~q ))))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( \regs[8][0]~q  & ( !\regs[12][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][0]~q )) # (inst_FE[2] & ((\regs[4][0]~q ))))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( 
// !\regs[8][0]~q  & ( !\regs[12][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][0]~q )) # (inst_FE[2] & ((\regs[4][0]~q ))))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regs[0][0]~q ),
	.datac(!\regs[4][0]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[8][0]~q ),
	.dataf(!\regs[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h220A770A225F775F;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N36
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \inst_FE[0]~DUPLICATE_q  & ( \Mux63~0_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (\Mux63~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux63~3_combout ))) ) ) ) # ( !\inst_FE[0]~DUPLICATE_q  & ( \Mux63~0_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q ) # (\Mux63~2_combout ) ) ) ) # ( \inst_FE[0]~DUPLICATE_q  & ( !\Mux63~0_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & (\Mux63~1_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux63~3_combout ))) ) ) ) # ( !\inst_FE[0]~DUPLICATE_q  & ( 
// !\Mux63~0_combout  & ( (\inst_FE[1]~DUPLICATE_q  & \Mux63~2_combout ) ) ) )

	.dataa(!\Mux63~1_combout ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\Mux63~2_combout ),
	.datad(!\Mux63~3_combout ),
	.datae(!\inst_FE[0]~DUPLICATE_q ),
	.dataf(!\Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N37
dffeas \regval2_ID[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \regval1_ID[0]~DUPLICATE_q  ) + ( \regval2_ID[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add1~94  = CARRY(( \regval1_ID[0]~DUPLICATE_q  ) + ( \regval2_ID[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N3
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( regval2_ID[1] ) + ( regval1_ID[1] ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( regval2_ID[1] ) + ( regval1_ID[1] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[1]),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N15
cyclonev_lcell_comb \aluout_EX_r[2]~28 (
// Equation(s):
// \aluout_EX_r[2]~28_combout  = ( \Add1~13_sumout  & ( \Add2~13_sumout  & ( (!\op2_ID[1]~DUPLICATE_q  & \Selector16~0_combout ) ) ) ) # ( !\Add1~13_sumout  & ( \Add2~13_sumout  & ( (!\op2_ID[1]~DUPLICATE_q  & (\Selector16~0_combout  & op2_ID[3])) ) ) ) # ( 
// \Add1~13_sumout  & ( !\Add2~13_sumout  & ( (!\op2_ID[1]~DUPLICATE_q  & (\Selector16~0_combout  & !op2_ID[3])) ) ) )

	.dataa(!\op2_ID[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector16~0_combout ),
	.datad(!op2_ID[3]),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~28 .extended_lut = "off";
defparam \aluout_EX_r[2]~28 .lut_mask = 64'h00000A00000A0A0A;
defparam \aluout_EX_r[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[2]~27 (
// Equation(s):
// \aluout_EX_r[2]~27_combout  = ( !\Equal11~0_combout  & ( (!regval1_ID[2] & (\Equal12~0_combout  & ((PC_ID[2])))) # (regval1_ID[2] & (((\Equal12~0_combout  & PC_ID[2])) # (\aluout_EX_r[20]~12_combout ))) ) )

	.dataa(!regval1_ID[2]),
	.datab(!\Equal12~0_combout ),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!PC_ID[2]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~27 .extended_lut = "off";
defparam \aluout_EX_r[2]~27 .lut_mask = 64'h0537053700000000;
defparam \aluout_EX_r[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( regval1_ID[5] & ( regval1_ID[3] & ( ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[2]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[4]))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[5] & ( regval1_ID[3] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[2]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[4])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!\regval2_ID[1]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[5] & ( !regval1_ID[3] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[2]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[4])))) # (\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[5] & ( !regval1_ID[3] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & ((!\regval2_ID[1]~DUPLICATE_q  & ((regval1_ID[2]))) # (\regval2_ID[1]~DUPLICATE_q  & (regval1_ID[4])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[4]),
	.datac(!regval1_ID[2]),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!regval1_ID[5]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \ShiftRight0~27_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[2] & (((\regval2_ID[3]~DUPLICATE_q )) # (\ShiftRight0~26_combout ))) # (regval2_ID[2] & (((!\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~29_combout )))) ) 
// ) ) # ( !\ShiftRight0~27_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[2] & (((\regval2_ID[3]~DUPLICATE_q )) # (\ShiftRight0~26_combout ))) # (regval2_ID[2] & (((\ShiftRight0~29_combout  & \regval2_ID[3]~DUPLICATE_q )))) ) ) ) # ( 
// \ShiftRight0~27_combout  & ( !\ShiftRight0~28_combout  & ( (!regval2_ID[2] & (\ShiftRight0~26_combout  & ((!\regval2_ID[3]~DUPLICATE_q )))) # (regval2_ID[2] & (((!\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~29_combout )))) ) ) ) # ( 
// !\ShiftRight0~27_combout  & ( !\ShiftRight0~28_combout  & ( (!regval2_ID[2] & (\ShiftRight0~26_combout  & ((!\regval2_ID[3]~DUPLICATE_q )))) # (regval2_ID[2] & (((\ShiftRight0~29_combout  & \regval2_ID[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\regval2_ID[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~27_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h4403770344CF77CF;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~30_combout  & ( (!op2_ID[0]) # ((\ShiftLeft0~6_combout  & (!regval2_ID[4] & \ShiftLeft0~7_combout ))) ) ) ) # ( !\ShiftRight0~25_combout  & ( \ShiftRight0~30_combout  & ( (!regval2_ID[4] 
// & ((!op2_ID[0]) # ((\ShiftLeft0~6_combout  & \ShiftLeft0~7_combout )))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~30_combout  & ( (!op2_ID[0] & (((regval2_ID[4])))) # (op2_ID[0] & (\ShiftLeft0~6_combout  & (!regval2_ID[4] & 
// \ShiftLeft0~7_combout ))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~30_combout  & ( (op2_ID[0] & (\ShiftLeft0~6_combout  & (!regval2_ID[4] & \ShiftLeft0~7_combout ))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h00100A1AA0B0AABA;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N3
cyclonev_lcell_comb \aluout_EX_r[2]~30 (
// Equation(s):
// \aluout_EX_r[2]~30_combout  = ( \aluout_EX_r[6]~18_combout  & ( \Selector30~0_combout  ) ) # ( !\aluout_EX_r[6]~18_combout  & ( \Selector30~0_combout  & ( ((\aluout_EX_r[20]~15_combout  & ((\aluout_EX_r[2]~28_combout ) # (\aluout_EX_r[2]~29_combout )))) # 
// (\aluout_EX_r[2]~27_combout ) ) ) ) # ( \aluout_EX_r[6]~18_combout  & ( !\Selector30~0_combout  & ( ((\aluout_EX_r[20]~15_combout  & ((\aluout_EX_r[2]~28_combout ) # (\aluout_EX_r[2]~29_combout )))) # (\aluout_EX_r[2]~27_combout ) ) ) ) # ( 
// !\aluout_EX_r[6]~18_combout  & ( !\Selector30~0_combout  & ( ((\aluout_EX_r[20]~15_combout  & ((\aluout_EX_r[2]~28_combout ) # (\aluout_EX_r[2]~29_combout )))) # (\aluout_EX_r[2]~27_combout ) ) ) )

	.dataa(!\aluout_EX_r[2]~29_combout ),
	.datab(!\aluout_EX_r[2]~28_combout ),
	.datac(!\aluout_EX_r[2]~27_combout ),
	.datad(!\aluout_EX_r[20]~15_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~30 .extended_lut = "off";
defparam \aluout_EX_r[2]~30 .lut_mask = 64'h0F7F0F7F0F7FFFFF;
defparam \aluout_EX_r[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N8
dffeas \aluout_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2] .is_wysiwyg = "true";
defparam \aluout_EX[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y11_N41
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \rd_val_MEM_w[25]~14 (
// Equation(s):
// \rd_val_MEM_w[25]~14_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\dmem~26_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~14 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~14 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N22
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \rd_val_MEM_w[25]~15 (
// Equation(s):
// \rd_val_MEM_w[25]~15_combout  = ( dmem_rtl_0_bypass[80] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout  & ((\rd_val_MEM_w[25]~14_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[79])))) ) ) # ( !dmem_rtl_0_bypass[80] & ( (dmem_rtl_0_bypass[79] & 
// !\Equal19~6_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[79]),
	.datab(!\rd_val_MEM_w[25]~14_combout ),
	.datac(!\dmem~42_combout ),
	.datad(!\Equal19~6_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[80]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~15 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~15 .lut_mask = 64'h5500550035003500;
defparam \rd_val_MEM_w[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[25]~100 (
// Equation(s):
// \aluout_EX_r[25]~100_combout  = ( op2_ID[0] & ( regval2_ID[25] & ( (!\op2_ID[1]~DUPLICATE_q  & !op2_ID[3]) ) ) ) # ( !op2_ID[0] & ( regval2_ID[25] & ( !\op2_ID[1]~DUPLICATE_q  $ (!\regval1_ID[25]~DUPLICATE_q  $ (op2_ID[3])) ) ) ) # ( op2_ID[0] & ( 
// !regval2_ID[25] & ( (!\op2_ID[1]~DUPLICATE_q  & (!\regval1_ID[25]~DUPLICATE_q  $ (!op2_ID[3]))) ) ) ) # ( !op2_ID[0] & ( !regval2_ID[25] & ( !op2_ID[3] $ (((!\op2_ID[1]~DUPLICATE_q ) # (!\regval1_ID[25]~DUPLICATE_q ))) ) ) )

	.dataa(!\op2_ID[1]~DUPLICATE_q ),
	.datab(!\regval1_ID[25]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(!op2_ID[0]),
	.dataf(!regval2_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~100 .extended_lut = "off";
defparam \aluout_EX_r[25]~100 .lut_mask = 64'h1E1E28286969A0A0;
defparam \aluout_EX_r[25]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[25]~101 (
// Equation(s):
// \aluout_EX_r[25]~101_combout  = ( \aluout_EX_r[20]~12_combout  & ( ((\Equal12~0_combout  & PC_ID[25])) # (\regval1_ID[25]~DUPLICATE_q ) ) ) # ( !\aluout_EX_r[20]~12_combout  & ( (\Equal12~0_combout  & PC_ID[25]) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[25]~DUPLICATE_q ),
	.datac(!\Equal12~0_combout ),
	.datad(!PC_ID[25]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~101 .extended_lut = "off";
defparam \aluout_EX_r[25]~101 .lut_mask = 64'h000F000F333F333F;
defparam \aluout_EX_r[25]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[25]~102 (
// Equation(s):
// \aluout_EX_r[25]~102_combout  = ( \aluout_EX_r[31]~57_combout  & ( ((!\Equal11~0_combout  & \aluout_EX_r[25]~101_combout )) # (\aluout_EX_r[25]~100_combout ) ) ) # ( !\aluout_EX_r[31]~57_combout  & ( (!\Equal11~0_combout  & \aluout_EX_r[25]~101_combout ) 
// ) )

	.dataa(!\aluout_EX_r[25]~100_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\aluout_EX_r[25]~101_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~102 .extended_lut = "off";
defparam \aluout_EX_r[25]~102 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \aluout_EX_r[25]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N33
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((regval2_ID[2]) # (\ShiftLeft0~24_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2])) # (\ShiftLeft0~21_combout ))) ) ) ) # 
// ( !\ShiftLeft0~25_combout  & ( \ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\ShiftLeft0~24_combout  & !regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2])) # (\ShiftLeft0~21_combout ))) ) ) ) # ( \ShiftLeft0~25_combout  
// & ( !\ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((regval2_ID[2]) # (\ShiftLeft0~24_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout  & ((regval2_ID[2])))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( 
// !\ShiftLeft0~26_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((\ShiftLeft0~24_combout  & !regval2_ID[2])))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout  & ((regval2_ID[2])))) ) ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h300530F53F053FF5;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[25]~103 (
// Equation(s):
// \aluout_EX_r[25]~103_combout  = ( \aluout_EX_r[6]~18_combout  & ( \ShiftLeft0~53_combout  & ( (!regval2_ID[4] & (((\ShiftRight0~37_combout )) # (op2_ID[0]))) # (regval2_ID[4] & (op2_ID[0] & (\ShiftLeft0~16_combout ))) ) ) ) # ( \aluout_EX_r[6]~18_combout  
// & ( !\ShiftLeft0~53_combout  & ( (!regval2_ID[4] & (!op2_ID[0] & ((\ShiftRight0~37_combout )))) # (regval2_ID[4] & (op2_ID[0] & (\ShiftLeft0~16_combout ))) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~16_combout ),
	.datad(!\ShiftRight0~37_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~103 .extended_lut = "off";
defparam \aluout_EX_r[25]~103 .lut_mask = 64'h00000189000023AB;
defparam \aluout_EX_r[25]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \aluout_EX_r[25]~104 (
// Equation(s):
// \aluout_EX_r[25]~104_combout  = ( \Add2~73_sumout  & ( \aluout_EX_r[25]~103_combout  ) ) # ( !\Add2~73_sumout  & ( \aluout_EX_r[25]~103_combout  ) ) # ( \Add2~73_sumout  & ( !\aluout_EX_r[25]~103_combout  & ( (((\aluout_EX_r[28]~56_combout  & 
// \Add1~73_sumout )) # (\aluout_EX_r[25]~102_combout )) # (\aluout_EX_r[31]~55_combout ) ) ) ) # ( !\Add2~73_sumout  & ( !\aluout_EX_r[25]~103_combout  & ( ((\aluout_EX_r[28]~56_combout  & \Add1~73_sumout )) # (\aluout_EX_r[25]~102_combout ) ) ) )

	.dataa(!\aluout_EX_r[28]~56_combout ),
	.datab(!\aluout_EX_r[31]~55_combout ),
	.datac(!\aluout_EX_r[25]~102_combout ),
	.datad(!\Add1~73_sumout ),
	.datae(!\Add2~73_sumout ),
	.dataf(!\aluout_EX_r[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~104 .extended_lut = "off";
defparam \aluout_EX_r[25]~104 .lut_mask = 64'h0F5F3F7FFFFFFFFF;
defparam \aluout_EX_r[25]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N19
dffeas \aluout_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~104_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25] .is_wysiwyg = "true";
defparam \aluout_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \regval_MEM[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[25]~15_combout ),
	.asdata(aluout_EX[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[25] .is_wysiwyg = "true";
defparam \regval_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N58
dffeas \regs[8][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[4][25]~q  & ( \regs[12][25]~q  & ( ((!inst_FE[3] & ((\regs[0][25]~q ))) # (inst_FE[3] & (\regs[8][25]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[4][25]~q  & ( \regs[12][25]~q  & ( (!inst_FE[3] & (!inst_FE[2] & ((\regs[0][25]~q )))) 
// # (inst_FE[3] & (((\regs[8][25]~q )) # (inst_FE[2]))) ) ) ) # ( \regs[4][25]~q  & ( !\regs[12][25]~q  & ( (!inst_FE[3] & (((\regs[0][25]~q )) # (inst_FE[2]))) # (inst_FE[3] & (!inst_FE[2] & (\regs[8][25]~q ))) ) ) ) # ( !\regs[4][25]~q  & ( 
// !\regs[12][25]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][25]~q ))) # (inst_FE[3] & (\regs[8][25]~q )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\regs[8][25]~q ),
	.datad(!\regs[0][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\regs[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N29
dffeas \regs[6][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N49
dffeas \regs[10][25]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[10][25]~DUPLICATE_q  & ( \regs[2][25]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[6][25]~q ))) # (inst_FE[3] & (\regs[14][25]~q ))) ) ) ) # ( !\regs[10][25]~DUPLICATE_q  & ( \regs[2][25]~q  & ( (!inst_FE[2] & 
// (((!inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[6][25]~q ))) # (inst_FE[3] & (\regs[14][25]~q )))) ) ) ) # ( \regs[10][25]~DUPLICATE_q  & ( !\regs[2][25]~q  & ( (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[6][25]~q 
// ))) # (inst_FE[3] & (\regs[14][25]~q )))) ) ) ) # ( !\regs[10][25]~DUPLICATE_q  & ( !\regs[2][25]~q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[6][25]~q ))) # (inst_FE[3] & (\regs[14][25]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[14][25]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[6][25]~q ),
	.datae(!\regs[10][25]~DUPLICATE_q ),
	.dataf(!\regs[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[7][25]~q  & ( \regs[11][25]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # (\regs[3][25]~q ))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[15][25]~q )))) ) ) ) # ( !\regs[7][25]~q  & ( \regs[11][25]~q  & ( (!inst_FE[2] & (((inst_FE[3])) 
// # (\regs[3][25]~q ))) # (inst_FE[2] & (((inst_FE[3] & \regs[15][25]~q )))) ) ) ) # ( \regs[7][25]~q  & ( !\regs[11][25]~q  & ( (!inst_FE[2] & (\regs[3][25]~q  & (!inst_FE[3]))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[15][25]~q )))) ) ) ) # ( 
// !\regs[7][25]~q  & ( !\regs[11][25]~q  & ( (!inst_FE[2] & (\regs[3][25]~q  & (!inst_FE[3]))) # (inst_FE[2] & (((inst_FE[3] & \regs[15][25]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[3][25]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[15][25]~q ),
	.datae(!\regs[7][25]~q ),
	.dataf(!\regs[11][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[13][25]~q  & ( \regs[9][25]~q  & ( ((!inst_FE[2] & (\regs[1][25]~q )) # (inst_FE[2] & ((\regs[5][25]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[13][25]~q  & ( \regs[9][25]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][25]~q )) # 
// (inst_FE[2] & ((\regs[5][25]~q ))))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( \regs[13][25]~q  & ( !\regs[9][25]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][25]~q )) # (inst_FE[2] & ((\regs[5][25]~q ))))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # 
// ( !\regs[13][25]~q  & ( !\regs[9][25]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[1][25]~q )) # (inst_FE[2] & ((\regs[5][25]~q ))))) ) ) )

	.dataa(!\regs[1][25]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\regs[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h404C434F707C737F;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~3_combout  & ( \Mux38~1_combout  & ( ((!\inst_FE[1]~DUPLICATE_q  & (\Mux38~0_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux38~2_combout )))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\Mux38~3_combout  & ( \Mux38~1_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\Mux38~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (((\Mux38~2_combout  & !\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \Mux38~3_combout  & ( !\Mux38~1_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\Mux38~0_combout  & ((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q ) # (\Mux38~2_combout )))) ) ) ) # ( !\Mux38~3_combout  & ( !\Mux38~1_combout  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// (\Mux38~0_combout )) # (\inst_FE[1]~DUPLICATE_q  & ((\Mux38~2_combout ))))) ) ) )

	.dataa(!\Mux38~0_combout ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\Mux38~2_combout ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\Mux38~3_combout ),
	.dataf(!\Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \regval2_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux38~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[25] .is_wysiwyg = "true";
defparam \regval2_ID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N49
dffeas \regval2_ID[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[31]~3 (
// Equation(s):
// \aluout_EX_r[31]~3_combout  = ( !regval2_ID[24] & ( !\regval2_ID[30]~DUPLICATE_q  & ( (!regval2_ID[25] & !regval2_ID[31]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[25]),
	.datad(!regval2_ID[31]),
	.datae(!regval2_ID[24]),
	.dataf(!\regval2_ID[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~3 .extended_lut = "off";
defparam \aluout_EX_r[31]~3 .lut_mask = 64'hF000000000000000;
defparam \aluout_EX_r[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[31]~0 (
// Equation(s):
// \aluout_EX_r[31]~0_combout  = ( !regval2_ID[14] & ( !\regval2_ID[19]~DUPLICATE_q  & ( (!regval2_ID[16] & (!regval2_ID[18] & (!\regval2_ID[15]~DUPLICATE_q  & !\regval2_ID[17]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[16]),
	.datab(!regval2_ID[18]),
	.datac(!\regval2_ID[15]~DUPLICATE_q ),
	.datad(!\regval2_ID[17]~DUPLICATE_q ),
	.datae(!regval2_ID[14]),
	.dataf(!\regval2_ID[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~0 .extended_lut = "off";
defparam \aluout_EX_r[31]~0 .lut_mask = 64'h8000000000000000;
defparam \aluout_EX_r[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N19
dffeas \regval2_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10] .is_wysiwyg = "true";
defparam \regval2_ID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N38
dffeas \regval2_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11] .is_wysiwyg = "true";
defparam \regval2_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[31]~1 (
// Equation(s):
// \aluout_EX_r[31]~1_combout  = ( !\regval2_ID[9]~DUPLICATE_q  & ( !regval2_ID[11] & ( (!regval2_ID[8] & (!\regval2_ID[12]~DUPLICATE_q  & (!regval2_ID[10] & !regval2_ID[13]))) ) ) )

	.dataa(!regval2_ID[8]),
	.datab(!\regval2_ID[12]~DUPLICATE_q ),
	.datac(!regval2_ID[10]),
	.datad(!regval2_ID[13]),
	.datae(!\regval2_ID[9]~DUPLICATE_q ),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~1 .extended_lut = "off";
defparam \aluout_EX_r[31]~1 .lut_mask = 64'h8000000000000000;
defparam \aluout_EX_r[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N38
dffeas \op2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\op2_ID[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4] .is_wysiwyg = "true";
defparam \op2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[31]~2 (
// Equation(s):
// \aluout_EX_r[31]~2_combout  = ( !\regval2_ID[5]~DUPLICATE_q  & ( !regval2_ID[6] & ( (op2_ID[4] & !\regval2_ID[7]~DUPLICATE_q ) ) ) )

	.dataa(!op2_ID[4]),
	.datab(gnd),
	.datac(!\regval2_ID[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\regval2_ID[5]~DUPLICATE_q ),
	.dataf(!regval2_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~2 .extended_lut = "off";
defparam \aluout_EX_r[31]~2 .lut_mask = 64'h5050000000000000;
defparam \aluout_EX_r[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \aluout_EX_r[31]~4 (
// Equation(s):
// \aluout_EX_r[31]~4_combout  = ( !regval2_ID[21] & ( !regval2_ID[20] & ( (!\regval2_ID[22]~DUPLICATE_q  & !regval2_ID[23]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(!regval2_ID[23]),
	.datae(!regval2_ID[21]),
	.dataf(!regval2_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~4 .extended_lut = "off";
defparam \aluout_EX_r[31]~4 .lut_mask = 64'hF000000000000000;
defparam \aluout_EX_r[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[31]~5 (
// Equation(s):
// \aluout_EX_r[31]~5_combout  = ( !\regval2_ID[28]~DUPLICATE_q  & ( !regval2_ID[29] & ( (!regval2_ID[27] & !\regval2_ID[26]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[27]),
	.datad(!\regval2_ID[26]~DUPLICATE_q ),
	.datae(!\regval2_ID[28]~DUPLICATE_q ),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~5 .extended_lut = "off";
defparam \aluout_EX_r[31]~5 .lut_mask = 64'hF000000000000000;
defparam \aluout_EX_r[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \aluout_EX_r[31]~6 (
// Equation(s):
// \aluout_EX_r[31]~6_combout  = ( \aluout_EX_r[31]~4_combout  & ( \aluout_EX_r[31]~5_combout  & ( (\aluout_EX_r[31]~3_combout  & (\aluout_EX_r[31]~0_combout  & (\aluout_EX_r[31]~1_combout  & \aluout_EX_r[31]~2_combout ))) ) ) )

	.dataa(!\aluout_EX_r[31]~3_combout ),
	.datab(!\aluout_EX_r[31]~0_combout ),
	.datac(!\aluout_EX_r[31]~1_combout ),
	.datad(!\aluout_EX_r[31]~2_combout ),
	.datae(!\aluout_EX_r[31]~4_combout ),
	.dataf(!\aluout_EX_r[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~6 .extended_lut = "off";
defparam \aluout_EX_r[31]~6 .lut_mask = 64'h0000000000000001;
defparam \aluout_EX_r[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[6]~18 (
// Equation(s):
// \aluout_EX_r[6]~18_combout  = ( \aluout_EX_r[31]~17_combout  & ( \aluout_EX_r[31]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[31]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~18 .extended_lut = "off";
defparam \aluout_EX_r[6]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[1]~123 (
// Equation(s):
// \aluout_EX_r[1]~123_combout  = ( \aluout_EX_r[11]~34_combout  & ( op2_ID[0] & ( (!regval2_ID[1] & (!op2_ID[3] $ (((!\regval1_ID[1]~DUPLICATE_q ))))) # (regval2_ID[1] & ((!op2_ID[3]) # ((\aluout_EX_r[11]~33_combout  & \regval1_ID[1]~DUPLICATE_q )))) ) ) ) 
// # ( !\aluout_EX_r[11]~34_combout  & ( op2_ID[0] & ( (\aluout_EX_r[11]~33_combout  & (!regval2_ID[1] $ (!op2_ID[3] $ (\regval1_ID[1]~DUPLICATE_q )))) ) ) ) # ( \aluout_EX_r[11]~34_combout  & ( !op2_ID[0] & ( (!regval2_ID[1] & (((\aluout_EX_r[11]~33_combout 
//  & \regval1_ID[1]~DUPLICATE_q )) # (op2_ID[3]))) # (regval2_ID[1] & ((!op2_ID[3] $ (!\regval1_ID[1]~DUPLICATE_q )) # (\aluout_EX_r[11]~33_combout ))) ) ) ) # ( !\aluout_EX_r[11]~34_combout  & ( !op2_ID[0] & ( (\aluout_EX_r[11]~33_combout  & 
// (!regval2_ID[1] $ (!op2_ID[3] $ (\regval1_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[11]~33_combout ),
	.datad(!\regval1_ID[1]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[11]~34_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~123 .extended_lut = "off";
defparam \aluout_EX_r[1]~123 .lut_mask = 64'h0609376F060966CD;
defparam \aluout_EX_r[1]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N42
cyclonev_lcell_comb \aluout_EX_r[1]~124 (
// Equation(s):
// \aluout_EX_r[1]~124_combout  = ( \Add2~89_sumout  & ( (!\aluout_EX_r[1]~123_combout  & (!\aluout_EX_r[31]~31_combout  & ((!\Add1~89_sumout ) # (!\aluout_EX_r[28]~32_combout )))) ) ) # ( !\Add2~89_sumout  & ( (!\aluout_EX_r[1]~123_combout  & 
// ((!\Add1~89_sumout ) # (!\aluout_EX_r[28]~32_combout ))) ) )

	.dataa(!\aluout_EX_r[1]~123_combout ),
	.datab(!\aluout_EX_r[31]~31_combout ),
	.datac(!\Add1~89_sumout ),
	.datad(!\aluout_EX_r[28]~32_combout ),
	.datae(gnd),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~124 .extended_lut = "off";
defparam \aluout_EX_r[1]~124 .lut_mask = 64'hAAA0AAA088808880;
defparam \aluout_EX_r[1]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N18
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \regval1_ID[2]~DUPLICATE_q  & ( regval1_ID[3] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval1_ID[1]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q )) # 
// (\regval1_ID[4]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[2]~DUPLICATE_q  & ( regval1_ID[3] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[1]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q 
// )) # (\regval1_ID[4]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[2]~DUPLICATE_q  & ( !regval1_ID[3] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((\regval1_ID[1]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & 
// (\regval1_ID[4]~DUPLICATE_q  & (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[2]~DUPLICATE_q  & ( !regval1_ID[3] & ( (!\regval2_ID[1]~DUPLICATE_q  & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[1]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q  & 
// (\regval1_ID[4]~DUPLICATE_q  & (\regval2_ID[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!\regval2_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[1]~DUPLICATE_q ),
	.datae(!\regval1_ID[2]~DUPLICATE_q ),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N18
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~48_combout  & ( \ShiftRight0~39_combout  & ( ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~51_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout )))) # (regval2_ID[2]) ) ) ) # ( 
// !\ShiftRight0~48_combout  & ( \ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~51_combout  & (!regval2_ID[2]))) # (\regval2_ID[3]~DUPLICATE_q  & (((\ShiftRight0~38_combout ) # (regval2_ID[2])))) ) ) ) # ( \ShiftRight0~48_combout  
// & ( !\ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (((regval2_ID[2])) # (\ShiftRight0~51_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (((!regval2_ID[2] & \ShiftRight0~38_combout )))) ) ) ) # ( !\ShiftRight0~48_combout  & ( 
// !\ShiftRight0~39_combout  & ( (!regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~51_combout )) # (\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout ))))) ) ) )

	.dataa(!\ShiftRight0~51_combout ),
	.datab(!\regval2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftRight0~52_combout  & ( (!regval2_ID[4] & ((!op2_ID[0]) # ((\ShiftLeft0~15_combout )))) # (regval2_ID[4] & (!op2_ID[0] & (\ShiftRight0~50_combout ))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( 
// \ShiftRight0~52_combout  & ( (!op2_ID[0] & ((!regval2_ID[4]) # (\ShiftRight0~50_combout ))) ) ) ) # ( \ShiftLeft0~6_combout  & ( !\ShiftRight0~52_combout  & ( (!regval2_ID[4] & (op2_ID[0] & ((\ShiftLeft0~15_combout )))) # (regval2_ID[4] & (!op2_ID[0] & 
// (\ShiftRight0~50_combout ))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( !\ShiftRight0~52_combout  & ( (regval2_ID[4] & (!op2_ID[0] & \ShiftRight0~50_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftRight0~50_combout ),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h040404268C8C8CAE;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[1]~125 (
// Equation(s):
// \aluout_EX_r[1]~125_combout  = ( \aluout_EX_r[1]~124_combout  & ( \Selector31~0_combout  & ( (\aluout_EX_r[6]~18_combout ) # (\aluout_EX_r[1]~122_combout ) ) ) ) # ( !\aluout_EX_r[1]~124_combout  & ( \Selector31~0_combout  & ( 
// ((\aluout_EX_r[13]~11_combout ) # (\aluout_EX_r[6]~18_combout )) # (\aluout_EX_r[1]~122_combout ) ) ) ) # ( \aluout_EX_r[1]~124_combout  & ( !\Selector31~0_combout  & ( \aluout_EX_r[1]~122_combout  ) ) ) # ( !\aluout_EX_r[1]~124_combout  & ( 
// !\Selector31~0_combout  & ( (\aluout_EX_r[13]~11_combout ) # (\aluout_EX_r[1]~122_combout ) ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[1]~122_combout ),
	.datac(!\aluout_EX_r[6]~18_combout ),
	.datad(!\aluout_EX_r[13]~11_combout ),
	.datae(!\aluout_EX_r[1]~124_combout ),
	.dataf(!\Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~125 .extended_lut = "off";
defparam \aluout_EX_r[1]~125 .lut_mask = 64'h33FF33333FFF3F3F;
defparam \aluout_EX_r[1]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N31
dffeas \aluout_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[1]~125_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[1] .is_wysiwyg = "true";
defparam \aluout_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N25
dffeas \regval_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[1]~1_combout ),
	.asdata(aluout_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[1] .is_wysiwyg = "true";
defparam \regval_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \regs[7][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N59
dffeas \regs[6][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[7][1]~q  & ( \regs[6][1]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][1]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][1]~q )))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[7][1]~q  & ( \regs[6][1]~q  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )) # (\regs[4][1]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q  & \regs[5][1]~q )))) ) ) ) # ( \regs[7][1]~q  & ( !\regs[6][1]~q  & ( (!\inst_FE[0]~DUPLICATE_q  & (\regs[4][1]~q  & 
// (!\inst_FE[1]~DUPLICATE_q ))) # (\inst_FE[0]~DUPLICATE_q  & (((\regs[5][1]~q ) # (\inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[7][1]~q  & ( !\regs[6][1]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][1]~q )) # 
// (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][1]~q ))))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\regs[4][1]~q ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\regs[5][1]~q ),
	.datae(!\regs[7][1]~q ),
	.dataf(!\regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \regs[1][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \regs[2][1]~feeder (
// Equation(s):
// \regs[2][1]~feeder_combout  = ( \regval_MEM[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][1]~feeder .extended_lut = "off";
defparam \regs[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N41
dffeas \regs[2][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N2
dffeas \regs[0][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \regs[3][1]~feeder (
// Equation(s):
// \regs[3][1]~feeder_combout  = ( \regval_MEM[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][1]~feeder .extended_lut = "off";
defparam \regs[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N40
dffeas \regs[3][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N3
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \inst_FE[0]~DUPLICATE_q  & ( \regs[3][1]~q  & ( (\regs[1][1]~q ) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\inst_FE[0]~DUPLICATE_q  & ( \regs[3][1]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][1]~q ))) # (\inst_FE[1]~DUPLICATE_q  & 
// (\regs[2][1]~q )) ) ) ) # ( \inst_FE[0]~DUPLICATE_q  & ( !\regs[3][1]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & \regs[1][1]~q ) ) ) ) # ( !\inst_FE[0]~DUPLICATE_q  & ( !\regs[3][1]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & ((\regs[0][1]~q ))) # 
// (\inst_FE[1]~DUPLICATE_q  & (\regs[2][1]~q )) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[1][1]~q ),
	.datac(!\regs[2][1]~q ),
	.datad(!\regs[0][1]~q ),
	.datae(!\inst_FE[0]~DUPLICATE_q ),
	.dataf(!\regs[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h05AF222205AF7777;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \Mux62~1_combout  & ( \Mux62~0_combout  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\Mux62~2_combout ))) # (inst_FE[2] & (\Mux62~3_combout ))) ) ) ) # ( !\Mux62~1_combout  & ( \Mux62~0_combout  & ( (!inst_FE[3] & (!inst_FE[2])) # 
// (inst_FE[3] & ((!inst_FE[2] & ((\Mux62~2_combout ))) # (inst_FE[2] & (\Mux62~3_combout )))) ) ) ) # ( \Mux62~1_combout  & ( !\Mux62~0_combout  & ( (!inst_FE[3] & (inst_FE[2])) # (inst_FE[3] & ((!inst_FE[2] & ((\Mux62~2_combout ))) # (inst_FE[2] & 
// (\Mux62~3_combout )))) ) ) ) # ( !\Mux62~1_combout  & ( !\Mux62~0_combout  & ( (inst_FE[3] & ((!inst_FE[2] & ((\Mux62~2_combout ))) # (inst_FE[2] & (\Mux62~3_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\Mux62~3_combout ),
	.datad(!\Mux62~2_combout ),
	.datae(!\Mux62~1_combout ),
	.dataf(!\Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N20
dffeas \regval2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[1] .is_wysiwyg = "true";
defparam \regval2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N53
dffeas \regval2_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[1] .is_wysiwyg = "true";
defparam \regval2_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N53
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y12_N59
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DE670B6D19D9DDFBBFBFDDFBBAB9A7BEC6BC000000000000000000";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N57
cyclonev_lcell_comb \rd_val_MEM_w[1]~0 (
// Equation(s):
// \rd_val_MEM_w[1]~0_combout  = ( \dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( \dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~0 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~0 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \rd_val_MEM_w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N50
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y12_N24
cyclonev_lcell_comb \rd_val_MEM_w[1]~1 (
// Equation(s):
// \rd_val_MEM_w[1]~1_combout  = ( \Equal19~6_combout  & ( dmem_rtl_0_bypass[32] & ( !\KEY[1]~input_o  ) ) ) # ( !\Equal19~6_combout  & ( dmem_rtl_0_bypass[32] & ( (!\dmem~42_combout  & ((\rd_val_MEM_w[1]~0_combout ))) # (\dmem~42_combout  & 
// (dmem_rtl_0_bypass[31])) ) ) ) # ( \Equal19~6_combout  & ( !dmem_rtl_0_bypass[32] & ( !\KEY[1]~input_o  ) ) ) # ( !\Equal19~6_combout  & ( !dmem_rtl_0_bypass[32] & ( dmem_rtl_0_bypass[31] ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[31]),
	.datad(!\rd_val_MEM_w[1]~0_combout ),
	.datae(!\Equal19~6_combout ),
	.dataf(!dmem_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~1 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~1 .lut_mask = 64'h0F0FAAAA03CFAAAA;
defparam \rd_val_MEM_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N26
dffeas \regval_MEM[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[1]~1_combout ),
	.asdata(aluout_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N2
dffeas \regs[8][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N45
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[10][1]~q  & ( \regs[9][1]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[8][1]~q ))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[11][1]~q )))) ) ) ) # ( !\regs[10][1]~q  & ( \regs[9][1]~q  & ( (!inst_FE[4] & (\regs[8][1]~q  & 
// (!inst_FE[5]))) # (inst_FE[4] & (((!inst_FE[5]) # (\regs[11][1]~q )))) ) ) ) # ( \regs[10][1]~q  & ( !\regs[9][1]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[8][1]~q ))) # (inst_FE[4] & (((inst_FE[5] & \regs[11][1]~q )))) ) ) ) # ( !\regs[10][1]~q  & ( 
// !\regs[9][1]~q  & ( (!inst_FE[4] & (\regs[8][1]~q  & (!inst_FE[5]))) # (inst_FE[4] & (((inst_FE[5] & \regs[11][1]~q )))) ) ) )

	.dataa(!\regs[8][1]~q ),
	.datab(!inst_FE[4]),
	.datac(!inst_FE[5]),
	.datad(!\regs[11][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \regs[7][1]~q  & ( \regs[6][1]~q  & ( ((!inst_FE[4] & (\regs[4][1]~q )) # (inst_FE[4] & ((\regs[5][1]~q )))) # (inst_FE[5]) ) ) ) # ( !\regs[7][1]~q  & ( \regs[6][1]~q  & ( (!inst_FE[4] & (((inst_FE[5])) # (\regs[4][1]~q ))) # 
// (inst_FE[4] & (((\regs[5][1]~q  & !inst_FE[5])))) ) ) ) # ( \regs[7][1]~q  & ( !\regs[6][1]~q  & ( (!inst_FE[4] & (\regs[4][1]~q  & ((!inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5]) # (\regs[5][1]~q )))) ) ) ) # ( !\regs[7][1]~q  & ( !\regs[6][1]~q  & ( 
// (!inst_FE[5] & ((!inst_FE[4] & (\regs[4][1]~q )) # (inst_FE[4] & ((\regs[5][1]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[4][1]~q ),
	.datac(!\regs[5][1]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[7][1]~q ),
	.dataf(!\regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \regs[14][1]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N8
dffeas \regs[15][1]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \regs[13][1]~q  & ( inst_FE[5] & ( (!inst_FE[4] & (\regs[14][1]~DUPLICATE_q )) # (inst_FE[4] & ((\regs[15][1]~DUPLICATE_q ))) ) ) ) # ( !\regs[13][1]~q  & ( inst_FE[5] & ( (!inst_FE[4] & (\regs[14][1]~DUPLICATE_q )) # (inst_FE[4] & 
// ((\regs[15][1]~DUPLICATE_q ))) ) ) ) # ( \regs[13][1]~q  & ( !inst_FE[5] & ( (\regs[12][1]~q ) # (inst_FE[4]) ) ) ) # ( !\regs[13][1]~q  & ( !inst_FE[5] & ( (!inst_FE[4] & \regs[12][1]~q ) ) ) )

	.dataa(!\regs[14][1]~DUPLICATE_q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[12][1]~q ),
	.datad(!\regs[15][1]~DUPLICATE_q ),
	.datae(!\regs[13][1]~q ),
	.dataf(!inst_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( inst_FE[4] & ( \regs[3][1]~q  & ( (\regs[1][1]~q ) # (inst_FE[5]) ) ) ) # ( !inst_FE[4] & ( \regs[3][1]~q  & ( (!inst_FE[5] & ((\regs[0][1]~q ))) # (inst_FE[5] & (\regs[2][1]~q )) ) ) ) # ( inst_FE[4] & ( !\regs[3][1]~q  & ( 
// (!inst_FE[5] & \regs[1][1]~q ) ) ) ) # ( !inst_FE[4] & ( !\regs[3][1]~q  & ( (!inst_FE[5] & ((\regs[0][1]~q ))) # (inst_FE[5] & (\regs[2][1]~q )) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[2][1]~q ),
	.datac(!\regs[0][1]~q ),
	.datad(!\regs[1][1]~q ),
	.datae(!inst_FE[4]),
	.dataf(!\regs[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Mux30~3_combout  & ( \Mux30~0_combout  & ( (!inst_FE[6] & ((!inst_FE[7]) # ((\Mux30~2_combout )))) # (inst_FE[6] & (((\Mux30~1_combout )) # (inst_FE[7]))) ) ) ) # ( !\Mux30~3_combout  & ( \Mux30~0_combout  & ( (!inst_FE[6] & 
// ((!inst_FE[7]) # ((\Mux30~2_combout )))) # (inst_FE[6] & (!inst_FE[7] & ((\Mux30~1_combout )))) ) ) ) # ( \Mux30~3_combout  & ( !\Mux30~0_combout  & ( (!inst_FE[6] & (inst_FE[7] & (\Mux30~2_combout ))) # (inst_FE[6] & (((\Mux30~1_combout )) # 
// (inst_FE[7]))) ) ) ) # ( !\Mux30~3_combout  & ( !\Mux30~0_combout  & ( (!inst_FE[6] & (inst_FE[7] & (\Mux30~2_combout ))) # (inst_FE[6] & (!inst_FE[7] & ((\Mux30~1_combout )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\Mux30~2_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\Mux30~3_combout ),
	.dataf(!\Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N13
dffeas \regval1_ID[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N24
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( regval2_ID[1] & ( regval1_ID[0] & ( (\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[1]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[0] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[3])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((\regval1_ID[2]~DUPLICATE_q ))) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[0] & ( (\regval1_ID[1]~DUPLICATE_q  & !\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[0] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[3])) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_ID[1]~DUPLICATE_q ),
	.datab(!regval1_ID[3]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[2]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N39
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( regval2_ID[1] & ( regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[5])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q ) # 
// (\regval1_ID[4]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[5])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[3] & ( (\regval1_ID[4]~DUPLICATE_q  
// & \regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!regval1_ID[5]),
	.datac(!regval1_ID[6]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0055330FFF55330F;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N36
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~5_combout  & ( (!regval2_ID[2]) # ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~4_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~6_combout ))) ) ) ) # ( 
// !\ShiftRight0~19_combout  & ( \ShiftRight0~5_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & ((\ShiftRight0~4_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # ((\ShiftRight0~6_combout )))) ) ) ) # ( \ShiftRight0~19_combout  
// & ( !\ShiftRight0~5_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((!regval2_ID[2]) # ((\ShiftRight0~4_combout )))) # (\regval2_ID[3]~DUPLICATE_q  & (regval2_ID[2] & (\ShiftRight0~6_combout ))) ) ) ) # ( !\ShiftRight0~19_combout  & ( 
// !\ShiftRight0~5_combout  & ( (regval2_ID[2] & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~4_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~6_combout )))) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~4_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h012389AB4567CDEF;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \ShiftRight0~20_combout  & ( \ShiftRight0~18_combout  & ( (!op2_ID[0]) # ((\ShiftLeft0~0_combout  & (!regval2_ID[4] & \ShiftLeft0~6_combout ))) ) ) ) # ( !\ShiftRight0~20_combout  & ( \ShiftRight0~18_combout  & ( (!op2_ID[0] & 
// (((regval2_ID[4])))) # (op2_ID[0] & (\ShiftLeft0~0_combout  & (!regval2_ID[4] & \ShiftLeft0~6_combout ))) ) ) ) # ( \ShiftRight0~20_combout  & ( !\ShiftRight0~18_combout  & ( (!regval2_ID[4] & ((!op2_ID[0]) # ((\ShiftLeft0~0_combout  & 
// \ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftRight0~20_combout  & ( !\ShiftRight0~18_combout  & ( (op2_ID[0] & (\ShiftLeft0~0_combout  & (!regval2_ID[4] & \ShiftLeft0~6_combout ))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!\ShiftRight0~20_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0010A0B00A1AAABA;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[3]~24 (
// Equation(s):
// \aluout_EX_r[3]~24_combout  = ( \Add1~9_sumout  & ( \Add2~9_sumout  & ( (!\op2_ID[1]~DUPLICATE_q  & \Selector16~0_combout ) ) ) ) # ( !\Add1~9_sumout  & ( \Add2~9_sumout  & ( (op2_ID[3] & (!\op2_ID[1]~DUPLICATE_q  & \Selector16~0_combout )) ) ) ) # ( 
// \Add1~9_sumout  & ( !\Add2~9_sumout  & ( (!op2_ID[3] & (!\op2_ID[1]~DUPLICATE_q  & \Selector16~0_combout )) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!\Selector16~0_combout ),
	.datad(gnd),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~24 .extended_lut = "off";
defparam \aluout_EX_r[3]~24 .lut_mask = 64'h0000080804040C0C;
defparam \aluout_EX_r[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[3]~25 (
// Equation(s):
// \aluout_EX_r[3]~25_combout  = ( op2_ID[2] & ( regval1_ID[3] & ( (!op2_ID[0] & (!\op2_ID[1]~DUPLICATE_q  $ (!\regval2_ID[3]~DUPLICATE_q  $ (op2_ID[3])))) # (op2_ID[0] & (!\op2_ID[1]~DUPLICATE_q  & ((!op2_ID[3])))) ) ) ) # ( op2_ID[2] & ( !regval1_ID[3] & ( 
// (!op2_ID[0] & (!op2_ID[3] $ (((!\op2_ID[1]~DUPLICATE_q ) # (!\regval2_ID[3]~DUPLICATE_q ))))) # (op2_ID[0] & (!\op2_ID[1]~DUPLICATE_q  & (!\regval2_ID[3]~DUPLICATE_q  $ (!op2_ID[3])))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[3]),
	.datae(!op2_ID[2]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~25 .extended_lut = "off";
defparam \aluout_EX_r[3]~25 .lut_mask = 64'h000006E800006C82;
defparam \aluout_EX_r[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[3]~23 (
// Equation(s):
// \aluout_EX_r[3]~23_combout  = ( !\Equal11~0_combout  & ( (!\aluout_EX_r[20]~12_combout  & (PC_ID[3] & (\Equal12~0_combout ))) # (\aluout_EX_r[20]~12_combout  & (((PC_ID[3] & \Equal12~0_combout )) # (regval1_ID[3]))) ) )

	.dataa(!\aluout_EX_r[20]~12_combout ),
	.datab(!PC_ID[3]),
	.datac(!\Equal12~0_combout ),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~23 .extended_lut = "off";
defparam \aluout_EX_r[3]~23 .lut_mask = 64'h0357035700000000;
defparam \aluout_EX_r[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[3]~26 (
// Equation(s):
// \aluout_EX_r[3]~26_combout  = ( \aluout_EX_r[6]~18_combout  & ( \aluout_EX_r[3]~23_combout  ) ) # ( !\aluout_EX_r[6]~18_combout  & ( \aluout_EX_r[3]~23_combout  ) ) # ( \aluout_EX_r[6]~18_combout  & ( !\aluout_EX_r[3]~23_combout  & ( 
// ((\aluout_EX_r[20]~15_combout  & ((\aluout_EX_r[3]~25_combout ) # (\aluout_EX_r[3]~24_combout )))) # (\Selector29~0_combout ) ) ) ) # ( !\aluout_EX_r[6]~18_combout  & ( !\aluout_EX_r[3]~23_combout  & ( (\aluout_EX_r[20]~15_combout  & 
// ((\aluout_EX_r[3]~25_combout ) # (\aluout_EX_r[3]~24_combout ))) ) ) )

	.dataa(!\Selector29~0_combout ),
	.datab(!\aluout_EX_r[20]~15_combout ),
	.datac(!\aluout_EX_r[3]~24_combout ),
	.datad(!\aluout_EX_r[3]~25_combout ),
	.datae(!\aluout_EX_r[6]~18_combout ),
	.dataf(!\aluout_EX_r[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~26 .extended_lut = "off";
defparam \aluout_EX_r[3]~26 .lut_mask = 64'h03335777FFFFFFFF;
defparam \aluout_EX_r[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N53
dffeas \aluout_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[3] .is_wysiwyg = "true";
defparam \aluout_EX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N12
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( !aluout_EX[14] & ( (!aluout_EX[13] & (!aluout_EX[12] & !aluout_EX[7])) ) )

	.dataa(!aluout_EX[13]),
	.datab(!aluout_EX[12]),
	.datac(!aluout_EX[7]),
	.datad(gnd),
	.datae(!aluout_EX[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h8080000080800000;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N9
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_EX[5] & ( !aluout_EX[6] & ( (!aluout_EX[10] & (!aluout_EX[9] & (!\aluout_EX[11]~DUPLICATE_q  & !aluout_EX[8]))) ) ) )

	.dataa(!aluout_EX[10]),
	.datab(!aluout_EX[9]),
	.datac(!\aluout_EX[11]~DUPLICATE_q ),
	.datad(!aluout_EX[8]),
	.datae(!aluout_EX[5]),
	.dataf(!aluout_EX[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8000000000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N54
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \dmem~44_combout  & ( \dmem~33_combout  & ( (!aluout_EX[3] & (!aluout_EX[2] & (!aluout_EX[4] & \dmem~43_combout ))) ) ) )

	.dataa(!aluout_EX[3]),
	.datab(!aluout_EX[2]),
	.datac(!aluout_EX[4]),
	.datad(!\dmem~43_combout ),
	.datae(!\dmem~44_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'h0000000000000080;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N37
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF169089022000000000000000001048010204082FFFFFFFFFFFFD000";
// synopsys translate_on

// Location: MLABCELL_X45_Y12_N33
cyclonev_lcell_comb \rd_val_MEM_w[15]~48 (
// Equation(s):
// \rd_val_MEM_w[15]~48_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dmem~16_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (\dmem~16_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (\dmem~16_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & \dmem~16_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~16_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~48 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~48 .lut_mask = 64'h2222272772727777;
defparam \rd_val_MEM_w[15]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N48
cyclonev_lcell_comb \rd_val_MEM_w[15]~49 (
// Equation(s):
// \rd_val_MEM_w[15]~49_combout  = ( \rd_val_MEM_w[15]~48_combout  & ( !\Equal19~6_combout  & ( ((dmem_rtl_0_bypass[60] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[59]) ) ) ) # ( !\rd_val_MEM_w[15]~48_combout  & ( !\Equal19~6_combout  & ( 
// (dmem_rtl_0_bypass[59] & ((!dmem_rtl_0_bypass[60]) # (\dmem~42_combout ))) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[59]),
	.datac(!dmem_rtl_0_bypass[60]),
	.datad(!\dmem~42_combout ),
	.datae(!\rd_val_MEM_w[15]~48_combout ),
	.dataf(!\Equal19~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~49 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~49 .lut_mask = 64'h30333F3300000000;
defparam \rd_val_MEM_w[15]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N49
dffeas \regval_MEM[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[15]~49_combout ),
	.asdata(aluout_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[15] .is_wysiwyg = "true";
defparam \regval_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N37
dffeas \regs[2][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N0
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \regs[14][15]~q  & ( \regs[6][15]~q  & ( ((!inst_FE[7] & (\regs[2][15]~q )) # (inst_FE[7] & ((\regs[10][15]~q )))) # (inst_FE[6]) ) ) ) # ( !\regs[14][15]~q  & ( \regs[6][15]~q  & ( (!inst_FE[7] & (((inst_FE[6])) # (\regs[2][15]~q 
// ))) # (inst_FE[7] & (((\regs[10][15]~q  & !inst_FE[6])))) ) ) ) # ( \regs[14][15]~q  & ( !\regs[6][15]~q  & ( (!inst_FE[7] & (\regs[2][15]~q  & ((!inst_FE[6])))) # (inst_FE[7] & (((inst_FE[6]) # (\regs[10][15]~q )))) ) ) ) # ( !\regs[14][15]~q  & ( 
// !\regs[6][15]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[2][15]~q )) # (inst_FE[7] & ((\regs[10][15]~q ))))) ) ) )

	.dataa(!\regs[2][15]~q ),
	.datab(!\regs[10][15]~q ),
	.datac(!inst_FE[7]),
	.datad(!inst_FE[6]),
	.datae(!\regs[14][15]~q ),
	.dataf(!\regs[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N24
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( inst_FE[7] & ( \regs[9][15]~q  & ( (!inst_FE[6]) # (\regs[13][15]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[9][15]~q  & ( (!inst_FE[6] & ((\regs[1][15]~q ))) # (inst_FE[6] & (\regs[5][15]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[9][15]~q  & ( 
// (\regs[13][15]~q  & inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( !\regs[9][15]~q  & ( (!inst_FE[6] & ((\regs[1][15]~q ))) # (inst_FE[6] & (\regs[5][15]~q )) ) ) )

	.dataa(!\regs[5][15]~q ),
	.datab(!\regs[13][15]~q ),
	.datac(!inst_FE[6]),
	.datad(!\regs[1][15]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[0][15]~q  & ( \regs[12][15]~q  & ( (!inst_FE[6] & (((!inst_FE[7])) # (\regs[8][15]~q ))) # (inst_FE[6] & (((inst_FE[7]) # (\regs[4][15]~q )))) ) ) ) # ( !\regs[0][15]~q  & ( \regs[12][15]~q  & ( (!inst_FE[6] & (\regs[8][15]~q  
// & ((inst_FE[7])))) # (inst_FE[6] & (((inst_FE[7]) # (\regs[4][15]~q )))) ) ) ) # ( \regs[0][15]~q  & ( !\regs[12][15]~q  & ( (!inst_FE[6] & (((!inst_FE[7])) # (\regs[8][15]~q ))) # (inst_FE[6] & (((\regs[4][15]~q  & !inst_FE[7])))) ) ) ) # ( 
// !\regs[0][15]~q  & ( !\regs[12][15]~q  & ( (!inst_FE[6] & (\regs[8][15]~q  & ((inst_FE[7])))) # (inst_FE[6] & (((\regs[4][15]~q  & !inst_FE[7])))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[8][15]~q ),
	.datac(!\regs[4][15]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[0][15]~q ),
	.dataf(!\regs[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N30
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[11][15]~q  & ( \regs[7][15]~q  & ( (!inst_FE[6] & (((inst_FE[7]) # (\regs[3][15]~q )))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[15][15]~q ))) ) ) ) # ( !\regs[11][15]~q  & ( \regs[7][15]~q  & ( (!inst_FE[6] & 
// (((\regs[3][15]~q  & !inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[15][15]~q ))) ) ) ) # ( \regs[11][15]~q  & ( !\regs[7][15]~q  & ( (!inst_FE[6] & (((inst_FE[7]) # (\regs[3][15]~q )))) # (inst_FE[6] & (\regs[15][15]~q  & ((inst_FE[7])))) ) ) 
// ) # ( !\regs[11][15]~q  & ( !\regs[7][15]~q  & ( (!inst_FE[6] & (((\regs[3][15]~q  & !inst_FE[7])))) # (inst_FE[6] & (\regs[15][15]~q  & ((inst_FE[7])))) ) ) )

	.dataa(!\regs[15][15]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[3][15]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[11][15]~q ),
	.dataf(!\regs[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N9
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~0_combout  & ( \Mux16~3_combout  & ( (!inst_FE[4] & (((!inst_FE[5])) # (\Mux16~2_combout ))) # (inst_FE[4] & (((inst_FE[5]) # (\Mux16~1_combout )))) ) ) ) # ( !\Mux16~0_combout  & ( \Mux16~3_combout  & ( (!inst_FE[4] & 
// (\Mux16~2_combout  & ((inst_FE[5])))) # (inst_FE[4] & (((inst_FE[5]) # (\Mux16~1_combout )))) ) ) ) # ( \Mux16~0_combout  & ( !\Mux16~3_combout  & ( (!inst_FE[4] & (((!inst_FE[5])) # (\Mux16~2_combout ))) # (inst_FE[4] & (((\Mux16~1_combout  & 
// !inst_FE[5])))) ) ) ) # ( !\Mux16~0_combout  & ( !\Mux16~3_combout  & ( (!inst_FE[4] & (\Mux16~2_combout  & ((inst_FE[5])))) # (inst_FE[4] & (((\Mux16~1_combout  & !inst_FE[5])))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\Mux16~2_combout ),
	.datac(!\Mux16~1_combout ),
	.datad(!inst_FE[5]),
	.datae(!\Mux16~0_combout ),
	.dataf(!\Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N10
dffeas \regval1_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux16~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15] .is_wysiwyg = "true";
defparam \regval1_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[15]~147 (
// Equation(s):
// \aluout_EX_r[15]~147_combout  = ( regval2_ID[15] & ( (!op2_ID[1] & (regval1_ID[15] & ((!op2_ID[3])))) # (op2_ID[1] & (!op2_ID[0] & (!regval1_ID[15] $ (op2_ID[3])))) ) ) # ( !regval2_ID[15] & ( (!op2_ID[0] & (!op2_ID[3] $ (((!op2_ID[1]) # 
// (!regval1_ID[15]))))) ) )

	.dataa(!op2_ID[1]),
	.datab(!regval1_ID[15]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~147 .extended_lut = "off";
defparam \aluout_EX_r[15]~147 .lut_mask = 64'h10E010E062106210;
defparam \aluout_EX_r[15]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N39
cyclonev_lcell_comb \aluout_EX_r[15]~148 (
// Equation(s):
// \aluout_EX_r[15]~148_combout  = ( \Equal11~0_combout  & ( (\aluout_EX_r[22]~8_combout  & (op2_ID[5] & \aluout_EX_r[15]~147_combout )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[22]~8_combout ),
	.datac(!op2_ID[5]),
	.datad(!\aluout_EX_r[15]~147_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~148 .extended_lut = "off";
defparam \aluout_EX_r[15]~148 .lut_mask = 64'h0000000000030003;
defparam \aluout_EX_r[15]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[15]~149 (
// Equation(s):
// \aluout_EX_r[15]~149_combout  = ( \aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[15]~148_combout  & ( (!regval1_ID[15] & (!\aluout_EX_r[14]~74_combout  & ((!op2_ID[0]) # (!regval2_ID[15])))) # (regval1_ID[15] & (!op2_ID[0])) ) ) ) # ( 
// !\aluout_EX_r[14]~75_combout  & ( !\aluout_EX_r[15]~148_combout  & ( ((!\aluout_EX_r[14]~74_combout ) # ((op2_ID[0] & regval2_ID[15]))) # (regval1_ID[15]) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval1_ID[15]),
	.datac(!\aluout_EX_r[14]~74_combout ),
	.datad(!regval2_ID[15]),
	.datae(!\aluout_EX_r[14]~75_combout ),
	.dataf(!\aluout_EX_r[15]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~149 .extended_lut = "off";
defparam \aluout_EX_r[15]~149 .lut_mask = 64'hF3F7E2A200000000;
defparam \aluout_EX_r[15]~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \aluout_EX_r[15]~145 (
// Equation(s):
// \aluout_EX_r[15]~145_combout  = ( PC_ID[15] & ( !\Equal11~0_combout  & ( ((\aluout_EX_r[20]~12_combout  & regval1_ID[15])) # (\Equal12~0_combout ) ) ) ) # ( !PC_ID[15] & ( !\Equal11~0_combout  & ( (\aluout_EX_r[20]~12_combout  & regval1_ID[15]) ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!\Equal12~0_combout ),
	.datad(!regval1_ID[15]),
	.datae(!PC_ID[15]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~145 .extended_lut = "off";
defparam \aluout_EX_r[15]~145 .lut_mask = 64'h00330F3F00000000;
defparam \aluout_EX_r[15]~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N24
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~1_combout  & ( \ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q ) # ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~7_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~2_combout ))) ) ) ) # ( 
// !\ShiftRight0~1_combout  & ( \ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((!\regval2_ID[3]~DUPLICATE_q )))) # (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~7_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & 
// (\ShiftRight0~2_combout )))) ) ) ) # ( \ShiftRight0~1_combout  & ( !\ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((\regval2_ID[3]~DUPLICATE_q )))) # (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~7_combout 
// ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~2_combout )))) ) ) ) # ( !\ShiftRight0~1_combout  & ( !\ShiftRight0~6_combout  & ( (\regval2_ID[2]~DUPLICATE_q  & ((!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~7_combout ))) # 
// (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~2_combout )))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~2_combout ),
	.datac(!\regval2_ID[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftRight0~1_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[15]~184 (
// Equation(s):
// \aluout_EX_r[15]~184_combout  = ( \ShiftRight0~0_combout  & ( \ShiftRight0~56_combout  & ( (\aluout_EX_r[31]~6_combout  & (\aluout_EX_r[14]~21_combout  & ((!regval2_ID[4]) # (\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftRight0~0_combout  & ( 
// \ShiftRight0~56_combout  & ( (!regval2_ID[4] & (\aluout_EX_r[31]~6_combout  & \aluout_EX_r[14]~21_combout )) ) ) ) # ( \ShiftRight0~0_combout  & ( !\ShiftRight0~56_combout  & ( (regval2_ID[4] & (\aluout_EX_r[31]~6_combout  & (\ShiftLeft0~6_combout  & 
// \aluout_EX_r[14]~21_combout ))) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!\aluout_EX_r[31]~6_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\aluout_EX_r[14]~21_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~184 .extended_lut = "off";
defparam \aluout_EX_r[15]~184 .lut_mask = 64'h0000000100220023;
defparam \aluout_EX_r[15]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[15]~186 (
// Equation(s):
// \aluout_EX_r[15]~186_combout  = ( !\aluout_EX_r[15]~184_combout  & ( op2_ID[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[15]~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~186 .extended_lut = "off";
defparam \aluout_EX_r[15]~186 .lut_mask = 64'h00FF00FF00000000;
defparam \aluout_EX_r[15]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \aluout_EX_r[15]~146 (
// Equation(s):
// \aluout_EX_r[15]~146_combout  = ( \ShiftLeft0~43_combout  & ( (op2_ID[0] & (\aluout_EX_r[31]~6_combout  & (\aluout_EX_r[31]~17_combout  & !regval2_ID[4]))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[31]~6_combout ),
	.datac(!\aluout_EX_r[31]~17_combout ),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~146 .extended_lut = "off";
defparam \aluout_EX_r[15]~146 .lut_mask = 64'h0000000001000100;
defparam \aluout_EX_r[15]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[15]~185 (
// Equation(s):
// \aluout_EX_r[15]~185_combout  = ( \Add1~113_sumout  & ( \aluout_EX_r[13]~11_combout  & ( ((\Selector16~0_combout  & \aluout_EX_r[11]~10_combout )) # (\aluout_EX_r[15]~184_combout ) ) ) ) # ( !\Add1~113_sumout  & ( \aluout_EX_r[13]~11_combout  & ( 
// ((op2_ID[3] & (\Selector16~0_combout  & \aluout_EX_r[11]~10_combout ))) # (\aluout_EX_r[15]~184_combout ) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\Selector16~0_combout ),
	.datac(!\aluout_EX_r[11]~10_combout ),
	.datad(!\aluout_EX_r[15]~184_combout ),
	.datae(!\Add1~113_sumout ),
	.dataf(!\aluout_EX_r[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~185 .extended_lut = "off";
defparam \aluout_EX_r[15]~185 .lut_mask = 64'h0000000001FF03FF;
defparam \aluout_EX_r[15]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[15]~150 (
// Equation(s):
// \aluout_EX_r[15]~150_combout  = ( \aluout_EX_r[15]~146_combout  & ( \aluout_EX_r[15]~185_combout  ) ) # ( !\aluout_EX_r[15]~146_combout  & ( \aluout_EX_r[15]~185_combout  & ( (!\aluout_EX_r[15]~149_combout ) # (((!\aluout_EX_r[15]~186_combout ) # 
// (\Add2~113_sumout )) # (\aluout_EX_r[15]~145_combout )) ) ) ) # ( \aluout_EX_r[15]~146_combout  & ( !\aluout_EX_r[15]~185_combout  ) ) # ( !\aluout_EX_r[15]~146_combout  & ( !\aluout_EX_r[15]~185_combout  & ( (!\aluout_EX_r[15]~149_combout ) # 
// (\aluout_EX_r[15]~145_combout ) ) ) )

	.dataa(!\aluout_EX_r[15]~149_combout ),
	.datab(!\aluout_EX_r[15]~145_combout ),
	.datac(!\aluout_EX_r[15]~186_combout ),
	.datad(!\Add2~113_sumout ),
	.datae(!\aluout_EX_r[15]~146_combout ),
	.dataf(!\aluout_EX_r[15]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~150 .extended_lut = "off";
defparam \aluout_EX_r[15]~150 .lut_mask = 64'hBBBBFFFFFBFFFFFF;
defparam \aluout_EX_r[15]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N0
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \aluout_EX_r[15]~150_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[15]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N1
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFD82D00B11111111111111111116FFE4BA6BFA0000000000006C00";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \rd_val_MEM_w[23]~10 (
// Equation(s):
// \rd_val_MEM_w[23]~10_combout  = ( \dmem~24_q  & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~24_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !\dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~24_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~10 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~10 .lut_mask = 64'h000CFF0C003FFF3F;
defparam \rd_val_MEM_w[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \rd_val_MEM_w[23]~11 (
// Equation(s):
// \rd_val_MEM_w[23]~11_combout  = ( \rd_val_MEM_w[23]~10_combout  & ( dmem_rtl_0_bypass[76] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[75]))) ) ) ) # ( !\rd_val_MEM_w[23]~10_combout  & ( dmem_rtl_0_bypass[76] & ( 
// (dmem_rtl_0_bypass[75] & (!\Equal19~6_combout  & \dmem~42_combout )) ) ) ) # ( \rd_val_MEM_w[23]~10_combout  & ( !dmem_rtl_0_bypass[76] & ( (dmem_rtl_0_bypass[75] & !\Equal19~6_combout ) ) ) ) # ( !\rd_val_MEM_w[23]~10_combout  & ( !dmem_rtl_0_bypass[76] 
// & ( (dmem_rtl_0_bypass[75] & !\Equal19~6_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[75]),
	.datab(!\Equal19~6_combout ),
	.datac(!\dmem~42_combout ),
	.datad(gnd),
	.datae(!\rd_val_MEM_w[23]~10_combout ),
	.dataf(!dmem_rtl_0_bypass[76]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~11 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~11 .lut_mask = 64'h444444440404C4C4;
defparam \rd_val_MEM_w[23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \aluout_EX_r[23]~64 (
// Equation(s):
// \aluout_EX_r[23]~64_combout  = ( op2_ID[0] & ( (!op2_ID[1] & (!op2_ID[3] $ (((!\regval1_ID[23]~DUPLICATE_q  & !regval2_ID[23]))))) ) ) # ( !op2_ID[0] & ( !op2_ID[3] $ (((!\regval1_ID[23]~DUPLICATE_q  & ((!regval2_ID[23]) # (!op2_ID[1]))) # 
// (\regval1_ID[23]~DUPLICATE_q  & (!regval2_ID[23] $ (op2_ID[1]))))) ) )

	.dataa(!op2_ID[3]),
	.datab(!\regval1_ID[23]~DUPLICATE_q ),
	.datac(!regval2_ID[23]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~64 .extended_lut = "off";
defparam \aluout_EX_r[23]~64 .lut_mask = 64'h566956696A006A00;
defparam \aluout_EX_r[23]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \aluout_EX_r[23]~65 (
// Equation(s):
// \aluout_EX_r[23]~65_combout  = ( \Equal12~0_combout  & ( ((\aluout_EX_r[20]~12_combout  & \regval1_ID[23]~DUPLICATE_q )) # (PC_ID[23]) ) ) # ( !\Equal12~0_combout  & ( (\aluout_EX_r[20]~12_combout  & \regval1_ID[23]~DUPLICATE_q ) ) )

	.dataa(!PC_ID[23]),
	.datab(gnd),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!\regval1_ID[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~65 .extended_lut = "off";
defparam \aluout_EX_r[23]~65 .lut_mask = 64'h000F000F555F555F;
defparam \aluout_EX_r[23]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[23]~66 (
// Equation(s):
// \aluout_EX_r[23]~66_combout  = ( \Equal11~0_combout  & ( (\aluout_EX_r[23]~64_combout  & \aluout_EX_r[31]~57_combout ) ) ) # ( !\Equal11~0_combout  & ( ((\aluout_EX_r[23]~64_combout  & \aluout_EX_r[31]~57_combout )) # (\aluout_EX_r[23]~65_combout ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[23]~64_combout ),
	.datac(!\aluout_EX_r[23]~65_combout ),
	.datad(!\aluout_EX_r[31]~57_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~66 .extended_lut = "off";
defparam \aluout_EX_r[23]~66 .lut_mask = 64'h0F3F0F3F00330033;
defparam \aluout_EX_r[23]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N42
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( \ShiftLeft0~8_combout  & ( \ShiftLeft0~35_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~37_combout ))) # (regval2_ID[2] & (((regval2_ID[3]) # (\ShiftLeft0~36_combout )))) ) ) ) # ( !\ShiftLeft0~8_combout  & 
// ( \ShiftLeft0~35_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~37_combout ))) # (regval2_ID[2] & (((\ShiftLeft0~36_combout  & !regval2_ID[3])))) ) ) ) # ( \ShiftLeft0~8_combout  & ( !\ShiftLeft0~35_combout  & ( (!regval2_ID[2] & 
// (\ShiftLeft0~37_combout  & ((regval2_ID[3])))) # (regval2_ID[2] & (((regval2_ID[3]) # (\ShiftLeft0~36_combout )))) ) ) ) # ( !\ShiftLeft0~8_combout  & ( !\ShiftLeft0~35_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~37_combout  & ((regval2_ID[3])))) # 
// (regval2_ID[2] & (((\ShiftLeft0~36_combout  & !regval2_ID[3])))) ) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~36_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~8_combout ),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h03440377CF44CF77;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[23]~220 (
// Equation(s):
// \aluout_EX_r[23]~220_combout  = ( !op2_ID[0] & ( ((\aluout_EX_r[6]~18_combout  & (\ShiftRight0~3_combout  & (!regval2_ID[4])))) ) ) # ( op2_ID[0] & ( (\aluout_EX_r[6]~18_combout  & ((!regval2_ID[4] & (((\ShiftLeft0~38_combout )))) # (regval2_ID[4] & 
// (!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftLeft0~2_combout )))))) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[6]~18_combout ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!regval2_ID[4]),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(!\ShiftRight0~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~220 .extended_lut = "on";
defparam \aluout_EX_r[23]~220 .lut_mask = 64'h0300030003000322;
defparam \aluout_EX_r[23]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[23]~67 (
// Equation(s):
// \aluout_EX_r[23]~67_combout  = ( \Add2~49_sumout  & ( \Add1~49_sumout  & ( (((\aluout_EX_r[23]~220_combout ) # (\aluout_EX_r[28]~56_combout )) # (\aluout_EX_r[31]~55_combout )) # (\aluout_EX_r[23]~66_combout ) ) ) ) # ( !\Add2~49_sumout  & ( 
// \Add1~49_sumout  & ( ((\aluout_EX_r[23]~220_combout ) # (\aluout_EX_r[28]~56_combout )) # (\aluout_EX_r[23]~66_combout ) ) ) ) # ( \Add2~49_sumout  & ( !\Add1~49_sumout  & ( ((\aluout_EX_r[23]~220_combout ) # (\aluout_EX_r[31]~55_combout )) # 
// (\aluout_EX_r[23]~66_combout ) ) ) ) # ( !\Add2~49_sumout  & ( !\Add1~49_sumout  & ( (\aluout_EX_r[23]~220_combout ) # (\aluout_EX_r[23]~66_combout ) ) ) )

	.dataa(!\aluout_EX_r[23]~66_combout ),
	.datab(!\aluout_EX_r[31]~55_combout ),
	.datac(!\aluout_EX_r[28]~56_combout ),
	.datad(!\aluout_EX_r[23]~220_combout ),
	.datae(!\Add2~49_sumout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~67 .extended_lut = "off";
defparam \aluout_EX_r[23]~67 .lut_mask = 64'h55FF77FF5FFF7FFF;
defparam \aluout_EX_r[23]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N44
dffeas \aluout_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[23]~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[23] .is_wysiwyg = "true";
defparam \aluout_EX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \regval_MEM[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[23]~11_combout ),
	.asdata(aluout_EX[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[23] .is_wysiwyg = "true";
defparam \regval_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \regs[10][23]~feeder (
// Equation(s):
// \regs[10][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][23]~feeder .extended_lut = "off";
defparam \regs[10][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \regs[10][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( inst_FE[2] & ( \regs[6][23]~q  & ( (!inst_FE[3]) # (\regs[14][23]~q ) ) ) ) # ( !inst_FE[2] & ( \regs[6][23]~q  & ( (!inst_FE[3] & ((\regs[2][23]~q ))) # (inst_FE[3] & (\regs[10][23]~q )) ) ) ) # ( inst_FE[2] & ( !\regs[6][23]~q  & ( 
// (\regs[14][23]~q  & inst_FE[3]) ) ) ) # ( !inst_FE[2] & ( !\regs[6][23]~q  & ( (!inst_FE[3] & ((\regs[2][23]~q ))) # (inst_FE[3] & (\regs[10][23]~q )) ) ) )

	.dataa(!\regs[10][23]~q ),
	.datab(!\regs[14][23]~q ),
	.datac(!\regs[2][23]~q ),
	.datad(!inst_FE[3]),
	.datae(!inst_FE[2]),
	.dataf(!\regs[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h0F5500330F55FF33;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[0][23]~q  & ( \regs[8][23]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[4][23]~q ))) # (inst_FE[3] & (\regs[12][23]~q ))) ) ) ) # ( !\regs[0][23]~q  & ( \regs[8][23]~q  & ( (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & 
// ((!inst_FE[3] & ((\regs[4][23]~q ))) # (inst_FE[3] & (\regs[12][23]~q )))) ) ) ) # ( \regs[0][23]~q  & ( !\regs[8][23]~q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[4][23]~q ))) # (inst_FE[3] & (\regs[12][23]~q )))) ) ) 
// ) # ( !\regs[0][23]~q  & ( !\regs[8][23]~q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[4][23]~q ))) # (inst_FE[3] & (\regs[12][23]~q )))) ) ) )

	.dataa(!\regs[12][23]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[4][23]~q ),
	.datae(!\regs[0][23]~q ),
	.dataf(!\regs[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N27
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[15][23]~q  & ( \regs[3][23]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[11][23]~q ))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[7][23]~q )))) ) ) ) # ( !\regs[15][23]~q  & ( \regs[3][23]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) 
// # (\regs[11][23]~q ))) # (inst_FE[2] & (((\regs[7][23]~q  & !inst_FE[3])))) ) ) ) # ( \regs[15][23]~q  & ( !\regs[3][23]~q  & ( (!inst_FE[2] & (\regs[11][23]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[7][23]~q )))) ) ) ) # ( 
// !\regs[15][23]~q  & ( !\regs[3][23]~q  & ( (!inst_FE[2] & (\regs[11][23]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((\regs[7][23]~q  & !inst_FE[3])))) ) ) )

	.dataa(!\regs[11][23]~q ),
	.datab(!\regs[7][23]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[15][23]~q ),
	.dataf(!\regs[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N25
dffeas \regs[1][23]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[13][23]~q  & ( \regs[9][23]~q  & ( ((!inst_FE[2] & ((\regs[1][23]~DUPLICATE_q ))) # (inst_FE[2] & (\regs[5][23]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[13][23]~q  & ( \regs[9][23]~q  & ( (!inst_FE[2] & (((inst_FE[3]) # 
// (\regs[1][23]~DUPLICATE_q )))) # (inst_FE[2] & (\regs[5][23]~q  & ((!inst_FE[3])))) ) ) ) # ( \regs[13][23]~q  & ( !\regs[9][23]~q  & ( (!inst_FE[2] & (((\regs[1][23]~DUPLICATE_q  & !inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3])) # (\regs[5][23]~q ))) ) ) 
// ) # ( !\regs[13][23]~q  & ( !\regs[9][23]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[1][23]~DUPLICATE_q ))) # (inst_FE[2] & (\regs[5][23]~q )))) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\regs[1][23]~DUPLICATE_q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[13][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~3_combout  & ( \Mux40~1_combout  & ( ((!\inst_FE[1]~DUPLICATE_q  & ((\Mux40~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux40~2_combout ))) # (\inst_FE[0]~DUPLICATE_q ) ) ) ) # ( !\Mux40~3_combout  & ( \Mux40~1_combout  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\Mux40~0_combout ) # (\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux40~2_combout  & (!\inst_FE[0]~DUPLICATE_q ))) ) ) ) # ( \Mux40~3_combout  & ( !\Mux40~1_combout  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (((!\inst_FE[0]~DUPLICATE_q  & \Mux40~0_combout )))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\Mux40~2_combout ))) ) ) ) # ( !\Mux40~3_combout  & ( !\Mux40~1_combout  & ( (!\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & 
// ((\Mux40~0_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux40~2_combout )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\Mux40~2_combout ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\Mux40~0_combout ),
	.datae(!\Mux40~3_combout ),
	.dataf(!\Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N28
dffeas \regval2_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux40~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23] .is_wysiwyg = "true";
defparam \regval2_ID[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = ( \regval1_ID[24]~DUPLICATE_q  & ( (\regval2_ID[24]~DUPLICATE_q  & (!regval2_ID[23] $ (\regval1_ID[23]~DUPLICATE_q ))) ) ) # ( !\regval1_ID[24]~DUPLICATE_q  & ( (!\regval2_ID[24]~DUPLICATE_q  & (!regval2_ID[23] $ 
// (\regval1_ID[23]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!regval2_ID[23]),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(!\regval2_ID[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_ID[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~2 .extended_lut = "off";
defparam \Equal10~2 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = ( regval2_ID[25] & ( !\regval1_ID[25]~DUPLICATE_q  ) ) # ( !regval2_ID[25] & ( \regval1_ID[25]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_ID[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~0 .extended_lut = "off";
defparam \Equal10~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \regval2_ID[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N26
dffeas \regval1_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26] .is_wysiwyg = "true";
defparam \regval1_ID[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \regval1_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28] .is_wysiwyg = "true";
defparam \regval1_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( regval1_ID[28] & ( \regval1_ID[27]~DUPLICATE_q  & ( (\regval2_ID[27]~DUPLICATE_q  & (regval2_ID[28] & (!regval2_ID[26] $ (regval1_ID[26])))) ) ) ) # ( !regval1_ID[28] & ( \regval1_ID[27]~DUPLICATE_q  & ( 
// (\regval2_ID[27]~DUPLICATE_q  & (!regval2_ID[28] & (!regval2_ID[26] $ (regval1_ID[26])))) ) ) ) # ( regval1_ID[28] & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[27]~DUPLICATE_q  & (regval2_ID[28] & (!regval2_ID[26] $ (regval1_ID[26])))) ) ) ) # ( 
// !regval1_ID[28] & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[27]~DUPLICATE_q  & (!regval2_ID[28] & (!regval2_ID[26] $ (regval1_ID[26])))) ) ) )

	.dataa(!\regval2_ID[27]~DUPLICATE_q ),
	.datab(!regval2_ID[26]),
	.datac(!regval1_ID[26]),
	.datad(!regval2_ID[28]),
	.datae(!regval1_ID[28]),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8200008241000041;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = ( \regval1_ID[30]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( (regval2_ID[30] & (regval2_ID[29] & (!regval2_ID[31] $ (regval1_ID[31])))) ) ) ) # ( !\regval1_ID[30]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( 
// (!regval2_ID[30] & (regval2_ID[29] & (!regval2_ID[31] $ (regval1_ID[31])))) ) ) ) # ( \regval1_ID[30]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (regval2_ID[30] & (!regval2_ID[29] & (!regval2_ID[31] $ (regval1_ID[31])))) ) ) ) # ( 
// !\regval1_ID[30]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[30] & (!regval2_ID[29] & (!regval2_ID[31] $ (regval1_ID[31])))) ) ) )

	.dataa(!regval2_ID[30]),
	.datab(!regval2_ID[31]),
	.datac(!regval2_ID[29]),
	.datad(!regval1_ID[31]),
	.datae(!\regval1_ID[30]~DUPLICATE_q ),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~1 .extended_lut = "off";
defparam \Equal10~1 .lut_mask = 64'h8020401008020401;
defparam \Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \Equal10~3 (
// Equation(s):
// \Equal10~3_combout  = ( regval1_ID[22] & ( \Equal10~1_combout  & ( (\Equal10~2_combout  & (!\Equal10~0_combout  & (\regval2_ID[22]~DUPLICATE_q  & \LessThan1~0_combout ))) ) ) ) # ( !regval1_ID[22] & ( \Equal10~1_combout  & ( (\Equal10~2_combout  & 
// (!\Equal10~0_combout  & (!\regval2_ID[22]~DUPLICATE_q  & \LessThan1~0_combout ))) ) ) )

	.dataa(!\Equal10~2_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(!\LessThan1~0_combout ),
	.datae(!regval1_ID[22]),
	.dataf(!\Equal10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~3 .extended_lut = "off";
defparam \Equal10~3 .lut_mask = 64'h0000000000400004;
defparam \Equal10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N45
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( !\regval1_ID[30]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( regval2_ID[30] ) ) ) # ( \regval1_ID[30]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (regval2_ID[30] & regval2_ID[29]) ) ) ) # ( 
// !\regval1_ID[30]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (regval2_ID[29]) # (regval2_ID[30]) ) ) )

	.dataa(!regval2_ID[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[29]),
	.datae(!\regval1_ID[30]~DUPLICATE_q ),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h55FF005555550000;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \regval2_ID[24]~DUPLICATE_q  & ( (!regval2_ID[25] & (!\regval1_ID[24]~DUPLICATE_q  & !\regval1_ID[25]~DUPLICATE_q )) # (regval2_ID[25] & ((!\regval1_ID[24]~DUPLICATE_q ) # (!\regval1_ID[25]~DUPLICATE_q ))) ) ) # ( 
// !\regval2_ID[24]~DUPLICATE_q  & ( (regval2_ID[25] & !\regval1_ID[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!regval2_ID[25]),
	.datac(!\regval1_ID[24]~DUPLICATE_q ),
	.datad(!\regval1_ID[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_ID[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h33003300F330F330;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( regval1_ID[28] & ( \regval1_ID[27]~DUPLICATE_q  & ( (\regval2_ID[27]~DUPLICATE_q  & (regval2_ID[26] & (!regval1_ID[26] & regval2_ID[28]))) ) ) ) # ( !regval1_ID[28] & ( \regval1_ID[27]~DUPLICATE_q  & ( 
// ((\regval2_ID[27]~DUPLICATE_q  & (regval2_ID[26] & !regval1_ID[26]))) # (regval2_ID[28]) ) ) ) # ( regval1_ID[28] & ( !\regval1_ID[27]~DUPLICATE_q  & ( (regval2_ID[28] & (((regval2_ID[26] & !regval1_ID[26])) # (\regval2_ID[27]~DUPLICATE_q ))) ) ) ) # ( 
// !regval1_ID[28] & ( !\regval1_ID[27]~DUPLICATE_q  & ( (((regval2_ID[26] & !regval1_ID[26])) # (regval2_ID[28])) # (\regval2_ID[27]~DUPLICATE_q ) ) ) )

	.dataa(!\regval2_ID[27]~DUPLICATE_q ),
	.datab(!regval2_ID[26]),
	.datac(!regval1_ID[26]),
	.datad(!regval2_ID[28]),
	.datae(!regval1_ID[28]),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h75FF007510FF0010;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \regval2_ID[24]~DUPLICATE_q  & ( \regval2_ID[22]~DUPLICATE_q  & ( (\regval1_ID[24]~DUPLICATE_q  & ((!regval1_ID[22] & ((!\regval1_ID[23]~DUPLICATE_q ) # (regval2_ID[23]))) # (regval1_ID[22] & (!\regval1_ID[23]~DUPLICATE_q  & 
// regval2_ID[23])))) ) ) ) # ( !\regval2_ID[24]~DUPLICATE_q  & ( \regval2_ID[22]~DUPLICATE_q  & ( (!\regval1_ID[24]~DUPLICATE_q  & ((!regval1_ID[22] & ((!\regval1_ID[23]~DUPLICATE_q ) # (regval2_ID[23]))) # (regval1_ID[22] & (!\regval1_ID[23]~DUPLICATE_q  & 
// regval2_ID[23])))) ) ) ) # ( \regval2_ID[24]~DUPLICATE_q  & ( !\regval2_ID[22]~DUPLICATE_q  & ( (\regval1_ID[24]~DUPLICATE_q  & (!\regval1_ID[23]~DUPLICATE_q  & regval2_ID[23])) ) ) ) # ( !\regval2_ID[24]~DUPLICATE_q  & ( !\regval2_ID[22]~DUPLICATE_q  & ( 
// (!\regval1_ID[24]~DUPLICATE_q  & (!\regval1_ID[23]~DUPLICATE_q  & regval2_ID[23])) ) ) )

	.dataa(!regval1_ID[22]),
	.datab(!\regval1_ID[24]~DUPLICATE_q ),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(!regval2_ID[23]),
	.datae(!\regval2_ID[24]~DUPLICATE_q ),
	.dataf(!\regval2_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h00C0003080C82032;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \LessThan1~0_combout  & ( \LessThan0~14_combout  & ( (\Equal10~0_combout  & (!\LessThan0~13_combout  & !\LessThan0~12_combout )) ) ) ) # ( !\LessThan1~0_combout  & ( \LessThan0~14_combout  & ( !\LessThan0~12_combout  ) ) ) # ( 
// \LessThan1~0_combout  & ( !\LessThan0~14_combout  & ( (!\LessThan0~13_combout  & !\LessThan0~12_combout ) ) ) ) # ( !\LessThan1~0_combout  & ( !\LessThan0~14_combout  & ( !\LessThan0~12_combout  ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(gnd),
	.datac(!\LessThan0~13_combout ),
	.datad(!\LessThan0~12_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'hFF00F000FF005000;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \LessThan0~15_combout  & ( (!regval2_ID[31] & (!regval1_ID[31] & !\LessThan0~16_combout )) # (regval2_ID[31] & ((!regval1_ID[31]) # (!\LessThan0~16_combout ))) ) ) # ( !\LessThan0~15_combout  & ( (!\Equal10~1_combout  & 
// ((!regval2_ID[31] & (!regval1_ID[31] & !\LessThan0~16_combout )) # (regval2_ID[31] & ((!regval1_ID[31]) # (!\LessThan0~16_combout ))))) ) )

	.dataa(!regval2_ID[31]),
	.datab(!\Equal10~1_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\LessThan0~16_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'hC440C440F550F550;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N42
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( regval2_ID[16] & ( (regval1_ID[16] & (!regval1_ID[17] $ (\regval2_ID[17]~DUPLICATE_q ))) ) ) # ( !regval2_ID[16] & ( (!regval1_ID[16] & (!regval1_ID[17] $ (\regval2_ID[17]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!\regval2_ID[17]~DUPLICATE_q ),
	.datad(!regval1_ID[16]),
	.datae(!regval2_ID[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hC30000C3C30000C3;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N45
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( regval2_ID[20] & ( (\regval1_ID[20]~DUPLICATE_q  & (!\regval1_ID[21]~DUPLICATE_q  $ (regval2_ID[21]))) ) ) # ( !regval2_ID[20] & ( (!\regval1_ID[20]~DUPLICATE_q  & (!\regval1_ID[21]~DUPLICATE_q  $ (regval2_ID[21]))) ) )

	.dataa(!\regval1_ID[21]~DUPLICATE_q ),
	.datab(!regval2_ID[21]),
	.datac(!\regval1_ID[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h9090909009090909;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( regval1_ID[19] & ( (regval2_ID[19] & (!regval2_ID[18] $ (regval1_ID[18]))) ) ) # ( !regval1_ID[19] & ( (!regval2_ID[19] & (!regval2_ID[18] $ (regval1_ID[18]))) ) )

	.dataa(gnd),
	.datab(!regval2_ID[18]),
	.datac(!regval2_ID[19]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(!regval1_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N33
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~1_combout  & ( (\LessThan0~2_combout  & \LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h00000000000F000F;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( !regval1_ID[12] & ( regval1_ID[13] & ( (\regval2_ID[12]~DUPLICATE_q  & regval2_ID[13]) ) ) ) # ( regval1_ID[12] & ( !regval1_ID[13] & ( regval2_ID[13] ) ) ) # ( !regval1_ID[12] & ( !regval1_ID[13] & ( (regval2_ID[13]) # 
// (\regval2_ID[12]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval2_ID[13]),
	.datae(!regval1_ID[12]),
	.dataf(!regval1_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h33FF00FF00330000;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( \LessThan0~21_combout  & ( (!\regval2_ID[15]~DUPLICATE_q  & (!regval1_ID[15] & ((!regval1_ID[14]) # (regval2_ID[14])))) # (\regval2_ID[15]~DUPLICATE_q  & ((!regval1_ID[15]) # ((!regval1_ID[14]) # (regval2_ID[14])))) ) ) # ( 
// !\LessThan0~21_combout  & ( (!\regval2_ID[15]~DUPLICATE_q  & (!regval1_ID[15] & (regval2_ID[14] & !regval1_ID[14]))) # (\regval2_ID[15]~DUPLICATE_q  & ((!regval1_ID[15]) # ((regval2_ID[14] & !regval1_ID[14])))) ) )

	.dataa(!\regval2_ID[15]~DUPLICATE_q ),
	.datab(!regval1_ID[15]),
	.datac(!regval2_ID[14]),
	.datad(!regval1_ID[14]),
	.datae(gnd),
	.dataf(!\LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'h4D444D44DD4DDD4D;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = ( \regval1_ID[20]~DUPLICATE_q  & ( (!\regval1_ID[21]~DUPLICATE_q  & regval2_ID[21]) ) ) # ( !\regval1_ID[20]~DUPLICATE_q  & ( (!\regval1_ID[21]~DUPLICATE_q  & ((regval2_ID[20]) # (regval2_ID[21]))) # (\regval1_ID[21]~DUPLICATE_q  
// & (regval2_ID[21] & regval2_ID[20])) ) )

	.dataa(!\regval1_ID[21]~DUPLICATE_q ),
	.datab(!regval2_ID[21]),
	.datac(!regval2_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_ID[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h2B2B2B2B22222222;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N24
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \regval2_ID[10]~DUPLICATE_q  & ( (!\regval1_ID[10]~DUPLICATE_q  & ((!regval1_ID[11]) # (\regval2_ID[11]~DUPLICATE_q ))) # (\regval1_ID[10]~DUPLICATE_q  & (!regval1_ID[11] & \regval2_ID[11]~DUPLICATE_q )) ) ) # ( 
// !\regval2_ID[10]~DUPLICATE_q  & ( (!regval1_ID[11] & \regval2_ID[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[10]~DUPLICATE_q ),
	.datac(!regval1_ID[11]),
	.datad(!\regval2_ID[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_ID[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N54
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = (!\regval2_ID[17]~DUPLICATE_q  & (!regval1_ID[16] & (regval2_ID[16] & !regval1_ID[17]))) # (\regval2_ID[17]~DUPLICATE_q  & ((!regval1_ID[17]) # ((!regval1_ID[16] & regval2_ID[16]))))

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(!regval1_ID[16]),
	.datac(!regval2_ID[16]),
	.datad(!regval1_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h5D045D045D045D04;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N21
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan0~19_combout  & ( \LessThan0~0_combout  & ( (!\regval2_ID[19]~DUPLICATE_q  & (!regval1_ID[19] & ((!regval1_ID[18]) # (regval2_ID[18])))) # (\regval2_ID[19]~DUPLICATE_q  & ((!regval1_ID[18]) # ((!regval1_ID[19]) # 
// (regval2_ID[18])))) ) ) ) # ( !\LessThan0~19_combout  & ( \LessThan0~0_combout  & ( (!\regval2_ID[19]~DUPLICATE_q  & (!regval1_ID[18] & (!regval1_ID[19] & regval2_ID[18]))) # (\regval2_ID[19]~DUPLICATE_q  & ((!regval1_ID[19]) # ((!regval1_ID[18] & 
// regval2_ID[18])))) ) ) )

	.dataa(!regval1_ID[18]),
	.datab(!\regval2_ID[19]~DUPLICATE_q ),
	.datac(!regval1_ID[19]),
	.datad(!regval2_ID[18]),
	.datae(!\LessThan0~19_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h0000000030B2B2F3;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \Equal10~5 (
// Equation(s):
// \Equal10~5_combout  = ( regval1_ID[15] & ( (\regval2_ID[15]~DUPLICATE_q  & (!regval1_ID[14] $ (regval2_ID[14]))) ) ) # ( !regval1_ID[15] & ( (!\regval2_ID[15]~DUPLICATE_q  & (!regval1_ID[14] $ (regval2_ID[14]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[14]),
	.datac(!\regval2_ID[15]~DUPLICATE_q ),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~5 .extended_lut = "off";
defparam \Equal10~5 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( regval1_ID[12] & ( \regval2_ID[12]~DUPLICATE_q  & ( !regval1_ID[13] $ (regval2_ID[13]) ) ) ) # ( !regval1_ID[12] & ( !\regval2_ID[12]~DUPLICATE_q  & ( !regval1_ID[13] $ (regval2_ID[13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[13]),
	.datad(!regval2_ID[13]),
	.datae(!regval1_ID[12]),
	.dataf(!\regval2_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'hF00F00000000F00F;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N51
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~0_combout  & ( \LessThan0~3_combout  & ( (\Equal10~5_combout  & (\LessThan0~2_combout  & \LessThan0~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal10~5_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0000000000000003;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N21
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( !\LessThan0~20_combout  & ( \LessThan0~5_combout  & ( (!\LessThan0~23_combout  & (!\LessThan0~18_combout  & ((!\LessThan0~4_combout ) # (!\LessThan0~22_combout )))) ) ) ) # ( !\LessThan0~20_combout  & ( !\LessThan0~5_combout  & 
// ( (!\LessThan0~23_combout  & ((!\LessThan0~4_combout ) # (!\LessThan0~22_combout ))) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\LessThan0~22_combout ),
	.datac(!\LessThan0~23_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!\LessThan0~20_combout ),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'hE0E00000E0000000;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( regval2_ID[4] & ( (!\regval2_ID[5]~DUPLICATE_q  & (!\regval1_ID[4]~DUPLICATE_q  & !regval1_ID[5])) # (\regval2_ID[5]~DUPLICATE_q  & ((!\regval1_ID[4]~DUPLICATE_q ) # (!regval1_ID[5]))) ) ) # ( !regval2_ID[4] & ( 
// (\regval2_ID[5]~DUPLICATE_q  & !regval1_ID[5]) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[5]~DUPLICATE_q ),
	.datac(!\regval1_ID[4]~DUPLICATE_q ),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h33003300F330F330;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( regval2_ID[8] & ( (regval1_ID[8] & (!\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]))) ) ) # ( !regval2_ID[8] & ( (!regval1_ID[8] & (!\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]))) ) )

	.dataa(!regval1_ID[8]),
	.datab(gnd),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!regval2_ID[9]),
	.datae(gnd),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( regval1_ID[6] & ( \LessThan1~1_combout  & ( (!\regval2_ID[7]~DUPLICATE_q  & (\LessThan0~9_combout  & (regval2_ID[6] & !\regval1_ID[7]~DUPLICATE_q ))) # (\regval2_ID[7]~DUPLICATE_q  & ((!\regval1_ID[7]~DUPLICATE_q ) # 
// ((\LessThan0~9_combout  & regval2_ID[6])))) ) ) ) # ( !regval1_ID[6] & ( \LessThan1~1_combout  & ( (!\regval2_ID[7]~DUPLICATE_q  & (!\regval1_ID[7]~DUPLICATE_q  & ((regval2_ID[6]) # (\LessThan0~9_combout )))) # (\regval2_ID[7]~DUPLICATE_q  & 
// (((!\regval1_ID[7]~DUPLICATE_q ) # (regval2_ID[6])) # (\LessThan0~9_combout ))) ) ) )

	.dataa(!\LessThan0~9_combout ),
	.datab(!regval2_ID[6]),
	.datac(!\regval2_ID[7]~DUPLICATE_q ),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(!regval1_ID[6]),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h000000007F071F01;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( regval2_ID[9] & ( regval2_ID[8] & ( (!\regval1_ID[9]~DUPLICATE_q ) # (!regval1_ID[8]) ) ) ) # ( !regval2_ID[9] & ( regval2_ID[8] & ( (!\regval1_ID[9]~DUPLICATE_q  & !regval1_ID[8]) ) ) ) # ( regval2_ID[9] & ( !regval2_ID[8] & ( 
// !\regval1_ID[9]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[9]~DUPLICATE_q ),
	.datac(!regval1_ID[8]),
	.datad(gnd),
	.datae(!regval2_ID[9]),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h0000CCCCC0C0FCFC;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \Equal10~4 (
// Equation(s):
// \Equal10~4_combout  = ( \regval1_ID[10]~DUPLICATE_q  & ( (\regval2_ID[10]~DUPLICATE_q  & (!regval2_ID[11] $ (regval1_ID[11]))) ) ) # ( !\regval1_ID[10]~DUPLICATE_q  & ( (!\regval2_ID[10]~DUPLICATE_q  & (!regval2_ID[11] $ (regval1_ID[11]))) ) )

	.dataa(gnd),
	.datab(!regval2_ID[11]),
	.datac(!\regval2_ID[10]~DUPLICATE_q ),
	.datad(!regval1_ID[11]),
	.datae(gnd),
	.dataf(!\regval1_ID[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~4 .extended_lut = "off";
defparam \Equal10~4 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \Equal10~6 (
// Equation(s):
// \Equal10~6_combout  = ( \LessThan0~3_combout  & ( \Equal10~4_combout  & ( (\Equal10~5_combout  & (\LessThan0~1_combout  & (\LessThan0~0_combout  & \LessThan0~2_combout ))) ) ) )

	.dataa(!\Equal10~5_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~2_combout ),
	.datae(!\LessThan0~3_combout ),
	.dataf(!\Equal10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~6 .extended_lut = "off";
defparam \Equal10~6 .lut_mask = 64'h0000000000000001;
defparam \Equal10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( regval2_ID[1] & ( (!regval1_ID[1]) # ((!\regval1_ID[0]~DUPLICATE_q  & regval2_ID[0])) ) ) # ( !regval2_ID[1] & ( (!\regval1_ID[0]~DUPLICATE_q  & (!regval1_ID[1] & regval2_ID[0])) ) )

	.dataa(!\regval1_ID[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h00A000A0F0FAF0FA;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \regval2_ID[3]~DUPLICATE_q  & ( (!regval1_ID[3]) # ((!regval1_ID[2] & ((\LessThan0~6_combout ) # (regval2_ID[2]))) # (regval1_ID[2] & (regval2_ID[2] & \LessThan0~6_combout ))) ) ) # ( !\regval2_ID[3]~DUPLICATE_q  & ( 
// (!regval1_ID[3] & ((!regval1_ID[2] & ((\LessThan0~6_combout ) # (regval2_ID[2]))) # (regval1_ID[2] & (regval2_ID[2] & \LessThan0~6_combout )))) ) )

	.dataa(!regval1_ID[3]),
	.datab(!regval1_ID[2]),
	.datac(!regval2_ID[2]),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\regval2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h088A088AAEEFAEEF;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \Equal10~6_combout  & ( \LessThan0~7_combout  & ( ((\Equal10~8_combout ) # (\LessThan0~8_combout )) # (\LessThan0~10_combout ) ) ) ) # ( \Equal10~6_combout  & ( !\LessThan0~7_combout  & ( (\LessThan0~8_combout ) # 
// (\LessThan0~10_combout ) ) ) )

	.dataa(!\LessThan0~10_combout ),
	.datab(!\LessThan0~8_combout ),
	.datac(!\Equal10~8_combout ),
	.datad(gnd),
	.datae(!\Equal10~6_combout ),
	.dataf(!\LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h0000777700007F7F;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \op1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[0] .is_wysiwyg = "true";
defparam \op1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !op1_ID[1] & ( op1_ID[0] & ( (!\LessThan0~17_combout ) # ((\Equal10~3_combout  & ((!\LessThan0~24_combout ) # (\LessThan0~11_combout )))) ) ) )

	.dataa(!\Equal10~3_combout ),
	.datab(!\LessThan0~17_combout ),
	.datac(!\LessThan0~24_combout ),
	.datad(!\LessThan0~11_combout ),
	.datae(!op1_ID[1]),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h00000000DCDD0000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[30] & ((!regval2_ID[29]) # (\regval1_ID[30]~DUPLICATE_q ))) # (regval2_ID[30] & (!regval2_ID[29] & \regval1_ID[30]~DUPLICATE_q )) ) ) # ( !\regval1_ID[29]~DUPLICATE_q  & ( 
// (!regval2_ID[30] & \regval1_ID[30]~DUPLICATE_q ) ) )

	.dataa(!regval2_ID[30]),
	.datab(gnd),
	.datac(!regval2_ID[29]),
	.datad(!\regval1_ID[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h00AA00AAA0FAA0FA;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N39
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \regval1_ID[25]~DUPLICATE_q  & ( regval2_ID[25] & ( (\regval1_ID[24]~DUPLICATE_q  & !\regval2_ID[24]~DUPLICATE_q ) ) ) ) # ( \regval1_ID[25]~DUPLICATE_q  & ( !regval2_ID[25] ) ) # ( !\regval1_ID[25]~DUPLICATE_q  & ( 
// !regval2_ID[25] & ( (\regval1_ID[24]~DUPLICATE_q  & !\regval2_ID[24]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[24]~DUPLICATE_q ),
	.datad(!\regval2_ID[24]~DUPLICATE_q ),
	.datae(!\regval1_ID[25]~DUPLICATE_q ),
	.dataf(!regval2_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h0F00FFFF00000F00;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \regval2_ID[28]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (\regval1_ID[28]~DUPLICATE_q  & ((!regval2_ID[27]) # ((\regval1_ID[26]~DUPLICATE_q  & !\regval2_ID[26]~DUPLICATE_q )))) ) ) ) # ( !\regval2_ID[28]~DUPLICATE_q  & ( 
// \regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[27]) # (((\regval1_ID[26]~DUPLICATE_q  & !\regval2_ID[26]~DUPLICATE_q )) # (\regval1_ID[28]~DUPLICATE_q )) ) ) ) # ( \regval2_ID[28]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[27] & 
// (\regval1_ID[28]~DUPLICATE_q  & (\regval1_ID[26]~DUPLICATE_q  & !\regval2_ID[26]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[28]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( ((!regval2_ID[27] & (\regval1_ID[26]~DUPLICATE_q  & !\regval2_ID[26]~DUPLICATE_q 
// ))) # (\regval1_ID[28]~DUPLICATE_q ) ) ) )

	.dataa(!regval2_ID[27]),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval2_ID[26]~DUPLICATE_q ),
	.datae(!\regval2_ID[28]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h3B330200BFBB2322;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( regval2_ID[23] & ( \regval1_ID[24]~DUPLICATE_q  & ( (regval1_ID[23] & (regval1_ID[22] & (\regval2_ID[24]~DUPLICATE_q  & !\regval2_ID[22]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[23] & ( \regval1_ID[24]~DUPLICATE_q  & ( 
// (\regval2_ID[24]~DUPLICATE_q  & (((regval1_ID[22] & !\regval2_ID[22]~DUPLICATE_q )) # (regval1_ID[23]))) ) ) ) # ( regval2_ID[23] & ( !\regval1_ID[24]~DUPLICATE_q  & ( (regval1_ID[23] & (regval1_ID[22] & (!\regval2_ID[24]~DUPLICATE_q  & 
// !\regval2_ID[22]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[23] & ( !\regval1_ID[24]~DUPLICATE_q  & ( (!\regval2_ID[24]~DUPLICATE_q  & (((regval1_ID[22] & !\regval2_ID[22]~DUPLICATE_q )) # (regval1_ID[23]))) ) ) )

	.dataa(!regval1_ID[23]),
	.datab(!regval1_ID[22]),
	.datac(!\regval2_ID[24]~DUPLICATE_q ),
	.datad(!\regval2_ID[22]~DUPLICATE_q ),
	.datae(!regval2_ID[23]),
	.dataf(!\regval1_ID[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h7050100007050100;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N9
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \LessThan1~10_combout  & ( \LessThan1~0_combout  & ( (\Equal10~0_combout  & (!\LessThan1~9_combout  & !\LessThan1~8_combout )) ) ) ) # ( !\LessThan1~10_combout  & ( \LessThan1~0_combout  & ( (!\LessThan1~9_combout  & 
// !\LessThan1~8_combout ) ) ) ) # ( \LessThan1~10_combout  & ( !\LessThan1~0_combout  & ( !\LessThan1~8_combout  ) ) ) # ( !\LessThan1~10_combout  & ( !\LessThan1~0_combout  & ( !\LessThan1~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\Equal10~0_combout ),
	.datac(!\LessThan1~9_combout ),
	.datad(!\LessThan1~8_combout ),
	.datae(!\LessThan1~10_combout ),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'hFF00FF00F0003000;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \LessThan1~11_combout  & ( (!regval2_ID[31] & ((!\LessThan1~12_combout ) # (regval1_ID[31]))) # (regval2_ID[31] & (!\LessThan1~12_combout  & regval1_ID[31])) ) ) # ( !\LessThan1~11_combout  & ( (!\Equal10~1_combout  & 
// ((!regval2_ID[31] & ((!\LessThan1~12_combout ) # (regval1_ID[31]))) # (regval2_ID[31] & (!\LessThan1~12_combout  & regval1_ID[31])))) ) )

	.dataa(!regval2_ID[31]),
	.datab(!\Equal10~1_combout ),
	.datac(!\LessThan1~12_combout ),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!\LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h80C880C8A0FAA0FA;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( regval1_ID[8] & ( \regval2_ID[9]~DUPLICATE_q  & ( (!regval2_ID[8] & regval1_ID[9]) ) ) ) # ( regval1_ID[8] & ( !\regval2_ID[9]~DUPLICATE_q  & ( (!regval2_ID[8]) # (regval1_ID[9]) ) ) ) # ( !regval1_ID[8] & ( 
// !\regval2_ID[9]~DUPLICATE_q  & ( regval1_ID[9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[8]),
	.datad(!regval1_ID[9]),
	.datae(!regval1_ID[8]),
	.dataf(!\regval2_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h00FFF0FF000000F0;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \Equal10~9 (
// Equation(s):
// \Equal10~9_combout  = ( \regval2_ID[3]~DUPLICATE_q  & ( (regval1_ID[3] & (!regval1_ID[2] $ (regval2_ID[2]))) ) ) # ( !\regval2_ID[3]~DUPLICATE_q  & ( (!regval1_ID[3] & (!regval1_ID[2] $ (regval2_ID[2]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[2]),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\regval2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~9 .extended_lut = "off";
defparam \Equal10~9 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \Equal10~9_combout  & ( (!regval2_ID[1] & (((\regval1_ID[0]~DUPLICATE_q  & !regval2_ID[0])) # (regval1_ID[1]))) # (regval2_ID[1] & (\regval1_ID[0]~DUPLICATE_q  & (regval1_ID[1] & !regval2_ID[0]))) ) )

	.dataa(!\regval1_ID[0]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(gnd),
	.dataf(!\Equal10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h000000004D0C4D0C;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( regval2_ID[4] & ( (!\regval2_ID[5]~DUPLICATE_q  & regval1_ID[5]) ) ) # ( !regval2_ID[4] & ( (!\regval1_ID[4]~DUPLICATE_q  & (!\regval2_ID[5]~DUPLICATE_q  & regval1_ID[5])) # (\regval1_ID[4]~DUPLICATE_q  & 
// ((!\regval2_ID[5]~DUPLICATE_q ) # (regval1_ID[5]))) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval2_ID[5]~DUPLICATE_q ),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h50F550F500F000F0;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( regval1_ID[6] & ( \LessThan1~1_combout  & ( (!\regval1_ID[7]~DUPLICATE_q  & (!\regval2_ID[7]~DUPLICATE_q  & ((!regval2_ID[6]) # (\LessThan1~5_combout )))) # (\regval1_ID[7]~DUPLICATE_q  & (((!\regval2_ID[7]~DUPLICATE_q ) # 
// (!regval2_ID[6])) # (\LessThan1~5_combout ))) ) ) ) # ( !regval1_ID[6] & ( \LessThan1~1_combout  & ( (!\regval1_ID[7]~DUPLICATE_q  & (\LessThan1~5_combout  & (!\regval2_ID[7]~DUPLICATE_q  & !regval2_ID[6]))) # (\regval1_ID[7]~DUPLICATE_q  & 
// ((!\regval2_ID[7]~DUPLICATE_q ) # ((\LessThan1~5_combout  & !regval2_ID[6])))) ) ) )

	.dataa(!\LessThan1~5_combout ),
	.datab(!\regval1_ID[7]~DUPLICATE_q ),
	.datac(!\regval2_ID[7]~DUPLICATE_q ),
	.datad(!regval2_ID[6]),
	.datae(!regval1_ID[6]),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h000000007130F371;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \regval2_ID[3]~DUPLICATE_q  & ( (regval1_ID[2] & (regval1_ID[3] & !regval2_ID[2])) ) ) # ( !\regval2_ID[3]~DUPLICATE_q  & ( ((regval1_ID[2] & !regval2_ID[2])) # (regval1_ID[3]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[2]),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\regval2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h3F0F3F0F03000300;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \Equal10~6_combout  & ( \Equal10~8_combout  & ( (((\LessThan1~3_combout ) # (\LessThan1~6_combout )) # (\LessThan1~2_combout )) # (\LessThan1~4_combout ) ) ) ) # ( \Equal10~6_combout  & ( !\Equal10~8_combout  & ( 
// (\LessThan1~6_combout ) # (\LessThan1~4_combout ) ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\LessThan1~2_combout ),
	.datac(!\LessThan1~6_combout ),
	.datad(!\LessThan1~3_combout ),
	.datae(!\Equal10~6_combout ),
	.dataf(!\Equal10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h00005F5F00007FFF;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N27
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( regval2_ID[20] & ( (\regval1_ID[21]~DUPLICATE_q  & !regval2_ID[21]) ) ) # ( !regval2_ID[20] & ( (!\regval1_ID[21]~DUPLICATE_q  & (\regval1_ID[20]~DUPLICATE_q  & !regval2_ID[21])) # (\regval1_ID[21]~DUPLICATE_q  & 
// ((!regval2_ID[21]) # (\regval1_ID[20]~DUPLICATE_q ))) ) )

	.dataa(!\regval1_ID[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_ID[20]~DUPLICATE_q ),
	.datad(!regval2_ID[21]),
	.datae(gnd),
	.dataf(!regval2_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h5F055F0555005500;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( regval1_ID[12] & ( regval1_ID[13] & ( (!\regval2_ID[12]~DUPLICATE_q ) # (!regval2_ID[13]) ) ) ) # ( !regval1_ID[12] & ( regval1_ID[13] & ( !regval2_ID[13] ) ) ) # ( regval1_ID[12] & ( !regval1_ID[13] & ( 
// (!\regval2_ID[12]~DUPLICATE_q  & !regval2_ID[13]) ) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[12]~DUPLICATE_q ),
	.datac(!regval2_ID[13]),
	.datad(gnd),
	.datae(!regval1_ID[12]),
	.dataf(!regval1_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h0000C0C0F0F0FCFC;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N9
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \LessThan1~17_combout  & ( (!\regval2_ID[15]~DUPLICATE_q  & (((!regval2_ID[14]) # (regval1_ID[14])) # (regval1_ID[15]))) # (\regval2_ID[15]~DUPLICATE_q  & (regval1_ID[15] & ((!regval2_ID[14]) # (regval1_ID[14])))) ) ) # ( 
// !\LessThan1~17_combout  & ( (!\regval2_ID[15]~DUPLICATE_q  & (((regval1_ID[14] & !regval2_ID[14])) # (regval1_ID[15]))) # (\regval2_ID[15]~DUPLICATE_q  & (regval1_ID[15] & (regval1_ID[14] & !regval2_ID[14]))) ) )

	.dataa(!\regval2_ID[15]~DUPLICATE_q ),
	.datab(!regval1_ID[15]),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(!\LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h2B222B22BB2BBB2B;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( regval2_ID[11] & ( regval1_ID[11] & ( (!regval2_ID[10] & regval1_ID[10]) ) ) ) # ( !regval2_ID[11] & ( regval1_ID[11] ) ) # ( !regval2_ID[11] & ( !regval1_ID[11] & ( (!regval2_ID[10] & regval1_ID[10]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[10]),
	.datad(!regval1_ID[10]),
	.datae(!regval2_ID[11]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h00F00000FFFF00F0;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N57
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( regval1_ID[16] & ( (!\regval2_ID[17]~DUPLICATE_q  & ((!regval2_ID[16]) # (regval1_ID[17]))) # (\regval2_ID[17]~DUPLICATE_q  & (regval1_ID[17] & !regval2_ID[16])) ) ) # ( !regval1_ID[16] & ( (!\regval2_ID[17]~DUPLICATE_q  & 
// regval1_ID[17]) ) )

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \LessThan1~15_combout  & ( regval1_ID[19] & ( (\LessThan0~0_combout  & ((!regval2_ID[19]) # ((!regval2_ID[18]) # (regval1_ID[18])))) ) ) ) # ( !\LessThan1~15_combout  & ( regval1_ID[19] & ( (\LessThan0~0_combout  & 
// ((!regval2_ID[19]) # ((!regval2_ID[18] & regval1_ID[18])))) ) ) ) # ( \LessThan1~15_combout  & ( !regval1_ID[19] & ( (!regval2_ID[19] & (\LessThan0~0_combout  & ((!regval2_ID[18]) # (regval1_ID[18])))) ) ) ) # ( !\LessThan1~15_combout  & ( !regval1_ID[19] 
// & ( (!regval2_ID[19] & (!regval2_ID[18] & (regval1_ID[18] & \LessThan0~0_combout ))) ) ) )

	.dataa(!regval2_ID[19]),
	.datab(!regval2_ID[18]),
	.datac(!regval1_ID[18]),
	.datad(!\LessThan0~0_combout ),
	.datae(!\LessThan1~15_combout ),
	.dataf(!regval1_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h0008008A00AE00EF;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N3
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( !\LessThan1~16_combout  & ( \LessThan0~5_combout  & ( (!\LessThan1~19_combout  & (!\LessThan1~14_combout  & ((!\LessThan1~18_combout ) # (!\LessThan0~4_combout )))) ) ) ) # ( !\LessThan1~16_combout  & ( !\LessThan0~5_combout  & 
// ( (!\LessThan1~19_combout  & ((!\LessThan1~18_combout ) # (!\LessThan0~4_combout ))) ) ) )

	.dataa(!\LessThan1~19_combout ),
	.datab(!\LessThan1~18_combout ),
	.datac(!\LessThan1~14_combout ),
	.datad(!\LessThan0~4_combout ),
	.datae(!\LessThan1~16_combout ),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'hAA880000A0800000;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( op1_ID[1] & ( !op1_ID[0] & ( (\LessThan1~13_combout  & ((!\Equal10~3_combout ) # ((!\LessThan1~7_combout  & \LessThan1~20_combout )))) ) ) )

	.dataa(!\LessThan1~13_combout ),
	.datab(!\Equal10~3_combout ),
	.datac(!\LessThan1~7_combout ),
	.datad(!\LessThan1~20_combout ),
	.datae(!op1_ID[1]),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h0000445400000000;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!PC_FE[8] & (((PC_FE[4]) # (PC_FE[6])) # (\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # ((PC_FE[4]) # (PC_FE[6])))) ) ) 
// ) # ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[4])) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[6] & PC_FE[4])))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[8] & ((!PC_FE[6] $ 
// (PC_FE[4])) # (\PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'hC44C80048CCC4CCC;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[4] & ( (PC_FE[8] & ((!PC_FE[6]) # ((\PC_FE[5]~DUPLICATE_q  & !PC_FE[2])))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[4] & ( (PC_FE[8] & (!PC_FE[2] $ (((\PC_FE[5]~DUPLICATE_q  & PC_FE[6]))))) ) ) ) # 
// ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[4] & ( (PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  $ (PC_FE[6])) # (PC_FE[2]))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[4] & ( (!PC_FE[2] & PC_FE[8]) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[6]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0C0C0B070C090F04;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!PC_FE[8] & (((PC_FE[6] & PC_FE[4])) # (\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!PC_FE[8] & ((!PC_FE[4] & ((PC_FE[6]))) # (PC_FE[4] & 
// (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & (PC_FE[6])) # (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[4]))))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (\PC_FE[5]~DUPLICATE_q  & 
// (!PC_FE[8] & PC_FE[4])) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h00444C080C44444C;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!PC_FE[8] & (((!PC_FE[6] & PC_FE[4])) # (\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[2] & ( (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[8] & ((PC_FE[4]))) # (PC_FE[8] & 
// (!PC_FE[6])))) # (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & (PC_FE[6]))) ) ) ) # ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[8] & (!PC_FE[6])) # (PC_FE[8] & (PC_FE[6] & PC_FE[4])))) # (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] $ 
// (((!PC_FE[8]) # (!PC_FE[4]))))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[8] & ((!PC_FE[6] & ((PC_FE[4]))) # (PC_FE[6] & ((!PC_FE[4]) # (\PC_FE[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0CC4859624AC44C4;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \imem~4_combout  & ( \imem~6_combout  & ( (!PC_FE[9] & (((!PC_FE[7])) # (\imem~5_combout ))) # (PC_FE[9] & (((PC_FE[7] & \imem~7_combout )))) ) ) ) # ( !\imem~4_combout  & ( \imem~6_combout  & ( (PC_FE[7] & ((!PC_FE[9] & 
// (\imem~5_combout )) # (PC_FE[9] & ((\imem~7_combout ))))) ) ) ) # ( \imem~4_combout  & ( !\imem~6_combout  & ( (!PC_FE[7]) # ((!PC_FE[9] & (\imem~5_combout )) # (PC_FE[9] & ((\imem~7_combout )))) ) ) ) # ( !\imem~4_combout  & ( !\imem~6_combout  & ( 
// (!PC_FE[9] & (\imem~5_combout  & (PC_FE[7]))) # (PC_FE[9] & (((!PC_FE[7]) # (\imem~7_combout )))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[7]),
	.datad(!\imem~7_combout ),
	.datae(!\imem~4_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h3437F4F70407C4C7;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \inst_FE~2 (
// Equation(s):
// \inst_FE~2_combout  = ( \inst_FE[1]~DUPLICATE_q  & ( \imem~8_combout  & ( (((\stall_pipe~3_combout  & !\stall_pipe~4_combout )) # (\inst_FE~0_combout )) # (\stall_pipe~8_combout ) ) ) ) # ( !\inst_FE[1]~DUPLICATE_q  & ( \imem~8_combout  & ( 
// (!\stall_pipe~8_combout  & (\inst_FE~0_combout  & ((!\stall_pipe~3_combout ) # (\stall_pipe~4_combout )))) ) ) ) # ( \inst_FE[1]~DUPLICATE_q  & ( !\imem~8_combout  & ( ((\stall_pipe~3_combout  & !\stall_pipe~4_combout )) # (\stall_pipe~8_combout ) ) ) )

	.dataa(!\stall_pipe~3_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~4_combout ),
	.datad(!\inst_FE~0_combout ),
	.datae(!\inst_FE[1]~DUPLICATE_q ),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~2 .extended_lut = "off";
defparam \inst_FE~2 .lut_mask = 64'h00007373008C73FF;
defparam \inst_FE~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \inst_FE~3 (
// Equation(s):
// \inst_FE~3_combout  = ( \Selector0~3_combout  & ( \inst_FE~2_combout  & ( (!ctrlsig_ID[3] & (!\Selector0~2_combout  & (!\Selector0~0_combout  & !\Selector0~1_combout ))) ) ) ) # ( !\Selector0~3_combout  & ( \inst_FE~2_combout  & ( !ctrlsig_ID[3] ) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector0~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Selector0~3_combout ),
	.dataf(!\inst_FE~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~3 .extended_lut = "off";
defparam \inst_FE~3 .lut_mask = 64'h00000000AAAA8000;
defparam \inst_FE~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N41
dffeas \inst_FE[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[1] .is_wysiwyg = "true";
defparam \inst_FE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \stall_pipe~1 (
// Equation(s):
// \stall_pipe~1_combout  = ( \inst_FE[0]~DUPLICATE_q  & ( (ctrlsig_EX[0] & (wregno_MEM[0] & (!inst_FE[1] $ (wregno_MEM[1])))) ) ) # ( !\inst_FE[0]~DUPLICATE_q  & ( (ctrlsig_EX[0] & (!wregno_MEM[0] & (!inst_FE[1] $ (wregno_MEM[1])))) ) )

	.dataa(!ctrlsig_EX[0]),
	.datab(!wregno_MEM[0]),
	.datac(!inst_FE[1]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!\inst_FE[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~1 .extended_lut = "off";
defparam \stall_pipe~1 .lut_mask = 64'h4004400410011001;
defparam \stall_pipe~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \stall_pipe~2 (
// Equation(s):
// \stall_pipe~2_combout  = ( inst_FE[3] & ( (wregno_MEM[3] & (!wregno_MEM[2] $ (inst_FE[2]))) ) ) # ( !inst_FE[3] & ( (!wregno_MEM[3] & (!wregno_MEM[2] $ (inst_FE[2]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(gnd),
	.datac(!wregno_MEM[3]),
	.datad(!inst_FE[2]),
	.datae(gnd),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~2 .extended_lut = "off";
defparam \stall_pipe~2 .lut_mask = 64'hA050A0500A050A05;
defparam \stall_pipe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = !wregno_EX[1] $ (!\inst_FE[1]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_EX[1]),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~1 .extended_lut = "off";
defparam \Equal8~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( wregno_EX[0] & ( !\inst_FE[0]~DUPLICATE_q  ) ) # ( !wregno_EX[0] & ( \inst_FE[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \stall_pipe~3 (
// Equation(s):
// \stall_pipe~3_combout  = ( \Equal8~0_combout  & ( \stall_pipe~0_combout  & ( (\stall_pipe~1_combout  & \stall_pipe~2_combout ) ) ) ) # ( !\Equal8~0_combout  & ( \stall_pipe~0_combout  & ( (!ctrlsig_ID[0] & (\stall_pipe~1_combout  & (\stall_pipe~2_combout 
// ))) # (ctrlsig_ID[0] & ((!\Equal8~1_combout ) # ((\stall_pipe~1_combout  & \stall_pipe~2_combout )))) ) ) ) # ( \Equal8~0_combout  & ( !\stall_pipe~0_combout  & ( (\stall_pipe~1_combout  & \stall_pipe~2_combout ) ) ) ) # ( !\Equal8~0_combout  & ( 
// !\stall_pipe~0_combout  & ( (\stall_pipe~1_combout  & \stall_pipe~2_combout ) ) ) )

	.dataa(!ctrlsig_ID[0]),
	.datab(!\stall_pipe~1_combout ),
	.datac(!\stall_pipe~2_combout ),
	.datad(!\Equal8~1_combout ),
	.datae(!\Equal8~0_combout ),
	.dataf(!\stall_pipe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~3 .extended_lut = "off";
defparam \stall_pipe~3 .lut_mask = 64'h0303030357030303;
defparam \stall_pipe~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[2] & (PC_FE[9] & !\PC_FE[3]~DUPLICATE_q )) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[2] & (PC_FE[9] & !\PC_FE[3]~DUPLICATE_q )) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & 
// (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] $ (!\PC_FE[3]~DUPLICATE_q )))) # (PC_FE[9] & (!PC_FE[2] & (!\PC_FE[3]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & (((\PC_FE[3]~DUPLICATE_q  & \PC_FE[5]~DUPLICATE_q )))) # (PC_FE[9] & (!PC_FE[2] & 
// (!\PC_FE[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h202C206820202020;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[2] & (PC_FE[9] & (!\PC_FE[3]~DUPLICATE_q  & !\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (PC_FE[9] & ((!PC_FE[2] & (!\PC_FE[3]~DUPLICATE_q )) # (PC_FE[2] & ((\PC_FE[5]~DUPLICATE_q 
// ))))) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[2] & (PC_FE[9] & !\PC_FE[3]~DUPLICATE_q )) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[2] & (PC_FE[9] & !\PC_FE[3]~DUPLICATE_q )) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h2020202020312000;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[9] & (!PC_FE[2] & (!\PC_FE[3]~DUPLICATE_q  $ (!\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & ((\PC_FE[3]~DUPLICATE_q ) # (PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( 
// (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] $ (((PC_FE[2] & !\PC_FE[5]~DUPLICATE_q ))))) # (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & (!PC_FE[2] $ (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] $ 
// (\PC_FE[3]~DUPLICATE_q )))) # (PC_FE[9] & ((!PC_FE[2] & ((\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[2] & (!\PC_FE[3]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[2] & (((!\PC_FE[5]~DUPLICATE_q ) # (\PC_FE[3]~DUPLICATE_q )) # (PC_FE[9]))) # 
// (PC_FE[2] & (PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ) # (\PC_FE[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'hBB2B10B698C40893;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[2] & (!PC_FE[9] & !\PC_FE[3]~DUPLICATE_q )) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[2] & (!PC_FE[9] & !\PC_FE[3]~DUPLICATE_q )) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & 
// ((!\PC_FE[5]~DUPLICATE_q ) # ((!PC_FE[2] & !\PC_FE[3]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ) # (!PC_FE[2] $ (!\PC_FE[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'hCC48CC8080808080;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \imem~69_combout  & ( \imem~70_combout  & ( (!PC_FE[8] & (((PC_FE[7])))) # (PC_FE[8] & ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout ))))) ) ) ) # ( !\imem~69_combout  & ( \imem~70_combout  & ( (!PC_FE[8]) # 
// ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout )))) ) ) ) # ( \imem~69_combout  & ( !\imem~70_combout  & ( (PC_FE[8] & ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout ))))) ) ) ) # ( !\imem~69_combout  & ( 
// !\imem~70_combout  & ( (!PC_FE[8] & (((!PC_FE[7])))) # (PC_FE[8] & ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout ))))) ) ) )

	.dataa(!\imem~57_combout ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\imem~58_combout ),
	.datae(!\imem~69_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'hD0D31013DCDF1C1F;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \inst_FE~24 (
// Equation(s):
// \inst_FE~24_combout  = ( inst_FE[23] & ( \imem~71_combout  & ( (((!\stall_pipe~4_combout  & \stall_pipe~3_combout )) # (\stall_pipe~8_combout )) # (\inst_FE~0_combout ) ) ) ) # ( !inst_FE[23] & ( \imem~71_combout  & ( (\inst_FE~0_combout  & 
// (!\stall_pipe~8_combout  & ((!\stall_pipe~3_combout ) # (\stall_pipe~4_combout )))) ) ) ) # ( inst_FE[23] & ( !\imem~71_combout  & ( ((!\stall_pipe~4_combout  & \stall_pipe~3_combout )) # (\stall_pipe~8_combout ) ) ) )

	.dataa(!\inst_FE~0_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~4_combout ),
	.datad(!\stall_pipe~3_combout ),
	.datae(!inst_FE[23]),
	.dataf(!\imem~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~24 .extended_lut = "off";
defparam \inst_FE~24 .lut_mask = 64'h000033F3440477F7;
defparam \inst_FE~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \inst_FE~25 (
// Equation(s):
// \inst_FE~25_combout  = ( \Selector0~0_combout  & ( \Selector0~1_combout  & ( (!ctrlsig_ID[3] & (!\Selector0~3_combout  & \inst_FE~24_combout )) ) ) ) # ( !\Selector0~0_combout  & ( \Selector0~1_combout  & ( (!ctrlsig_ID[3] & (!\Selector0~3_combout  & 
// \inst_FE~24_combout )) ) ) ) # ( \Selector0~0_combout  & ( !\Selector0~1_combout  & ( (!ctrlsig_ID[3] & (!\Selector0~3_combout  & \inst_FE~24_combout )) ) ) ) # ( !\Selector0~0_combout  & ( !\Selector0~1_combout  & ( (!ctrlsig_ID[3] & (\inst_FE~24_combout 
//  & ((!\Selector0~3_combout ) # (!\Selector0~2_combout )))) ) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~3_combout ),
	.datac(!\inst_FE~24_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector0~0_combout ),
	.dataf(!\Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~25 .extended_lut = "off";
defparam \inst_FE~25 .lut_mask = 64'h0A08080808080808;
defparam \inst_FE~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \inst_FE[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[23] .is_wysiwyg = "true";
defparam \inst_FE[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N16
dffeas \op2_ID[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N27
cyclonev_lcell_comb \aluout_EX_r[13]~11 (
// Equation(s):
// \aluout_EX_r[13]~11_combout  = ( \Equal11~0_combout  & ( \op2_ID[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\op2_ID[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~11 .extended_lut = "off";
defparam \aluout_EX_r[13]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \aluout_EX_r[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \aluout_EX_r[13]~160 (
// Equation(s):
// \aluout_EX_r[13]~160_combout  = ( regval1_ID[13] & ( regval2_ID[13] & ( (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & ((!op2_ID[1]))) # (op2_ID[3] & (!op2_ID[0] & op2_ID[1])))) ) ) ) # ( !regval1_ID[13] & ( regval2_ID[13] & ( (\aluout_EX_r[22]~8_combout  
// & ((!op2_ID[3] & (!op2_ID[0] $ (!op2_ID[1]))) # (op2_ID[3] & (!op2_ID[0] & !op2_ID[1])))) ) ) ) # ( regval1_ID[13] & ( !regval2_ID[13] & ( (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & (!op2_ID[0] $ (!op2_ID[1]))) # (op2_ID[3] & (!op2_ID[0] & 
// !op2_ID[1])))) ) ) ) # ( !regval1_ID[13] & ( !regval2_ID[13] & ( (op2_ID[3] & (\aluout_EX_r[22]~8_combout  & ((!op2_ID[0]) # (!op2_ID[1])))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[1]),
	.datad(!\aluout_EX_r[22]~8_combout ),
	.datae(!regval1_ID[13]),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~160 .extended_lut = "off";
defparam \aluout_EX_r[13]~160 .lut_mask = 64'h00540068006800A4;
defparam \aluout_EX_r[13]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N24
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~40_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )) ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( 
// \ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q ) # (\ShiftRight0~41_combout ) ) ) ) # ( \regval2_ID[2]~DUPLICATE_q  & ( !\ShiftRight0~39_combout  & ( (!\regval2_ID[3]~DUPLICATE_q  & ((\ShiftRight0~40_combout ))) # (\regval2_ID[3]~DUPLICATE_q  & 
// (\ShiftRight0~36_combout )) ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( !\ShiftRight0~39_combout  & ( (\regval2_ID[3]~DUPLICATE_q  & \ShiftRight0~41_combout ) ) ) )

	.dataa(!\regval2_ID[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\ShiftRight0~41_combout ),
	.datae(!\regval2_ID[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[13]~166 (
// Equation(s):
// \aluout_EX_r[13]~166_combout  = ( \ShiftLeft0~22_combout  & ( \ShiftRight0~58_combout  & ( (!regval2_ID[4]) # ((!op2_ID[0] & (\ShiftLeft0~6_combout  & \ShiftRight0~35_combout ))) ) ) ) # ( !\ShiftLeft0~22_combout  & ( \ShiftRight0~58_combout  & ( 
// (!op2_ID[0] & ((!regval2_ID[4]) # ((\ShiftLeft0~6_combout  & \ShiftRight0~35_combout )))) ) ) ) # ( \ShiftLeft0~22_combout  & ( !\ShiftRight0~58_combout  & ( (!op2_ID[0] & (\ShiftLeft0~6_combout  & (\ShiftRight0~35_combout  & regval2_ID[4]))) # (op2_ID[0] 
// & (((!regval2_ID[4])))) ) ) ) # ( !\ShiftLeft0~22_combout  & ( !\ShiftRight0~58_combout  & ( (!op2_ID[0] & (\ShiftLeft0~6_combout  & (\ShiftRight0~35_combout  & regval2_ID[4]))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftLeft0~22_combout ),
	.dataf(!\ShiftRight0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~166 .extended_lut = "off";
defparam \aluout_EX_r[13]~166 .lut_mask = 64'h00025502AA02FF02;
defparam \aluout_EX_r[13]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[13]~161 (
// Equation(s):
// \aluout_EX_r[13]~161_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( (!\Equal11~0_combout  & (((\Equal12~0_combout  & PC_ID[13])) # (\aluout_EX_r[20]~12_combout ))) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( (!\Equal11~0_combout  & (\Equal12~0_combout  & 
// PC_ID[13])) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\Equal12~0_combout ),
	.datac(!\aluout_EX_r[20]~12_combout ),
	.datad(!PC_ID[13]),
	.datae(gnd),
	.dataf(!\regval1_ID[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~161 .extended_lut = "off";
defparam \aluout_EX_r[13]~161 .lut_mask = 64'h002200220A2A0A2A;
defparam \aluout_EX_r[13]~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \aluout_EX_r[13]~167 (
// Equation(s):
// \aluout_EX_r[13]~167_combout  = ( !\aluout_EX_r[13]~161_combout  & ( (!\aluout_EX_r[13]~11_combout ) # ((!\aluout_EX_r[13]~160_combout  & ((!\aluout_EX_r[9]~7_combout ) # (!\aluout_EX_r[13]~166_combout )))) ) )

	.dataa(!\aluout_EX_r[9]~7_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[13]~160_combout ),
	.datad(!\aluout_EX_r[13]~166_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[13]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~167 .extended_lut = "off";
defparam \aluout_EX_r[13]~167 .lut_mask = 64'hFCECFCEC00000000;
defparam \aluout_EX_r[13]~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[13]~162 (
// Equation(s):
// \aluout_EX_r[13]~162_combout  = ( \aluout_EX_r[13]~167_combout  & ( \Add2~121_sumout  & ( (\aluout_EX_r[13]~11_combout  & (((\aluout_EX_r[28]~32_combout  & \Add1~121_sumout )) # (\aluout_EX_r[31]~31_combout ))) ) ) ) # ( !\aluout_EX_r[13]~167_combout  & ( 
// \Add2~121_sumout  ) ) # ( \aluout_EX_r[13]~167_combout  & ( !\Add2~121_sumout  & ( (\aluout_EX_r[28]~32_combout  & (\aluout_EX_r[13]~11_combout  & \Add1~121_sumout )) ) ) ) # ( !\aluout_EX_r[13]~167_combout  & ( !\Add2~121_sumout  ) )

	.dataa(!\aluout_EX_r[28]~32_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\Add1~121_sumout ),
	.datad(!\aluout_EX_r[31]~31_combout ),
	.datae(!\aluout_EX_r[13]~167_combout ),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~162 .extended_lut = "off";
defparam \aluout_EX_r[13]~162 .lut_mask = 64'hFFFF0101FFFF0133;
defparam \aluout_EX_r[13]~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N46
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~162_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N2
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N5
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N53
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N30
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[5] & ( (dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7]))) ) ) # ( !dmem_rtl_0_bypass[5] & ( (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[8]),
	.datac(!dmem_rtl_0_bypass[6]),
	.datad(!dmem_rtl_0_bypass[7]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'hC030C0300C030C03;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N35
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N47
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N35
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrlsig_EX[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N44
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N41
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[3] & ( dmem_rtl_0_bypass[4] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[1] $ (dmem_rtl_0_bypass[2]))) ) ) ) # ( !dmem_rtl_0_bypass[3] & ( !dmem_rtl_0_bypass[4] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[1] 
// $ (dmem_rtl_0_bypass[2]))) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[1]),
	.datac(!dmem_rtl_0_bypass[2]),
	.datad(!dmem_rtl_0_bypass[0]),
	.datae(!dmem_rtl_0_bypass[3]),
	.dataf(!dmem_rtl_0_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h00C30000000000C3;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N33
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( \dmem~36_combout  & ( (\dmem~37_combout  & (!dmem_rtl_0_bypass[10] $ (dmem_rtl_0_bypass[9]))) ) )

	.dataa(!dmem_rtl_0_bypass[10]),
	.datab(gnd),
	.datac(!\dmem~37_combout ),
	.datad(!dmem_rtl_0_bypass[9]),
	.datae(gnd),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h000000000A050A05;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[25]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[25]~feeder_combout  = ( aluout_EX[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N37
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N35
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~150_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N5
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~159_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N3
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[26] & ( (dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27]))) ) ) # ( !dmem_rtl_0_bypass[26] & ( (!dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[28]),
	.datad(!dmem_rtl_0_bypass[27]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'hC00CC00C30033003;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N5
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N7
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~165_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N37
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N58
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N8
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N52
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N50
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N28
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[8]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N48
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[11]),
	.datac(!dmem_rtl_0_bypass[12]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'hC3C300000000C3C3;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N41
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N53
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[20]~feeder_combout  = ( \aluout_EX_r[11]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N44
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N11
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N58
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N9
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[19] & ( dmem_rtl_0_bypass[18] & ( (dmem_rtl_0_bypass[17] & dmem_rtl_0_bypass[20]) ) ) ) # ( !dmem_rtl_0_bypass[19] & ( dmem_rtl_0_bypass[18] & ( (dmem_rtl_0_bypass[17] & !dmem_rtl_0_bypass[20]) ) ) ) # ( 
// dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[18] & ( (!dmem_rtl_0_bypass[17] & dmem_rtl_0_bypass[20]) ) ) ) # ( !dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[18] & ( (!dmem_rtl_0_bypass[17] & !dmem_rtl_0_bypass[20]) ) ) )

	.dataa(!dmem_rtl_0_bypass[17]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[20]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[19]),
	.dataf(!dmem_rtl_0_bypass[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'hA0A00A0A50500505;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N39
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( dmem_rtl_0_bypass[21] & ( \dmem~40_combout  & ( (dmem_rtl_0_bypass[22] & (\dmem~39_combout  & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( \dmem~40_combout  & ( (!dmem_rtl_0_bypass[22] & 
// (\dmem~39_combout  & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[22]),
	.datab(!dmem_rtl_0_bypass[15]),
	.datac(!dmem_rtl_0_bypass[16]),
	.datad(!\dmem~39_combout ),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000820041;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y11_N3
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( dmem_rtl_0_bypass[23] & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[24] & (\dmem~38_combout  & \dmem~35_combout )) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( \dmem~41_combout  & ( (!dmem_rtl_0_bypass[24] & (\dmem~38_combout  & 
// \dmem~35_combout )) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[24]),
	.datac(!\dmem~38_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!dmem_rtl_0_bypass[23]),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h00000000000C0003;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N38
dffeas \regval2_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[5] .is_wysiwyg = "true";
defparam \regval2_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N40
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X48_Y11_N20
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1260317844CCCCCEEEEEEEECCCC085D14401000FFFFFFFFFFFFA000";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \rd_val_MEM_w[5]~32 (
// Equation(s):
// \rd_val_MEM_w[5]~32_combout  = ( \dmem~6_q  & ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) ) # ( !\dmem~6_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ))) ) ) ) # ( \dmem~6_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) ) # ( !\dmem~6_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~6_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~32 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~32 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \rd_val_MEM_w[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N55
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \rd_val_MEM_w[5]~33 (
// Equation(s):
// \rd_val_MEM_w[5]~33_combout  = ( !\Equal19~6_combout  & ( dmem_rtl_0_bypass[40] & ( (!\dmem~42_combout  & ((\rd_val_MEM_w[5]~32_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[39])) ) ) ) # ( !\Equal19~6_combout  & ( !dmem_rtl_0_bypass[40] & ( 
// dmem_rtl_0_bypass[39] ) ) )

	.dataa(gnd),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\rd_val_MEM_w[5]~32_combout ),
	.datae(!\Equal19~6_combout ),
	.dataf(!dmem_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~33 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~33 .lut_mask = 64'h0F0F000003CF0000;
defparam \rd_val_MEM_w[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N13
dffeas \regval_MEM[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[5]~33_combout ),
	.asdata(aluout_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N26
dffeas \regs[10][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N21
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[2][5]~q  & ( \regs[6][5]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[10][5]~q )) # (inst_FE[2] & ((\regs[14][5]~q )))) ) ) ) # ( !\regs[2][5]~q  & ( \regs[6][5]~q  & ( (!inst_FE[2] & (\regs[10][5]~q  & ((inst_FE[3])))) # 
// (inst_FE[2] & (((!inst_FE[3]) # (\regs[14][5]~q )))) ) ) ) # ( \regs[2][5]~q  & ( !\regs[6][5]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[10][5]~q ))) # (inst_FE[2] & (((\regs[14][5]~q  & inst_FE[3])))) ) ) ) # ( !\regs[2][5]~q  & ( !\regs[6][5]~q  & 
// ( (inst_FE[3] & ((!inst_FE[2] & (\regs[10][5]~q )) # (inst_FE[2] & ((\regs[14][5]~q ))))) ) ) )

	.dataa(!\regs[10][5]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[14][5]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[2][5]~q ),
	.dataf(!\regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \regs[15][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N45
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[3][5]~q  & ( \regs[15][5]~q  & ( (!inst_FE[3] & ((!inst_FE[2]) # ((\regs[7][5]~q )))) # (inst_FE[3] & (((\regs[11][5]~q )) # (inst_FE[2]))) ) ) ) # ( !\regs[3][5]~q  & ( \regs[15][5]~q  & ( (!inst_FE[3] & (inst_FE[2] & 
// ((\regs[7][5]~q )))) # (inst_FE[3] & (((\regs[11][5]~q )) # (inst_FE[2]))) ) ) ) # ( \regs[3][5]~q  & ( !\regs[15][5]~q  & ( (!inst_FE[3] & ((!inst_FE[2]) # ((\regs[7][5]~q )))) # (inst_FE[3] & (!inst_FE[2] & (\regs[11][5]~q ))) ) ) ) # ( !\regs[3][5]~q  
// & ( !\regs[15][5]~q  & ( (!inst_FE[3] & (inst_FE[2] & ((\regs[7][5]~q )))) # (inst_FE[3] & (!inst_FE[2] & (\regs[11][5]~q ))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\regs[11][5]~q ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[3][5]~q ),
	.dataf(!\regs[15][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[4][5]~q  & ( \regs[12][5]~q  & ( ((!inst_FE[3] & ((\regs[0][5]~q ))) # (inst_FE[3] & (\regs[8][5]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[4][5]~q  & ( \regs[12][5]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][5]~q ))) # 
// (inst_FE[3] & (\regs[8][5]~q )))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regs[4][5]~q  & ( !\regs[12][5]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][5]~q ))) # (inst_FE[3] & (\regs[8][5]~q )))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( 
// !\regs[4][5]~q  & ( !\regs[12][5]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][5]~q ))) # (inst_FE[3] & (\regs[8][5]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[8][5]~q ),
	.datac(!\regs[0][5]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[4][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N18
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[5][5]~q  & ( \regs[9][5]~q  & ( (!inst_FE[3] & (((inst_FE[2])) # (\regs[1][5]~q ))) # (inst_FE[3] & (((!inst_FE[2]) # (\regs[13][5]~q )))) ) ) ) # ( !\regs[5][5]~q  & ( \regs[9][5]~q  & ( (!inst_FE[3] & (\regs[1][5]~q  & 
// (!inst_FE[2]))) # (inst_FE[3] & (((!inst_FE[2]) # (\regs[13][5]~q )))) ) ) ) # ( \regs[5][5]~q  & ( !\regs[9][5]~q  & ( (!inst_FE[3] & (((inst_FE[2])) # (\regs[1][5]~q ))) # (inst_FE[3] & (((inst_FE[2] & \regs[13][5]~q )))) ) ) ) # ( !\regs[5][5]~q  & ( 
// !\regs[9][5]~q  & ( (!inst_FE[3] & (\regs[1][5]~q  & (!inst_FE[2]))) # (inst_FE[3] & (((inst_FE[2] & \regs[13][5]~q )))) ) ) )

	.dataa(!\regs[1][5]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[13][5]~q ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\regs[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \Mux58~0_combout  & ( \Mux58~1_combout  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & (\Mux58~2_combout )) # (\inst_FE[0]~DUPLICATE_q  & ((\Mux58~3_combout )))) ) ) ) # ( !\Mux58~0_combout  & ( \Mux58~1_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (\Mux58~2_combout  & ((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q ) # (\Mux58~3_combout )))) ) ) ) # ( \Mux58~0_combout  & ( !\Mux58~1_combout  & ( (!\inst_FE[0]~DUPLICATE_q  & 
// (((!\inst_FE[1]~DUPLICATE_q )) # (\Mux58~2_combout ))) # (\inst_FE[0]~DUPLICATE_q  & (((\Mux58~3_combout  & \inst_FE[1]~DUPLICATE_q )))) ) ) ) # ( !\Mux58~0_combout  & ( !\Mux58~1_combout  & ( (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & 
// (\Mux58~2_combout )) # (\inst_FE[0]~DUPLICATE_q  & ((\Mux58~3_combout ))))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\Mux58~2_combout ),
	.datac(!\Mux58~3_combout ),
	.datad(!\inst_FE[1]~DUPLICATE_q ),
	.datae(!\Mux58~0_combout ),
	.dataf(!\Mux58~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N44
dffeas \regval2_ID[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \Equal10~7 (
// Equation(s):
// \Equal10~7_combout  = ( regval2_ID[6] & ( (regval1_ID[6] & (!\regval1_ID[7]~DUPLICATE_q  $ (\regval2_ID[7]~DUPLICATE_q ))) ) ) # ( !regval2_ID[6] & ( (!regval1_ID[6] & (!\regval1_ID[7]~DUPLICATE_q  $ (\regval2_ID[7]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[7]~DUPLICATE_q ),
	.datac(!\regval2_ID[7]~DUPLICATE_q ),
	.datad(!regval1_ID[6]),
	.datae(gnd),
	.dataf(!regval2_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~7 .extended_lut = "off";
defparam \Equal10~7 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \Equal10~8 (
// Equation(s):
// \Equal10~8_combout  = ( \LessThan1~1_combout  & ( \Equal10~7_combout  & ( (!\regval1_ID[4]~DUPLICATE_q  & (!regval2_ID[4] & (!\regval2_ID[5]~DUPLICATE_q  $ (regval1_ID[5])))) # (\regval1_ID[4]~DUPLICATE_q  & (regval2_ID[4] & (!\regval2_ID[5]~DUPLICATE_q  
// $ (regval1_ID[5])))) ) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!\regval2_ID[5]~DUPLICATE_q ),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[5]),
	.datae(!\LessThan1~1_combout ),
	.dataf(!\Equal10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~8 .extended_lut = "off";
defparam \Equal10~8 .lut_mask = 64'h0000000000008421;
defparam \Equal10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \Equal10~10 (
// Equation(s):
// \Equal10~10_combout  = ( regval2_ID[0] & ( (\regval1_ID[0]~DUPLICATE_q  & (\Equal10~9_combout  & (!\regval2_ID[1]~DUPLICATE_q  $ (regval1_ID[1])))) ) ) # ( !regval2_ID[0] & ( (!\regval1_ID[0]~DUPLICATE_q  & (\Equal10~9_combout  & 
// (!\regval2_ID[1]~DUPLICATE_q  $ (regval1_ID[1])))) ) )

	.dataa(!\regval2_ID[1]~DUPLICATE_q ),
	.datab(!regval1_ID[1]),
	.datac(!\regval1_ID[0]~DUPLICATE_q ),
	.datad(!\Equal10~9_combout ),
	.datae(!regval2_ID[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~10 .extended_lut = "off";
defparam \Equal10~10 .lut_mask = 64'h0090000900900009;
defparam \Equal10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N33
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( op1_ID[1] & ( op1_ID[0] & ( (!\Equal10~8_combout ) # ((!\Equal10~10_combout ) # ((!\Equal10~3_combout ) # (!\Equal10~6_combout ))) ) ) ) # ( !op1_ID[1] & ( !op1_ID[0] & ( (\Equal10~8_combout  & (\Equal10~10_combout  & 
// (\Equal10~3_combout  & \Equal10~6_combout ))) ) ) )

	.dataa(!\Equal10~8_combout ),
	.datab(!\Equal10~10_combout ),
	.datac(!\Equal10~3_combout ),
	.datad(!\Equal10~6_combout ),
	.datae(!op1_ID[1]),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h000100000000FFFE;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[9] & (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[8])))) # (PC_FE[9] & (PC_FE[8] & (!\PC_FE[3]~DUPLICATE_q  $ (!PC_FE[6])))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( 
// (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[9] & (PC_FE[6] & !PC_FE[8])) # (PC_FE[9] & ((PC_FE[8]))))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[6] & (!PC_FE[9] & !PC_FE[8]))) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[9] $ 
// (PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] $ (PC_FE[8]))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h5005D00510055006;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q ) # (PC_FE[6])))) # (PC_FE[9] & (PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q ) # (!PC_FE[6])))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( 
// (!PC_FE[9] & (!PC_FE[8] & ((PC_FE[6]) # (\PC_FE[3]~DUPLICATE_q )))) # (PC_FE[9] & (((!PC_FE[6] & PC_FE[8])))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q ) # (PC_FE[6])))) # (PC_FE[9] & (PC_FE[8] & 
// ((!\PC_FE[3]~DUPLICATE_q ) # (!PC_FE[6])))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[9] & (PC_FE[6] & !PC_FE[8])) # (PC_FE[9] & ((PC_FE[8]))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h300FB00E700CB00E;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[6] & ((!PC_FE[9]) # ((\PC_FE[3]~DUPLICATE_q  & !PC_FE[8])))) # (PC_FE[6] & ((!PC_FE[9] $ (!PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[8] & (!PC_FE[6] $ 
// (((\PC_FE[3]~DUPLICATE_q  & PC_FE[9]))))) # (PC_FE[8] & (((!PC_FE[9])))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[6] & (((PC_FE[9] & !PC_FE[8])))) # (PC_FE[6] & ((!PC_FE[8] & (\PC_FE[3]~DUPLICATE_q )) # (PC_FE[8] & ((!PC_FE[9]))))) ) ) ) 
// # ( !PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[6] & (!PC_FE[8] & ((PC_FE[9]) # (\PC_FE[3]~DUPLICATE_q )))) # (PC_FE[6] & (!PC_FE[9] $ (((\PC_FE[3]~DUPLICATE_q  & !PC_FE[8]))))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h6D301D30C9F0C7F0;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( PC_FE[4] & ( \PC_FE[5]~DUPLICATE_q  & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & ((!PC_FE[6]) # (!PC_FE[8])))) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[9] & (!PC_FE[6] & !PC_FE[8])) # (PC_FE[9] & ((PC_FE[8]))))) ) ) ) # ( !PC_FE[4] & ( 
// \PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[9] & (((!PC_FE[6]) # (!PC_FE[8])))) # (PC_FE[9] & (!\PC_FE[3]~DUPLICATE_q  $ (((PC_FE[8]))))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[6] & (!PC_FE[9] & PC_FE[8]))) # 
// (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] $ (((!PC_FE[6]) # (PC_FE[9]))))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[5]~DUPLICATE_q  & ( (!PC_FE[8] & (((!PC_FE[9])))) # (PC_FE[8] & (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[6]) # (PC_FE[9])))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'hF04510C5FAC5E085;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( \imem~72_combout  & ( (!PC_FE[2] & (\imem~73_combout )) # (PC_FE[2] & ((\imem~75_combout ))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( \imem~72_combout  & ( (!PC_FE[2]) # (!\imem~74_combout ) ) ) ) # ( 
// \PC_FE[7]~DUPLICATE_q  & ( !\imem~72_combout  & ( (!PC_FE[2] & (\imem~73_combout )) # (PC_FE[2] & ((\imem~75_combout ))) ) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( !\imem~72_combout  & ( (PC_FE[2] & !\imem~74_combout ) ) ) )

	.dataa(!\imem~73_combout ),
	.datab(!\imem~75_combout ),
	.datac(!PC_FE[2]),
	.datad(!\imem~74_combout ),
	.datae(!\PC_FE[7]~DUPLICATE_q ),
	.dataf(!\imem~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h0F005353FFF05353;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \inst_FE~26 (
// Equation(s):
// \inst_FE~26_combout  = ( inst_FE[8] & ( \imem~76_combout  & ( (((\stall_pipe~3_combout  & !\stall_pipe~4_combout )) # (\inst_FE~0_combout )) # (\stall_pipe~8_combout ) ) ) ) # ( !inst_FE[8] & ( \imem~76_combout  & ( (!\stall_pipe~8_combout  & 
// (\inst_FE~0_combout  & ((!\stall_pipe~3_combout ) # (\stall_pipe~4_combout )))) ) ) ) # ( inst_FE[8] & ( !\imem~76_combout  & ( ((\stall_pipe~3_combout  & !\stall_pipe~4_combout )) # (\stall_pipe~8_combout ) ) ) )

	.dataa(!\stall_pipe~3_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\inst_FE~0_combout ),
	.datad(!\stall_pipe~4_combout ),
	.datae(!inst_FE[8]),
	.dataf(!\imem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~26 .extended_lut = "off";
defparam \inst_FE~26 .lut_mask = 64'h00007733080C7F3F;
defparam \inst_FE~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \inst_FE~27 (
// Equation(s):
// \inst_FE~27_combout  = ( \Selector0~3_combout  & ( \inst_FE~26_combout  & ( (!ctrlsig_ID[3] & (!\Selector0~2_combout  & (!\Selector0~1_combout  & !\Selector0~0_combout ))) ) ) ) # ( !\Selector0~3_combout  & ( \inst_FE~26_combout  & ( !ctrlsig_ID[3] ) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector0~0_combout ),
	.datae(!\Selector0~3_combout ),
	.dataf(!\inst_FE~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~27 .extended_lut = "off";
defparam \inst_FE~27 .lut_mask = 64'h00000000AAAA8000;
defparam \inst_FE~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N37
dffeas \inst_FE[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[8] .is_wysiwyg = "true";
defparam \inst_FE[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \wregno_ID_w[0]~0 (
// Equation(s):
// \wregno_ID_w[0]~0_combout  = ( \Equal2~0_combout  & ( inst_FE[8] ) ) # ( !\Equal2~0_combout  & ( \inst_FE[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\inst_FE[0]~DUPLICATE_q ),
	.datac(!inst_FE[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[0]~0 .extended_lut = "off";
defparam \wregno_ID_w[0]~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \wregno_ID_w[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N49
dffeas \wregno_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_ID_w[0]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[0] .is_wysiwyg = "true";
defparam \wregno_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \wregno_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[0] .is_wysiwyg = "true";
defparam \wregno_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \wregno_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[0] .is_wysiwyg = "true";
defparam \wregno_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \Decoder2~11 (
// Equation(s):
// \Decoder2~11_combout  = ( !wregno_MEM[2] & ( (wregno_MEM[3] & (wregno_MEM[1] & (wregno_MEM[0] & \ctrlsig_MEM~q ))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[0]),
	.datad(!\ctrlsig_MEM~q ),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~11 .extended_lut = "off";
defparam \Decoder2~11 .lut_mask = 64'h0001000100000000;
defparam \Decoder2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \regs[11][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N46
dffeas \regs[3][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \regs[15][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N15
cyclonev_lcell_comb \regs[7][7]~feeder (
// Equation(s):
// \regs[7][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][7]~feeder .extended_lut = "off";
defparam \regs[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N16
dffeas \regs[7][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[15][7]~q  & ( \regs[7][7]~q  & ( ((!inst_FE[3] & ((\regs[3][7]~q ))) # (inst_FE[3] & (\regs[11][7]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[15][7]~q  & ( \regs[7][7]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][7]~q ))) # 
// (inst_FE[3] & (\regs[11][7]~q )))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( \regs[15][7]~q  & ( !\regs[7][7]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][7]~q ))) # (inst_FE[3] & (\regs[11][7]~q )))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( 
// !\regs[15][7]~q  & ( !\regs[7][7]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[3][7]~q ))) # (inst_FE[3] & (\regs[11][7]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[11][7]~q ),
	.datac(!\regs[3][7]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[15][7]~q ),
	.dataf(!\regs[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N38
dffeas \regs[1][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y10_N15
cyclonev_lcell_comb \regs[9][7]~feeder (
// Equation(s):
// \regs[9][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][7]~feeder .extended_lut = "off";
defparam \regs[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y10_N16
dffeas \regs[9][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N44
dffeas \regs[5][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N36
cyclonev_lcell_comb \regs[13][7]~feeder (
// Equation(s):
// \regs[13][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][7]~feeder .extended_lut = "off";
defparam \regs[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N37
dffeas \regs[13][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N42
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[5][7]~q  & ( \regs[13][7]~q  & ( ((!inst_FE[3] & (\regs[1][7]~q )) # (inst_FE[3] & ((\regs[9][7]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[5][7]~q  & ( \regs[13][7]~q  & ( (!inst_FE[3] & (\regs[1][7]~q  & (!inst_FE[2]))) # 
// (inst_FE[3] & (((\regs[9][7]~q ) # (inst_FE[2])))) ) ) ) # ( \regs[5][7]~q  & ( !\regs[13][7]~q  & ( (!inst_FE[3] & (((inst_FE[2])) # (\regs[1][7]~q ))) # (inst_FE[3] & (((!inst_FE[2] & \regs[9][7]~q )))) ) ) ) # ( !\regs[5][7]~q  & ( !\regs[13][7]~q  & ( 
// (!inst_FE[2] & ((!inst_FE[3] & (\regs[1][7]~q )) # (inst_FE[3] & ((\regs[9][7]~q ))))) ) ) )

	.dataa(!\regs[1][7]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[9][7]~q ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\regs[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \regs[10][7]~feeder (
// Equation(s):
// \regs[10][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][7]~feeder .extended_lut = "off";
defparam \regs[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N25
dffeas \regs[10][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N6
cyclonev_lcell_comb \regs[6][7]~feeder (
// Equation(s):
// \regs[6][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][7]~feeder .extended_lut = "off";
defparam \regs[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N7
dffeas \regs[6][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N6
cyclonev_lcell_comb \regs[2][7]~feeder (
// Equation(s):
// \regs[2][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][7]~feeder .extended_lut = "off";
defparam \regs[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N7
dffeas \regs[2][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[6][7]~q  & ( \regs[2][7]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[10][7]~q )) # (inst_FE[2] & ((\regs[14][7]~q )))) ) ) ) # ( !\regs[6][7]~q  & ( \regs[2][7]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[10][7]~q ))) # 
// (inst_FE[2] & (((inst_FE[3] & \regs[14][7]~q )))) ) ) ) # ( \regs[6][7]~q  & ( !\regs[2][7]~q  & ( (!inst_FE[2] & (\regs[10][7]~q  & (inst_FE[3]))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[14][7]~q )))) ) ) ) # ( !\regs[6][7]~q  & ( !\regs[2][7]~q  & ( 
// (inst_FE[3] & ((!inst_FE[2] & (\regs[10][7]~q )) # (inst_FE[2] & ((\regs[14][7]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[10][7]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[14][7]~q ),
	.datae(!\regs[6][7]~q ),
	.dataf(!\regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N48
cyclonev_lcell_comb \regs[12][7]~feeder (
// Equation(s):
// \regs[12][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][7]~feeder .extended_lut = "off";
defparam \regs[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N49
dffeas \regs[12][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N18
cyclonev_lcell_comb \regs[4][7]~feeder (
// Equation(s):
// \regs[4][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][7]~feeder .extended_lut = "off";
defparam \regs[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N20
dffeas \regs[4][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N0
cyclonev_lcell_comb \regs[0][7]~feeder (
// Equation(s):
// \regs[0][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][7]~feeder .extended_lut = "off";
defparam \regs[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N2
dffeas \regs[0][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N15
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N16
dffeas \regs[8][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N33
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[0][7]~q  & ( \regs[8][7]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[4][7]~q ))) # (inst_FE[3] & (\regs[12][7]~q ))) ) ) ) # ( !\regs[0][7]~q  & ( \regs[8][7]~q  & ( (!inst_FE[2] & (inst_FE[3])) # (inst_FE[2] & ((!inst_FE[3] 
// & ((\regs[4][7]~q ))) # (inst_FE[3] & (\regs[12][7]~q )))) ) ) ) # ( \regs[0][7]~q  & ( !\regs[8][7]~q  & ( (!inst_FE[2] & (!inst_FE[3])) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[4][7]~q ))) # (inst_FE[3] & (\regs[12][7]~q )))) ) ) ) # ( !\regs[0][7]~q  & 
// ( !\regs[8][7]~q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[4][7]~q ))) # (inst_FE[3] & (\regs[12][7]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[12][7]~q ),
	.datad(!\regs[4][7]~q ),
	.datae(!\regs[0][7]~q ),
	.dataf(!\regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \Mux56~2_combout  & ( \Mux56~0_combout  & ( (!\inst_FE[0]~DUPLICATE_q ) # ((!\inst_FE[1]~DUPLICATE_q  & ((\Mux56~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux56~3_combout ))) ) ) ) # ( !\Mux56~2_combout  & ( \Mux56~0_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((!\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\Mux56~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux56~3_combout )))) ) ) ) # ( \Mux56~2_combout  & ( !\Mux56~0_combout  & ( 
// (!\inst_FE[0]~DUPLICATE_q  & (((\inst_FE[1]~DUPLICATE_q )))) # (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\Mux56~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux56~3_combout )))) ) ) ) # ( !\Mux56~2_combout  & ( !\Mux56~0_combout  & ( 
// (\inst_FE[0]~DUPLICATE_q  & ((!\inst_FE[1]~DUPLICATE_q  & ((\Mux56~1_combout ))) # (\inst_FE[1]~DUPLICATE_q  & (\Mux56~3_combout )))) ) ) )

	.dataa(!\inst_FE[0]~DUPLICATE_q ),
	.datab(!\Mux56~3_combout ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\Mux56~1_combout ),
	.datae(!\Mux56~2_combout ),
	.dataf(!\Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N31
dffeas \regval2_ID[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N53
dffeas \regval2_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[7] .is_wysiwyg = "true";
defparam \regval2_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N56
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],\aluout_EX[11]~DUPLICATE_q ,aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6DC0E0070000000000000000001E0800109EB07FFFFFFFFFFFFA1FE";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N15
cyclonev_lcell_comb \rd_val_MEM_w[7]~28 (
// Equation(s):
// \rd_val_MEM_w[7]~28_combout  = ( \dmem~8_q  & ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) ) # ( !\dmem~8_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) ) ) # ( \dmem~8_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) ) # ( !\dmem~8_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\dmem~8_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~28 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~28 .lut_mask = 64'h0005AAAF5055FAFF;
defparam \rd_val_MEM_w[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N17
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N0
cyclonev_lcell_comb \rd_val_MEM_w[7]~29 (
// Equation(s):
// \rd_val_MEM_w[7]~29_combout  = ( \rd_val_MEM_w[7]~28_combout  & ( dmem_rtl_0_bypass[44] & ( (!\Equal19~6_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[43]))) ) ) ) # ( !\rd_val_MEM_w[7]~28_combout  & ( dmem_rtl_0_bypass[44] & ( 
// (!\Equal19~6_combout  & (dmem_rtl_0_bypass[43] & \dmem~42_combout )) ) ) ) # ( \rd_val_MEM_w[7]~28_combout  & ( !dmem_rtl_0_bypass[44] & ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[43]) ) ) ) # ( !\rd_val_MEM_w[7]~28_combout  & ( !dmem_rtl_0_bypass[44] & 
// ( (!\Equal19~6_combout  & dmem_rtl_0_bypass[43]) ) ) )

	.dataa(gnd),
	.datab(!\Equal19~6_combout ),
	.datac(!dmem_rtl_0_bypass[43]),
	.datad(!\dmem~42_combout ),
	.datae(!\rd_val_MEM_w[7]~28_combout ),
	.dataf(!dmem_rtl_0_bypass[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~29 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~29 .lut_mask = 64'h0C0C0C0C000CCC0C;
defparam \rd_val_MEM_w[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N1
dffeas \regval_MEM[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[7]~29_combout ),
	.asdata(aluout_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[7] .is_wysiwyg = "true";
defparam \regval_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N55
dffeas \regs[14][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N21
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[6][7]~q  & ( \regs[2][7]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[10][7]~q ))) # (inst_FE[6] & (\regs[14][7]~q ))) ) ) ) # ( !\regs[6][7]~q  & ( \regs[2][7]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # (\regs[10][7]~q )))) # 
// (inst_FE[6] & (\regs[14][7]~q  & ((inst_FE[7])))) ) ) ) # ( \regs[6][7]~q  & ( !\regs[2][7]~q  & ( (!inst_FE[6] & (((\regs[10][7]~q  & inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][7]~q ))) ) ) ) # ( !\regs[6][7]~q  & ( !\regs[2][7]~q  & ( 
// (inst_FE[7] & ((!inst_FE[6] & ((\regs[10][7]~q ))) # (inst_FE[6] & (\regs[14][7]~q )))) ) ) )

	.dataa(!\regs[14][7]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[10][7]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[6][7]~q ),
	.dataf(!\regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[11][7]~q  & ( \regs[7][7]~q  & ( (!inst_FE[7] & (((inst_FE[6]) # (\regs[3][7]~q )))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[15][7]~q ))) ) ) ) # ( !\regs[11][7]~q  & ( \regs[7][7]~q  & ( (!inst_FE[7] & (((inst_FE[6]) # 
// (\regs[3][7]~q )))) # (inst_FE[7] & (\regs[15][7]~q  & ((inst_FE[6])))) ) ) ) # ( \regs[11][7]~q  & ( !\regs[7][7]~q  & ( (!inst_FE[7] & (((\regs[3][7]~q  & !inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[15][7]~q ))) ) ) ) # ( !\regs[11][7]~q  
// & ( !\regs[7][7]~q  & ( (!inst_FE[7] & (((\regs[3][7]~q  & !inst_FE[6])))) # (inst_FE[7] & (\regs[15][7]~q  & ((inst_FE[6])))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[15][7]~q ),
	.datac(!\regs[3][7]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[11][7]~q ),
	.dataf(!\regs[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N39
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( inst_FE[7] & ( \regs[13][7]~q  & ( (\regs[9][7]~q ) # (inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( \regs[13][7]~q  & ( (!inst_FE[6] & ((\regs[1][7]~q ))) # (inst_FE[6] & (\regs[5][7]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[13][7]~q  & ( 
// (!inst_FE[6] & \regs[9][7]~q ) ) ) ) # ( !inst_FE[7] & ( !\regs[13][7]~q  & ( (!inst_FE[6] & ((\regs[1][7]~q ))) # (inst_FE[6] & (\regs[5][7]~q )) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[5][7]~q ),
	.datac(!\regs[9][7]~q ),
	.datad(!\regs[1][7]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N15
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[0][7]~q  & ( \regs[8][7]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\regs[4][7]~q ))) # (inst_FE[7] & (\regs[12][7]~q ))) ) ) ) # ( !\regs[0][7]~q  & ( \regs[8][7]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & ((\regs[4][7]~q ))) # (inst_FE[7] & (\regs[12][7]~q )))) ) ) ) # ( \regs[0][7]~q  & ( !\regs[8][7]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & ((\regs[4][7]~q ))) # (inst_FE[7] & (\regs[12][7]~q )))) ) ) ) # ( 
// !\regs[0][7]~q  & ( !\regs[8][7]~q  & ( (inst_FE[6] & ((!inst_FE[7] & ((\regs[4][7]~q ))) # (inst_FE[7] & (\regs[12][7]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[12][7]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[4][7]~q ),
	.datae(!\regs[0][7]~q ),
	.dataf(!\regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~1_combout  & ( \Mux24~0_combout  & ( (!inst_FE[5]) # ((!inst_FE[4] & (\Mux24~2_combout )) # (inst_FE[4] & ((\Mux24~3_combout )))) ) ) ) # ( !\Mux24~1_combout  & ( \Mux24~0_combout  & ( (!inst_FE[5] & (((!inst_FE[4])))) # 
// (inst_FE[5] & ((!inst_FE[4] & (\Mux24~2_combout )) # (inst_FE[4] & ((\Mux24~3_combout ))))) ) ) ) # ( \Mux24~1_combout  & ( !\Mux24~0_combout  & ( (!inst_FE[5] & (((inst_FE[4])))) # (inst_FE[5] & ((!inst_FE[4] & (\Mux24~2_combout )) # (inst_FE[4] & 
// ((\Mux24~3_combout ))))) ) ) ) # ( !\Mux24~1_combout  & ( !\Mux24~0_combout  & ( (inst_FE[5] & ((!inst_FE[4] & (\Mux24~2_combout )) # (inst_FE[4] & ((\Mux24~3_combout ))))) ) ) )

	.dataa(!\Mux24~2_combout ),
	.datab(!inst_FE[5]),
	.datac(!\Mux24~3_combout ),
	.datad(!inst_FE[4]),
	.datae(!\Mux24~1_combout ),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \regval1_ID[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \PC_FE~0 (
// Equation(s):
// \PC_FE~0_combout  = ( ctrlsig_ID[3] & ( PC_ID[7] ) ) # ( !ctrlsig_ID[3] & ( \regval1_ID[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[7]),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~0 .extended_lut = "off";
defparam \PC_FE~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \PC_FE~1 (
// Equation(s):
// \PC_FE~1_combout  = ( PC_FE[7] & ( \mispred_EX_w~combout  & ( \PC_FE~0_combout  ) ) ) # ( !PC_FE[7] & ( \mispred_EX_w~combout  & ( \PC_FE~0_combout  ) ) ) # ( PC_FE[7] & ( !\mispred_EX_w~combout  & ( ((\Add0~1_sumout ) # (\stall_pipe~11_combout )) # 
// (\stall_pipe~8_combout ) ) ) ) # ( !PC_FE[7] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~8_combout  & (!\stall_pipe~11_combout  & \Add0~1_sumout )) ) ) )

	.dataa(!\stall_pipe~8_combout ),
	.datab(!\PC_FE~0_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\Add0~1_sumout ),
	.datae(!PC_FE[7]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~1 .extended_lut = "off";
defparam \PC_FE~1 .lut_mask = 64'h00A05FFF33333333;
defparam \PC_FE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \PC_FE[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~27_combout  & ( \PC_FE[7]~DUPLICATE_q  & ( (!\PC_FE[3]~DUPLICATE_q  & (\imem~26_combout )) # (\PC_FE[3]~DUPLICATE_q  & ((\imem~101_combout ))) ) ) ) # ( !\imem~27_combout  & ( \PC_FE[7]~DUPLICATE_q  & ( (!\PC_FE[3]~DUPLICATE_q  
// & (\imem~26_combout )) # (\PC_FE[3]~DUPLICATE_q  & ((\imem~101_combout ))) ) ) ) # ( \imem~27_combout  & ( !\PC_FE[7]~DUPLICATE_q  & ( (\imem~25_combout ) # (\PC_FE[3]~DUPLICATE_q ) ) ) ) # ( !\imem~27_combout  & ( !\PC_FE[7]~DUPLICATE_q  & ( 
// (!\PC_FE[3]~DUPLICATE_q  & \imem~25_combout ) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\imem~26_combout ),
	.datac(!\imem~25_combout ),
	.datad(!\imem~101_combout ),
	.datae(!\imem~27_combout ),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h0A0A5F5F22772277;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \inst_FE~12 (
// Equation(s):
// \inst_FE~12_combout  = ( \imem~28_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & ((inst_FE[31]))) # (\stall_pipe~9_combout  & (\inst_FE~0_combout )))) ) ) # ( !\imem~28_combout  & ( (!\mispred_EX_w~combout  & (!\stall_pipe~9_combout  
// & inst_FE[31])) ) )

	.dataa(!\mispred_EX_w~combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\stall_pipe~9_combout ),
	.datad(!inst_FE[31]),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~12 .extended_lut = "off";
defparam \inst_FE~12 .lut_mask = 64'h00A000A002A202A2;
defparam \inst_FE~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \inst_FE[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[31] .is_wysiwyg = "true";
defparam \inst_FE[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N4
dffeas \op1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[5] .is_wysiwyg = "true";
defparam \op1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( !op1_ID[2] & ( op1_ID[3] & ( (!op1_ID[5] & !op1_ID[4]) ) ) )

	.dataa(gnd),
	.datab(!op1_ID[5]),
	.datac(!op1_ID[4]),
	.datad(gnd),
	.datae(!op1_ID[2]),
	.dataf(!op1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h00000000C0C00000;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb mispred_EX_w(
// Equation(s):
// \mispred_EX_w~combout  = ( \Selector0~0_combout  & ( (ctrlsig_ID[3]) # (\Selector0~3_combout ) ) ) # ( !\Selector0~0_combout  & ( ((\Selector0~3_combout  & ((\Selector0~1_combout ) # (\Selector0~2_combout )))) # (ctrlsig_ID[3]) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Selector0~2_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred_EX_w~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mispred_EX_w.extended_lut = "off";
defparam mispred_EX_w.lut_mask = 64'h3777377777777777;
defparam mispred_EX_w.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & (((\PC_FE[5]~DUPLICATE_q  & \PC_FE[3]~DUPLICATE_q )))) # (PC_FE[8] & (!PC_FE[9])) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q  $ (!\PC_FE[3]~DUPLICATE_q )) # 
// (PC_FE[8]))) # (PC_FE[9] & (!\PC_FE[5]~DUPLICATE_q  & (!\PC_FE[3]~DUPLICATE_q  & !PC_FE[8]))) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & \PC_FE[3]~DUPLICATE_q )) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[9] & 
// (!\PC_FE[5]~DUPLICATE_q  & (!\PC_FE[3]~DUPLICATE_q  & !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[9]),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h8000020268AA03AA;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( PC_FE[9] & ( PC_FE[6] & ( (PC_FE[8] & (((!PC_FE[4]) # (!\PC_FE[5]~DUPLICATE_q )) # (\PC_FE[3]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[9] & ( PC_FE[6] & ( !PC_FE[8] ) ) ) # ( PC_FE[9] & ( !PC_FE[6] & ( PC_FE[8] ) ) ) # ( !PC_FE[9] & ( 
// !PC_FE[6] & ( (!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  $ (((!\PC_FE[3]~DUPLICATE_q  & PC_FE[4]))))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[9]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'hC4083333CCCC3331;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & ((!PC_FE[8] $ (PC_FE[6])) # (\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[9] & (!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  $ (PC_FE[6])))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( 
// (!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  & (PC_FE[9] & !PC_FE[6]))) # (PC_FE[8] & (((!PC_FE[9] & PC_FE[6])))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (PC_FE[9] & (!\PC_FE[5]~DUPLICATE_q  $ (PC_FE[6])))) # (PC_FE[8] & (((PC_FE[6]) # 
// (PC_FE[9])))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & ((PC_FE[6]))) # (PC_FE[9] & (PC_FE[8])) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h05F50D570850B872;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[6])))) # (PC_FE[9] & (PC_FE[8] & ((!PC_FE[6]) # (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( 
// (!PC_FE[9] & (!PC_FE[8] & ((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[6])))) # (PC_FE[9] & (((PC_FE[8])))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[6] & ((!PC_FE[8])))) # (PC_FE[9] & (PC_FE[6] & (\PC_FE[5]~DUPLICATE_q  & PC_FE[8]))) 
// ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (!PC_FE[6] & (\PC_FE[5]~DUPLICATE_q  & !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[9]),
	.datab(!PC_FE[6]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h080088012A55A245;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( \imem~77_combout  & ( \imem~78_combout  & ( (!PC_FE[2] & ((!PC_FE[7] & (\imem~91_combout )) # (PC_FE[7] & ((!\imem~90_combout ))))) # (PC_FE[2] & (((!PC_FE[7])))) ) ) ) # ( !\imem~77_combout  & ( \imem~78_combout  & ( (!PC_FE[2] & 
// ((!PC_FE[7] & (\imem~91_combout )) # (PC_FE[7] & ((!\imem~90_combout ))))) ) ) ) # ( \imem~77_combout  & ( !\imem~78_combout  & ( ((!PC_FE[7] & (\imem~91_combout )) # (PC_FE[7] & ((!\imem~90_combout )))) # (PC_FE[2]) ) ) ) # ( !\imem~77_combout  & ( 
// !\imem~78_combout  & ( (!PC_FE[2] & ((!PC_FE[7] & (\imem~91_combout )) # (PC_FE[7] & ((!\imem~90_combout ))))) # (PC_FE[2] & (((PC_FE[7])))) ) ) )

	.dataa(!\imem~91_combout ),
	.datab(!PC_FE[2]),
	.datac(!\imem~90_combout ),
	.datad(!PC_FE[7]),
	.datae(!\imem~77_combout ),
	.dataf(!\imem~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h44F377F344C077C0;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \inst_FE~28 (
// Equation(s):
// \inst_FE~28_combout  = ( \imem~79_combout  & ( (!\mispred_EX_w~combout  & ((inst_FE[9]) # (\stall_pipe~9_combout ))) ) ) # ( !\imem~79_combout  & ( (!\mispred_EX_w~combout  & ((!\stall_pipe~9_combout  & ((inst_FE[9]))) # (\stall_pipe~9_combout  & 
// (!\inst_FE~0_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\mispred_EX_w~combout ),
	.datad(!inst_FE[9]),
	.datae(gnd),
	.dataf(!\imem~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~28 .extended_lut = "off";
defparam \inst_FE~28 .lut_mask = 64'h40E040E050F050F0;
defparam \inst_FE~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N46
dffeas \inst_FE[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[9] .is_wysiwyg = "true";
defparam \inst_FE[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \wregno_ID_w[1]~1 (
// Equation(s):
// \wregno_ID_w[1]~1_combout  = ( \inst_FE[1]~DUPLICATE_q  & ( (!\Equal2~0_combout ) # (inst_FE[9]) ) ) # ( !\inst_FE[1]~DUPLICATE_q  & ( (inst_FE[9] & \Equal2~0_combout ) ) )

	.dataa(!inst_FE[9]),
	.datab(!\Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FE[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[1]~1 .extended_lut = "off";
defparam \wregno_ID_w[1]~1 .lut_mask = 64'h11111111DDDDDDDD;
defparam \wregno_ID_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \wregno_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[1] .is_wysiwyg = "true";
defparam \wregno_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \wregno_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[1] .is_wysiwyg = "true";
defparam \wregno_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \wregno_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[1] .is_wysiwyg = "true";
defparam \wregno_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( !wregno_MEM[0] & ( (\ctrlsig_MEM~q  & (wregno_MEM[1] & (!wregno_MEM[3] & !wregno_MEM[2]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h1000100000000000;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \regs[2][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \regs[3][2]~feeder (
// Equation(s):
// \regs[3][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~feeder .extended_lut = "off";
defparam \regs[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N52
dffeas \regs[3][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \regs[1][2]~feeder (
// Equation(s):
// \regs[1][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][2]~feeder .extended_lut = "off";
defparam \regs[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N1
dffeas \regs[1][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \regs[0][2]~feeder (
// Equation(s):
// \regs[0][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][2]~feeder .extended_lut = "off";
defparam \regs[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \regs[0][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[1][2]~q  & ( \regs[0][2]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & (\regs[2][2]~q )) # (inst_FE[4] & ((\regs[3][2]~q )))) ) ) ) # ( !\regs[1][2]~q  & ( \regs[0][2]~q  & ( (!inst_FE[5] & (((!inst_FE[4])))) # (inst_FE[5] & 
// ((!inst_FE[4] & (\regs[2][2]~q )) # (inst_FE[4] & ((\regs[3][2]~q ))))) ) ) ) # ( \regs[1][2]~q  & ( !\regs[0][2]~q  & ( (!inst_FE[5] & (((inst_FE[4])))) # (inst_FE[5] & ((!inst_FE[4] & (\regs[2][2]~q )) # (inst_FE[4] & ((\regs[3][2]~q ))))) ) ) ) # ( 
// !\regs[1][2]~q  & ( !\regs[0][2]~q  & ( (inst_FE[5] & ((!inst_FE[4] & (\regs[2][2]~q )) # (inst_FE[4] & ((\regs[3][2]~q ))))) ) ) )

	.dataa(!\regs[2][2]~q ),
	.datab(!inst_FE[5]),
	.datac(!inst_FE[4]),
	.datad(!\regs[3][2]~q ),
	.datae(!\regs[1][2]~q ),
	.dataf(!\regs[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N44
dffeas \regs[11][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N50
dffeas \regs[10][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \regs[8][2]~feeder (
// Equation(s):
// \regs[8][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][2]~feeder .extended_lut = "off";
defparam \regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N28
dffeas \regs[8][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \regs[9][2]~feeder (
// Equation(s):
// \regs[9][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][2]~feeder .extended_lut = "off";
defparam \regs[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N16
dffeas \regs[9][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \regs[8][2]~q  & ( \regs[9][2]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[10][2]~q ))) # (inst_FE[4] & (\regs[11][2]~q ))) ) ) ) # ( !\regs[8][2]~q  & ( \regs[9][2]~q  & ( (!inst_FE[4] & (((\regs[10][2]~q  & inst_FE[5])))) # 
// (inst_FE[4] & (((!inst_FE[5])) # (\regs[11][2]~q ))) ) ) ) # ( \regs[8][2]~q  & ( !\regs[9][2]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[10][2]~q )))) # (inst_FE[4] & (\regs[11][2]~q  & ((inst_FE[5])))) ) ) ) # ( !\regs[8][2]~q  & ( !\regs[9][2]~q  & 
// ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[10][2]~q ))) # (inst_FE[4] & (\regs[11][2]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[11][2]~q ),
	.datac(!\regs[10][2]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[8][2]~q ),
	.dataf(!\regs[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N19
dffeas \regs[6][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \regs[5][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \regs[7][2]~feeder (
// Equation(s):
// \regs[7][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][2]~feeder .extended_lut = "off";
defparam \regs[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N40
dffeas \regs[7][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[5][2]~q  & ( \regs[7][2]~q  & ( ((!inst_FE[5] & (\regs[4][2]~q )) # (inst_FE[5] & ((\regs[6][2]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[5][2]~q  & ( \regs[7][2]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[4][2]~q )) # 
// (inst_FE[5] & ((\regs[6][2]~q ))))) # (inst_FE[4] & (((inst_FE[5])))) ) ) ) # ( \regs[5][2]~q  & ( !\regs[7][2]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[4][2]~q )) # (inst_FE[5] & ((\regs[6][2]~q ))))) # (inst_FE[4] & (((!inst_FE[5])))) ) ) ) # ( 
// !\regs[5][2]~q  & ( !\regs[7][2]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & (\regs[4][2]~q )) # (inst_FE[5] & ((\regs[6][2]~q ))))) ) ) )

	.dataa(!\regs[4][2]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[6][2]~q ),
	.datad(!inst_FE[5]),
	.datae(!\regs[5][2]~q ),
	.dataf(!\regs[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h440C770C443F773F;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N53
dffeas \regs[13][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \regs[15][2]~feeder (
// Equation(s):
// \regs[15][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][2]~feeder .extended_lut = "off";
defparam \regs[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \regs[15][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N59
dffeas \regs[12][2]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \regs[14][2]~feeder (
// Equation(s):
// \regs[14][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][2]~feeder .extended_lut = "off";
defparam \regs[14][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \regs[14][2]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \regs[12][2]~DUPLICATE_q  & ( \regs[14][2]~DUPLICATE_q  & ( (!inst_FE[4]) # ((!inst_FE[5] & (\regs[13][2]~q )) # (inst_FE[5] & ((\regs[15][2]~q )))) ) ) ) # ( !\regs[12][2]~DUPLICATE_q  & ( \regs[14][2]~DUPLICATE_q  & ( (!inst_FE[5] 
// & (\regs[13][2]~q  & (inst_FE[4]))) # (inst_FE[5] & (((!inst_FE[4]) # (\regs[15][2]~q )))) ) ) ) # ( \regs[12][2]~DUPLICATE_q  & ( !\regs[14][2]~DUPLICATE_q  & ( (!inst_FE[5] & (((!inst_FE[4])) # (\regs[13][2]~q ))) # (inst_FE[5] & (((inst_FE[4] & 
// \regs[15][2]~q )))) ) ) ) # ( !\regs[12][2]~DUPLICATE_q  & ( !\regs[14][2]~DUPLICATE_q  & ( (inst_FE[4] & ((!inst_FE[5] & (\regs[13][2]~q )) # (inst_FE[5] & ((\regs[15][2]~q ))))) ) ) )

	.dataa(!\regs[13][2]~q ),
	.datab(!inst_FE[5]),
	.datac(!inst_FE[4]),
	.datad(!\regs[15][2]~q ),
	.datae(!\regs[12][2]~DUPLICATE_q ),
	.dataf(!\regs[14][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~1_combout  & ( \Mux29~3_combout  & ( ((!inst_FE[7] & (\Mux29~0_combout )) # (inst_FE[7] & ((\Mux29~2_combout )))) # (inst_FE[6]) ) ) ) # ( !\Mux29~1_combout  & ( \Mux29~3_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & 
// (\Mux29~0_combout )) # (inst_FE[7] & ((\Mux29~2_combout ))))) # (inst_FE[6] & (inst_FE[7])) ) ) ) # ( \Mux29~1_combout  & ( !\Mux29~3_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & (\Mux29~0_combout )) # (inst_FE[7] & ((\Mux29~2_combout ))))) # (inst_FE[6] & 
// (!inst_FE[7])) ) ) ) # ( !\Mux29~1_combout  & ( !\Mux29~3_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & (\Mux29~0_combout )) # (inst_FE[7] & ((\Mux29~2_combout ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\Mux29~0_combout ),
	.datad(!\Mux29~2_combout ),
	.datae(!\Mux29~1_combout ),
	.dataf(!\Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N32
dffeas \regval1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2] .is_wysiwyg = "true";
defparam \regval1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \PC_FE~6 (
// Equation(s):
// \PC_FE~6_combout  = ( ctrlsig_ID[3] & ( PC_ID[2] ) ) # ( !ctrlsig_ID[3] & ( regval1_ID[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[2]),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~6 .extended_lut = "off";
defparam \PC_FE~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \PC_FE~7 (
// Equation(s):
// \PC_FE~7_combout  = ( PC_FE[2] & ( \mispred_EX_w~combout  & ( \PC_FE~6_combout  ) ) ) # ( !PC_FE[2] & ( \mispred_EX_w~combout  & ( \PC_FE~6_combout  ) ) ) # ( PC_FE[2] & ( !\mispred_EX_w~combout  & ( (\stall_pipe~8_combout ) # (\stall_pipe~11_combout ) ) 
// ) ) # ( !PC_FE[2] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~11_combout  & !\stall_pipe~8_combout ) ) ) )

	.dataa(!\PC_FE~6_combout ),
	.datab(!\stall_pipe~11_combout ),
	.datac(!\stall_pipe~8_combout ),
	.datad(gnd),
	.datae(!PC_FE[2]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~7 .extended_lut = "off";
defparam \PC_FE~7 .lut_mask = 64'hC0C03F3F55555555;
defparam \PC_FE~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N8
dffeas \PC_FE[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[2] .is_wysiwyg = "true";
defparam \PC_FE[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( PC_FE[4] & ( PC_FE[9] & ( ((PC_FE[6] & \PC_FE[5]~DUPLICATE_q )) # (PC_FE[8]) ) ) ) # ( !PC_FE[4] & ( PC_FE[9] & ( ((!PC_FE[2] & !\PC_FE[5]~DUPLICATE_q )) # (PC_FE[8]) ) ) ) # ( PC_FE[4] & ( !PC_FE[9] & ( (!PC_FE[8] & (PC_FE[6] & 
// (!PC_FE[2] & !\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[8] & (((PC_FE[2] & \PC_FE[5]~DUPLICATE_q )) # (PC_FE[6]))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[9] & ( (PC_FE[6] & (((!PC_FE[2] & \PC_FE[5]~DUPLICATE_q )) # (PC_FE[8]))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h11313115F5555577;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( PC_FE[4] & ( PC_FE[9] & ( (!PC_FE[8] & ((!PC_FE[6] & (!PC_FE[2] & !\PC_FE[5]~DUPLICATE_q )) # (PC_FE[6] & (PC_FE[2])))) # (PC_FE[8] & (((PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( PC_FE[9] & ( (!PC_FE[8] & ((!PC_FE[6]) # (!PC_FE[2] $ 
// (!\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (((PC_FE[2])))) ) ) ) # ( PC_FE[4] & ( !PC_FE[9] & ( (!PC_FE[8] & (((!PC_FE[2] & \PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (((PC_FE[2] & \PC_FE[5]~DUPLICATE_q )) # (PC_FE[6]))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[9] & 
// ( (PC_FE[8] & PC_FE[6]) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h111111B58FAD8707;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( PC_FE[8] & ( PC_FE[9] ) ) # ( !PC_FE[8] & ( (!PC_FE[9] & (((PC_FE[2]) # (PC_FE[6])) # (\PC_FE[5]~DUPLICATE_q ))) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(gnd),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h4CCC4CCC33333333;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( PC_FE[4] & ( PC_FE[9] & ( (PC_FE[8] & (PC_FE[6] & (!PC_FE[2] $ (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( PC_FE[9] & ( (PC_FE[8] & (PC_FE[6] & (PC_FE[2] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( PC_FE[4] & ( !PC_FE[9] & ( 
// (!PC_FE[8] & (!PC_FE[6] & ((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[9] & ( (!PC_FE[8] & (!PC_FE[6] & (!PC_FE[2] & \PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h0080088800010110;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \imem~38_combout  & ( \imem~98_combout  & ( (!PC_FE[7] & ((!\PC_FE[3]~DUPLICATE_q  & ((\imem~37_combout ))) # (\PC_FE[3]~DUPLICATE_q  & (\imem~99_combout )))) ) ) ) # ( !\imem~38_combout  & ( \imem~98_combout  & ( (!PC_FE[7] & 
// ((!\PC_FE[3]~DUPLICATE_q  & ((\imem~37_combout ))) # (\PC_FE[3]~DUPLICATE_q  & (\imem~99_combout )))) # (PC_FE[7] & (((!\PC_FE[3]~DUPLICATE_q )))) ) ) ) # ( \imem~38_combout  & ( !\imem~98_combout  & ( (!PC_FE[7] & ((!\PC_FE[3]~DUPLICATE_q  & 
// ((\imem~37_combout ))) # (\PC_FE[3]~DUPLICATE_q  & (\imem~99_combout )))) # (PC_FE[7] & (((\PC_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\imem~38_combout  & ( !\imem~98_combout  & ( ((!\PC_FE[3]~DUPLICATE_q  & ((\imem~37_combout ))) # (\PC_FE[3]~DUPLICATE_q  & 
// (\imem~99_combout ))) # (PC_FE[7]) ) ) )

	.dataa(!\imem~99_combout ),
	.datab(!PC_FE[7]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!\imem~37_combout ),
	.datae(!\imem~38_combout ),
	.dataf(!\imem~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h37F707C734F404C4;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \inst_FE~15 (
// Equation(s):
// \inst_FE~15_combout  = ( inst_FE[5] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout ) # ((!\inst_FE~0_combout ) # (\imem~39_combout )) ) ) ) # ( !inst_FE[5] & ( !\mispred_EX_w~combout  & ( (\stall_pipe~9_combout  & ((!\inst_FE~0_combout ) # 
// (\imem~39_combout ))) ) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(gnd),
	.datac(!\imem~39_combout ),
	.datad(!\inst_FE~0_combout ),
	.datae(!inst_FE[5]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~15 .extended_lut = "off";
defparam \inst_FE~15 .lut_mask = 64'h5505FFAF00000000;
defparam \inst_FE~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N25
dffeas \inst_FE[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[5] .is_wysiwyg = "true";
defparam \inst_FE[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N48
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \regs[13][4]~q  & ( \regs[15][4]~q  & ( ((!inst_FE[5] & ((\regs[12][4]~q ))) # (inst_FE[5] & (\regs[14][4]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[13][4]~q  & ( \regs[15][4]~q  & ( (!inst_FE[5] & (((\regs[12][4]~q  & !inst_FE[4])))) # 
// (inst_FE[5] & (((inst_FE[4])) # (\regs[14][4]~q ))) ) ) ) # ( \regs[13][4]~q  & ( !\regs[15][4]~q  & ( (!inst_FE[5] & (((inst_FE[4]) # (\regs[12][4]~q )))) # (inst_FE[5] & (\regs[14][4]~q  & ((!inst_FE[4])))) ) ) ) # ( !\regs[13][4]~q  & ( !\regs[15][4]~q 
//  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[12][4]~q ))) # (inst_FE[5] & (\regs[14][4]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[14][4]~q ),
	.datac(!\regs[12][4]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[13][4]~q ),
	.dataf(!\regs[15][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N55
dffeas \regs[4][4]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N0
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \regs[4][4]~DUPLICATE_q  & ( \regs[6][4]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & ((\regs[5][4]~q ))) # (inst_FE[5] & (\regs[7][4]~q ))) ) ) ) # ( !\regs[4][4]~DUPLICATE_q  & ( \regs[6][4]~q  & ( (!inst_FE[5] & (((\regs[5][4]~q  & 
// inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4])) # (\regs[7][4]~q ))) ) ) ) # ( \regs[4][4]~DUPLICATE_q  & ( !\regs[6][4]~q  & ( (!inst_FE[5] & (((!inst_FE[4]) # (\regs[5][4]~q )))) # (inst_FE[5] & (\regs[7][4]~q  & ((inst_FE[4])))) ) ) ) # ( 
// !\regs[4][4]~DUPLICATE_q  & ( !\regs[6][4]~q  & ( (inst_FE[4] & ((!inst_FE[5] & ((\regs[5][4]~q ))) # (inst_FE[5] & (\regs[7][4]~q )))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[7][4]~q ),
	.datac(!\regs[5][4]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[4][4]~DUPLICATE_q ),
	.dataf(!\regs[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \regs[9][4]~q  & ( \regs[8][4]~q  & ( (!inst_FE[5]) # ((!inst_FE[4] & ((\regs[10][4]~q ))) # (inst_FE[4] & (\regs[11][4]~q ))) ) ) ) # ( !\regs[9][4]~q  & ( \regs[8][4]~q  & ( (!inst_FE[5] & (((!inst_FE[4])))) # (inst_FE[5] & 
// ((!inst_FE[4] & ((\regs[10][4]~q ))) # (inst_FE[4] & (\regs[11][4]~q )))) ) ) ) # ( \regs[9][4]~q  & ( !\regs[8][4]~q  & ( (!inst_FE[5] & (((inst_FE[4])))) # (inst_FE[5] & ((!inst_FE[4] & ((\regs[10][4]~q ))) # (inst_FE[4] & (\regs[11][4]~q )))) ) ) ) # ( 
// !\regs[9][4]~q  & ( !\regs[8][4]~q  & ( (inst_FE[5] & ((!inst_FE[4] & ((\regs[10][4]~q ))) # (inst_FE[4] & (\regs[11][4]~q )))) ) ) )

	.dataa(!\regs[11][4]~q ),
	.datab(!inst_FE[5]),
	.datac(!\regs[10][4]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[9][4]~q ),
	.dataf(!\regs[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[1][4]~q  & ( \regs[3][4]~q  & ( ((!inst_FE[5] & (\regs[0][4]~q )) # (inst_FE[5] & ((\regs[2][4]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[1][4]~q  & ( \regs[3][4]~q  & ( (!inst_FE[5] & (\regs[0][4]~q  & ((!inst_FE[4])))) # 
// (inst_FE[5] & (((inst_FE[4]) # (\regs[2][4]~q )))) ) ) ) # ( \regs[1][4]~q  & ( !\regs[3][4]~q  & ( (!inst_FE[5] & (((inst_FE[4])) # (\regs[0][4]~q ))) # (inst_FE[5] & (((\regs[2][4]~q  & !inst_FE[4])))) ) ) ) # ( !\regs[1][4]~q  & ( !\regs[3][4]~q  & ( 
// (!inst_FE[4] & ((!inst_FE[5] & (\regs[0][4]~q )) # (inst_FE[5] & ((\regs[2][4]~q ))))) ) ) )

	.dataa(!\regs[0][4]~q ),
	.datab(!\regs[2][4]~q ),
	.datac(!inst_FE[5]),
	.datad(!inst_FE[4]),
	.datae(!\regs[1][4]~q ),
	.dataf(!\regs[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N39
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \Mux27~2_combout  & ( \Mux27~0_combout  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\Mux27~1_combout ))) # (inst_FE[7] & (\Mux27~3_combout ))) ) ) ) # ( !\Mux27~2_combout  & ( \Mux27~0_combout  & ( (!inst_FE[6] & (((!inst_FE[7])))) # 
// (inst_FE[6] & ((!inst_FE[7] & ((\Mux27~1_combout ))) # (inst_FE[7] & (\Mux27~3_combout )))) ) ) ) # ( \Mux27~2_combout  & ( !\Mux27~0_combout  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & ((\Mux27~1_combout ))) # (inst_FE[7] & 
// (\Mux27~3_combout )))) ) ) ) # ( !\Mux27~2_combout  & ( !\Mux27~0_combout  & ( (inst_FE[6] & ((!inst_FE[7] & ((\Mux27~1_combout ))) # (inst_FE[7] & (\Mux27~3_combout )))) ) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!inst_FE[6]),
	.datac(!inst_FE[7]),
	.datad(!\Mux27~1_combout ),
	.datae(!\Mux27~2_combout ),
	.dataf(!\Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas \regval1_ID[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \PC_FE~2 (
// Equation(s):
// \PC_FE~2_combout  = ( PC_ID[4] & ( (\regval1_ID[4]~DUPLICATE_q ) # (ctrlsig_ID[3]) ) ) # ( !PC_ID[4] & ( (!ctrlsig_ID[3] & \regval1_ID[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ctrlsig_ID[3]),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~2 .extended_lut = "off";
defparam \PC_FE~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC_FE~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~14  = CARRY(( PC_FE[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC_FE[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \PC_FE[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC_FE[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \PC_FE[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\PC_FE[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \PC_FE~3 (
// Equation(s):
// \PC_FE~3_combout  = ( PC_FE[4] & ( \mispred_EX_w~combout  & ( \PC_FE~2_combout  ) ) ) # ( !PC_FE[4] & ( \mispred_EX_w~combout  & ( \PC_FE~2_combout  ) ) ) # ( PC_FE[4] & ( !\mispred_EX_w~combout  & ( ((\Add0~5_sumout ) # (\stall_pipe~11_combout )) # 
// (\stall_pipe~8_combout ) ) ) ) # ( !PC_FE[4] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~8_combout  & (!\stall_pipe~11_combout  & \Add0~5_sumout )) ) ) )

	.dataa(!\stall_pipe~8_combout ),
	.datab(!\PC_FE~2_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\Add0~5_sumout ),
	.datae(!PC_FE[4]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~3 .extended_lut = "off";
defparam \PC_FE~3 .lut_mask = 64'h00A05FFF33333333;
defparam \PC_FE~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N2
dffeas \PC_FE[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \PC_FE[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~38  = CARRY(( \PC_FE[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \PC_FE~18 (
// Equation(s):
// \PC_FE~18_combout  = ( regval1_ID[5] & ( ctrlsig_ID[3] & ( PC_ID[5] ) ) ) # ( !regval1_ID[5] & ( ctrlsig_ID[3] & ( PC_ID[5] ) ) ) # ( regval1_ID[5] & ( !ctrlsig_ID[3] ) )

	.dataa(gnd),
	.datab(!PC_ID[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval1_ID[5]),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~18 .extended_lut = "off";
defparam \PC_FE~18 .lut_mask = 64'h0000FFFF33333333;
defparam \PC_FE~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \PC_FE~19 (
// Equation(s):
// \PC_FE~19_combout  = ( PC_FE[5] & ( \mispred_EX_w~combout  & ( \PC_FE~18_combout  ) ) ) # ( !PC_FE[5] & ( \mispred_EX_w~combout  & ( \PC_FE~18_combout  ) ) ) # ( PC_FE[5] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # (\stall_pipe~11_combout 
// )) # (\Add0~37_sumout ) ) ) ) # ( !PC_FE[5] & ( !\mispred_EX_w~combout  & ( (\Add0~37_sumout  & (!\stall_pipe~11_combout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\stall_pipe~11_combout ),
	.datac(!\stall_pipe~8_combout ),
	.datad(!\PC_FE~18_combout ),
	.datae(!PC_FE[5]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~19 .extended_lut = "off";
defparam \PC_FE~19 .lut_mask = 64'h40407F7F00FF00FF;
defparam \PC_FE~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N37
dffeas \PC_FE[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \PC_FE~16 (
// Equation(s):
// \PC_FE~16_combout  = ( ctrlsig_ID[3] & ( PC_ID[6] ) ) # ( !ctrlsig_ID[3] & ( regval1_ID[6] ) )

	.dataa(!regval1_ID[6]),
	.datab(!PC_ID[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~16 .extended_lut = "off";
defparam \PC_FE~16 .lut_mask = 64'h5555555533333333;
defparam \PC_FE~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \PC_FE~17 (
// Equation(s):
// \PC_FE~17_combout  = ( PC_FE[6] & ( \mispred_EX_w~combout  & ( \PC_FE~16_combout  ) ) ) # ( !PC_FE[6] & ( \mispred_EX_w~combout  & ( \PC_FE~16_combout  ) ) ) # ( PC_FE[6] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # (\stall_pipe~11_combout 
// )) # (\Add0~33_sumout ) ) ) ) # ( !PC_FE[6] & ( !\mispred_EX_w~combout  & ( (\Add0~33_sumout  & (!\stall_pipe~11_combout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\Add0~33_sumout ),
	.datab(!\stall_pipe~11_combout ),
	.datac(!\PC_FE~16_combout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[6]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~17 .extended_lut = "off";
defparam \PC_FE~17 .lut_mask = 64'h440077FF0F0F0F0F;
defparam \PC_FE~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \PC_FE[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[6] .is_wysiwyg = "true";
defparam \PC_FE[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[7])))) # (PC_FE[8] & (PC_FE[6] & (PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( 
// (!\PC_FE[5]~DUPLICATE_q  & (((!PC_FE[8] & PC_FE[7])))) # (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[6] & (!PC_FE[8])) # (PC_FE[6] & ((PC_FE[7]))))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[7])))) # 
// (PC_FE[8] & (PC_FE[6] & (PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & ((!PC_FE[6] $ (!\PC_FE[5]~DUPLICATE_q )) # (PC_FE[7]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h4C8C0CCD0C8D0CCD;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( !PC_FE[4] & ( PC_FE[7] & ( (!\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & !PC_FE[6]))) ) ) ) # ( PC_FE[4] & ( !PC_FE[7] & ( (!\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[6])))) # 
// (\PC_FE[3]~DUPLICATE_q  & (!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & PC_FE[6]))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[7] & ( (\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & !PC_FE[6])) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h1100224020000000;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (!PC_FE[7] & (!PC_FE[6] $ (!\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (PC_FE[6] & (PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( 
// (!\PC_FE[5]~DUPLICATE_q  & (((!PC_FE[8] & !PC_FE[7])))) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[6] & (!PC_FE[8] $ (PC_FE[7])))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (!PC_FE[8] & (!PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( 
// !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (!PC_FE[8] & (!PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h00800080C0414081;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & (((!\PC_FE[3]~DUPLICATE_q  & !\PC_FE[5]~DUPLICATE_q )) # (PC_FE[7]))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & (PC_FE[7] & ((\PC_FE[5]~DUPLICATE_q ) # (\PC_FE[3]~DUPLICATE_q )))) ) ) ) 
// # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[8] & ((!PC_FE[7] & ((!\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[7] & (!\PC_FE[3]~DUPLICATE_q  & \PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & (PC_FE[7] & 
// \PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h0008C008040C8C0C;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~18_combout  & ( \imem~16_combout  & ( (!PC_FE[9] & (((!PC_FE[2]) # (\imem~17_combout )))) # (PC_FE[9] & ((!\imem~102_combout ) # ((PC_FE[2])))) ) ) ) # ( !\imem~18_combout  & ( \imem~16_combout  & ( (!PC_FE[9] & (((!PC_FE[2]) # 
// (\imem~17_combout )))) # (PC_FE[9] & (!\imem~102_combout  & ((!PC_FE[2])))) ) ) ) # ( \imem~18_combout  & ( !\imem~16_combout  & ( (!PC_FE[9] & (((\imem~17_combout  & PC_FE[2])))) # (PC_FE[9] & ((!\imem~102_combout ) # ((PC_FE[2])))) ) ) ) # ( 
// !\imem~18_combout  & ( !\imem~16_combout  & ( (!PC_FE[9] & (((\imem~17_combout  & PC_FE[2])))) # (PC_FE[9] & (!\imem~102_combout  & ((!PC_FE[2])))) ) ) )

	.dataa(!PC_FE[9]),
	.datab(!\imem~102_combout ),
	.datac(!\imem~17_combout ),
	.datad(!PC_FE[2]),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h440A445FEE0AEE5F;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \inst_FE[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[27] .is_wysiwyg = "true";
defparam \inst_FE[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N15
cyclonev_lcell_comb \inst_FE~10 (
// Equation(s):
// \inst_FE~10_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[27])))) # (\stall_pipe~9_combout  & (\inst_FE~0_combout  & (\imem~19_combout ))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\imem~19_combout ),
	.datad(!inst_FE[27]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~10 .extended_lut = "off";
defparam \inst_FE~10 .lut_mask = 64'h01AB01AB00000000;
defparam \inst_FE~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N16
dffeas \inst_FE[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[27]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \stall_pipe~4 (
// Equation(s):
// \stall_pipe~4_combout  = ( !\inst_FE[29]~DUPLICATE_q  & ( inst_FE[31] & ( !inst_FE[30] ) ) ) # ( \inst_FE[29]~DUPLICATE_q  & ( !inst_FE[31] & ( (!inst_FE[30] & (inst_FE[28] & (!inst_FE[26] & !\inst_FE[27]~DUPLICATE_q ))) ) ) ) # ( 
// !\inst_FE[29]~DUPLICATE_q  & ( !inst_FE[31] & ( (inst_FE[30] & (!inst_FE[28] & (!inst_FE[26] & \inst_FE[27]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FE[30]),
	.datab(!inst_FE[28]),
	.datac(!inst_FE[26]),
	.datad(!\inst_FE[27]~DUPLICATE_q ),
	.datae(!\inst_FE[29]~DUPLICATE_q ),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~4 .extended_lut = "off";
defparam \stall_pipe~4 .lut_mask = 64'h00402000AAAA0000;
defparam \stall_pipe~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \inst_FE~7 (
// Equation(s):
// \inst_FE~7_combout  = ( !\PC_FE[7]~DUPLICATE_q  & ( \PC_FE[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~7 .extended_lut = "off";
defparam \inst_FE~7 .lut_mask = 64'h00FF00FF00000000;
defparam \inst_FE~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \inst_FE~31 (
// Equation(s):
// \inst_FE~31_combout  = ( PC_FE[6] & ( \inst_FE~7_combout  & ( (!PC_FE[9] & ((!\PC_FE[3]~DUPLICATE_q  & (PC_FE[4] & !PC_FE[2])) # (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[4] & PC_FE[2])))) ) ) ) # ( !PC_FE[6] & ( \inst_FE~7_combout  & ( (\PC_FE[3]~DUPLICATE_q  & 
// (PC_FE[9] & (!PC_FE[4] $ (!PC_FE[2])))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[2]),
	.datae(!PC_FE[6]),
	.dataf(!\inst_FE~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~31 .extended_lut = "off";
defparam \inst_FE~31 .lut_mask = 64'h0000000001100840;
defparam \inst_FE~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \inst_FE~32 (
// Equation(s):
// \inst_FE~32_combout  = ( !PC_FE[6] & ( \inst_FE~7_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & (!PC_FE[4] & PC_FE[2]))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[2]),
	.datae(!PC_FE[6]),
	.dataf(!\inst_FE~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~32 .extended_lut = "off";
defparam \inst_FE~32 .lut_mask = 64'h0000000000800000;
defparam \inst_FE~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N27
cyclonev_lcell_comb \inst_FE~33 (
// Equation(s):
// \inst_FE~33_combout  = ( \inst_FE~32_combout  & ( (\inst_FE~31_combout ) # (PC_FE[8]) ) ) # ( !\inst_FE~32_combout  & ( (!PC_FE[8] & \inst_FE~31_combout ) ) )

	.dataa(!PC_FE[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_FE~31_combout ),
	.datae(gnd),
	.dataf(!\inst_FE~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~33 .extended_lut = "off";
defparam \inst_FE~33 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \inst_FE~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \inst_FE~8 (
// Equation(s):
// \inst_FE~8_combout  = ( \stall_pipe~3_combout  & ( \stall_pipe~8_combout  & ( inst_FE[28] ) ) ) # ( !\stall_pipe~3_combout  & ( \stall_pipe~8_combout  & ( inst_FE[28] ) ) ) # ( \stall_pipe~3_combout  & ( !\stall_pipe~8_combout  & ( (!\stall_pipe~4_combout 
//  & (inst_FE[28])) # (\stall_pipe~4_combout  & (((\inst_FE~33_combout  & \inst_FE~0_combout )))) ) ) ) # ( !\stall_pipe~3_combout  & ( !\stall_pipe~8_combout  & ( (\inst_FE~33_combout  & \inst_FE~0_combout ) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!\stall_pipe~4_combout ),
	.datac(!\inst_FE~33_combout ),
	.datad(!\inst_FE~0_combout ),
	.datae(!\stall_pipe~3_combout ),
	.dataf(!\stall_pipe~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~8 .extended_lut = "off";
defparam \inst_FE~8 .lut_mask = 64'h000F444755555555;
defparam \inst_FE~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N3
cyclonev_lcell_comb \inst_FE~9 (
// Equation(s):
// \inst_FE~9_combout  = ( \Selector0~1_combout  & ( \Selector0~0_combout  & ( (\inst_FE~8_combout  & (!\Selector0~3_combout  & !ctrlsig_ID[3])) ) ) ) # ( !\Selector0~1_combout  & ( \Selector0~0_combout  & ( (\inst_FE~8_combout  & (!\Selector0~3_combout  & 
// !ctrlsig_ID[3])) ) ) ) # ( \Selector0~1_combout  & ( !\Selector0~0_combout  & ( (\inst_FE~8_combout  & (!\Selector0~3_combout  & !ctrlsig_ID[3])) ) ) ) # ( !\Selector0~1_combout  & ( !\Selector0~0_combout  & ( (\inst_FE~8_combout  & (!ctrlsig_ID[3] & 
// ((!\Selector0~3_combout ) # (!\Selector0~2_combout )))) ) ) )

	.dataa(!\inst_FE~8_combout ),
	.datab(!\Selector0~3_combout ),
	.datac(!ctrlsig_ID[3]),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~9 .extended_lut = "off";
defparam \inst_FE~9 .lut_mask = 64'h5040404040404040;
defparam \inst_FE~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N4
dffeas \inst_FE[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[28] .is_wysiwyg = "true";
defparam \inst_FE[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[28] & (!inst_FE[27] & (!inst_FE[26] & !inst_FE[29]))) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!inst_FE[27]),
	.datac(!inst_FE[26]),
	.datad(!inst_FE[29]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[8] $ (PC_FE[9]) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (PC_FE[2] & (!PC_FE[8] $ (PC_FE[9]))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[8] $ (PC_FE[9]) ) ) ) # 
// ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (!PC_FE[9] & ((PC_FE[2]) # (\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (((PC_FE[9])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h4C33CC330C03CC33;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( PC_FE[4] & ( PC_FE[8] & ( !PC_FE[9] ) ) ) # ( !PC_FE[4] & ( PC_FE[8] & ( (!PC_FE[9]) # ((\PC_FE[3]~DUPLICATE_q  & !PC_FE[2])) ) ) ) # ( PC_FE[4] & ( !PC_FE[8] & ( (!\PC_FE[5]~DUPLICATE_q  & (((!\PC_FE[3]~DUPLICATE_q  & PC_FE[2])))) # 
// (\PC_FE[5]~DUPLICATE_q  & (PC_FE[9])) ) ) ) # ( !PC_FE[4] & ( !PC_FE[8] & ( (!PC_FE[9] & ((!\PC_FE[3]~DUPLICATE_q  & (\PC_FE[5]~DUPLICATE_q  & !PC_FE[2])) # (\PC_FE[3]~DUPLICATE_q  & ((PC_FE[2]))))) # (PC_FE[9] & (!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[2]) # 
// (\PC_FE[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[3]~DUPLICATE_q ),
	.datad(!PC_FE[2]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h701C11B1CFCCCCCC;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[8] $ (PC_FE[9]) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (((PC_FE[2] & !PC_FE[9])))) # (PC_FE[8] & (PC_FE[9] & ((PC_FE[2]) # (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( 
// PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (((!PC_FE[9])))) # (PC_FE[8] & (PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (((!PC_FE[9])))) # (PC_FE[8] & (PC_FE[9] & 
// ((!\PC_FE[5]~DUPLICATE_q ) # (!PC_FE[2])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'hCC32CC230C13CC33;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & (PC_FE[2] & PC_FE[9]))) # (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[9] & (!PC_FE[8] $ (PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] 
// & (!PC_FE[8] $ (((PC_FE[9]) # (\PC_FE[5]~DUPLICATE_q ))))) # (PC_FE[2] & (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & PC_FE[9]))) ) ) ) # ( PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & (!PC_FE[2] $ (!PC_FE[9])))) # 
// (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[2] & (!PC_FE[8] $ (!PC_FE[9])))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[8] & (!\PC_FE[5]~DUPLICATE_q  $ (((!PC_FE[2] & !PC_FE[9]))))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h488818C090344108;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \imem~88_combout  & ( \imem~80_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (((!PC_FE[6]) # (\imem~81_combout )))) # (\PC_FE[7]~DUPLICATE_q  & (!\imem~89_combout  & ((!PC_FE[6])))) ) ) ) # ( !\imem~88_combout  & ( \imem~80_combout  & ( 
// (!\PC_FE[7]~DUPLICATE_q  & (((!PC_FE[6]) # (\imem~81_combout )))) # (\PC_FE[7]~DUPLICATE_q  & ((!\imem~89_combout ) # ((PC_FE[6])))) ) ) ) # ( \imem~88_combout  & ( !\imem~80_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (((\imem~81_combout  & PC_FE[6])))) # 
// (\PC_FE[7]~DUPLICATE_q  & (!\imem~89_combout  & ((!PC_FE[6])))) ) ) ) # ( !\imem~88_combout  & ( !\imem~80_combout  & ( (!\PC_FE[7]~DUPLICATE_q  & (((\imem~81_combout  & PC_FE[6])))) # (\PC_FE[7]~DUPLICATE_q  & ((!\imem~89_combout ) # ((PC_FE[6])))) ) ) )

	.dataa(!\PC_FE[7]~DUPLICATE_q ),
	.datab(!\imem~89_combout ),
	.datac(!\imem~81_combout ),
	.datad(!PC_FE[6]),
	.datae(!\imem~88_combout ),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h445F440AEE5FEE0A;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \inst_FE~29 (
// Equation(s):
// \inst_FE~29_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[10])))) # (\stall_pipe~9_combout  & ((!\inst_FE~0_combout ) # ((\imem~82_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\imem~82_combout ),
	.datad(!inst_FE[10]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~29 .extended_lut = "off";
defparam \inst_FE~29 .lut_mask = 64'h45EF45EF00000000;
defparam \inst_FE~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N40
dffeas \inst_FE[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[10] .is_wysiwyg = "true";
defparam \inst_FE[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \wregno_ID_w[2]~2 (
// Equation(s):
// \wregno_ID_w[2]~2_combout  = ( inst_FE[10] & ( (inst_FE[2]) # (\Equal2~0_combout ) ) ) # ( !inst_FE[10] & ( (!\Equal2~0_combout  & inst_FE[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal2~0_combout ),
	.datad(!inst_FE[2]),
	.datae(gnd),
	.dataf(!inst_FE[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[2]~2 .extended_lut = "off";
defparam \wregno_ID_w[2]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \wregno_ID_w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \wregno_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[2]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[2] .is_wysiwyg = "true";
defparam \wregno_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \wregno_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[2] .is_wysiwyg = "true";
defparam \wregno_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \stall_pipe~0 (
// Equation(s):
// \stall_pipe~0_combout  = ( inst_FE[2] & ( inst_FE[3] & ( (wregno_EX[2] & wregno_EX[3]) ) ) ) # ( !inst_FE[2] & ( inst_FE[3] & ( (!wregno_EX[2] & wregno_EX[3]) ) ) ) # ( inst_FE[2] & ( !inst_FE[3] & ( (wregno_EX[2] & !wregno_EX[3]) ) ) ) # ( !inst_FE[2] & 
// ( !inst_FE[3] & ( (!wregno_EX[2] & !wregno_EX[3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_EX[2]),
	.datad(!wregno_EX[3]),
	.datae(!inst_FE[2]),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~0 .extended_lut = "off";
defparam \stall_pipe~0 .lut_mask = 64'hF0000F0000F0000F;
defparam \stall_pipe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \stall_pipe~10 (
// Equation(s):
// \stall_pipe~10_combout  = ( wregno_EX[1] & ( (ctrlsig_ID[0] & (inst_FE[1] & (!\inst_FE[0]~DUPLICATE_q  $ (wregno_EX[0])))) ) ) # ( !wregno_EX[1] & ( (ctrlsig_ID[0] & (!inst_FE[1] & (!\inst_FE[0]~DUPLICATE_q  $ (wregno_EX[0])))) ) )

	.dataa(!ctrlsig_ID[0]),
	.datab(!inst_FE[1]),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!wregno_EX[0]),
	.datae(!wregno_EX[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~10 .extended_lut = "off";
defparam \stall_pipe~10 .lut_mask = 64'h4004100140041001;
defparam \stall_pipe~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \stall_pipe~11 (
// Equation(s):
// \stall_pipe~11_combout  = ( \stall_pipe~1_combout  & ( (!\stall_pipe~4_combout  & (((\stall_pipe~0_combout  & \stall_pipe~10_combout )) # (\stall_pipe~2_combout ))) ) ) # ( !\stall_pipe~1_combout  & ( (\stall_pipe~0_combout  & (!\stall_pipe~4_combout  & 
// \stall_pipe~10_combout )) ) )

	.dataa(!\stall_pipe~0_combout ),
	.datab(!\stall_pipe~4_combout ),
	.datac(!\stall_pipe~2_combout ),
	.datad(!\stall_pipe~10_combout ),
	.datae(gnd),
	.dataf(!\stall_pipe~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~11 .extended_lut = "off";
defparam \stall_pipe~11 .lut_mask = 64'h004400440C4C0C4C;
defparam \stall_pipe~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N52
dffeas \PC_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9] .is_wysiwyg = "true";
defparam \PC_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \PC_FE~12 (
// Equation(s):
// \PC_FE~12_combout  = ( ctrlsig_ID[3] & ( PC_ID[9] ) ) # ( !ctrlsig_ID[3] & ( regval1_ID[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[9]),
	.datad(!regval1_ID[9]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~12 .extended_lut = "off";
defparam \PC_FE~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \PC_FE~13 (
// Equation(s):
// \PC_FE~13_combout  = ( PC_FE[9] & ( \mispred_EX_w~combout  & ( \PC_FE~12_combout  ) ) ) # ( !PC_FE[9] & ( \mispred_EX_w~combout  & ( \PC_FE~12_combout  ) ) ) # ( PC_FE[9] & ( !\mispred_EX_w~combout  & ( ((\Add0~25_sumout ) # (\stall_pipe~8_combout )) # 
// (\stall_pipe~11_combout ) ) ) ) # ( !PC_FE[9] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~11_combout  & (!\stall_pipe~8_combout  & \Add0~25_sumout )) ) ) )

	.dataa(!\stall_pipe~11_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\PC_FE~12_combout ),
	.datad(!\Add0~25_sumout ),
	.datae(!PC_FE[9]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~13 .extended_lut = "off";
defparam \PC_FE~13 .lut_mask = 64'h008877FF0F0F0F0F;
defparam \PC_FE~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N55
dffeas \PC_FE[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9] .is_wysiwyg = "true";
defparam \PC_FE[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( PC_FE[8] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[2]) # (!PC_FE[4])))) ) ) ) # ( !PC_FE[8] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & (!\PC_FE[5]~DUPLICATE_q  $ (((!PC_FE[2] & !PC_FE[4]))))) # 
// (PC_FE[6] & ((!PC_FE[2]) # ((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[4])))) ) ) ) # ( PC_FE[8] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[6] & ((!PC_FE[2] & (!PC_FE[4] $ (\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[2] & (!PC_FE[4] & \PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( 
// !PC_FE[8] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[2] & (((PC_FE[4])))) # (PC_FE[2] & (((PC_FE[4] & !\PC_FE[5]~DUPLICATE_q )) # (PC_FE[6]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[8]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h1F1D80286FD500A8;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( !PC_FE[8] & ( PC_FE[6] & ( (((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[4])) # (PC_FE[2])) # (\PC_FE[3]~DUPLICATE_q ) ) ) ) # ( !PC_FE[8] & ( !PC_FE[6] & ( (!PC_FE[4]) # ((!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[2]) # (!\PC_FE[5]~DUPLICATE_q ))) # 
// (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[2] & !\PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[8]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'hFEF800007FFF0000;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( !PC_FE[8] & ( PC_FE[6] & ( (!PC_FE[4] & (!\PC_FE[3]~DUPLICATE_q  $ (((!PC_FE[2]) # (!\PC_FE[5]~DUPLICATE_q ))))) # (PC_FE[4] & ((!PC_FE[2] $ (\PC_FE[5]~DUPLICATE_q )) # (\PC_FE[3]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[8] & ( !PC_FE[6] & ( 
// (!PC_FE[4] & (\PC_FE[5]~DUPLICATE_q  & ((PC_FE[2]) # (\PC_FE[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[8]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h007000005D670000;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC_FE[8] & ( PC_FE[6] & ( (!PC_FE[4]) # ((!\PC_FE[5]~DUPLICATE_q ) # ((\PC_FE[3]~DUPLICATE_q  & PC_FE[2]))) ) ) ) # ( PC_FE[8] & ( !PC_FE[6] ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[8]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h0000FFFF0000FFF1;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC_FE[7] & ( \imem~47_combout  & ( (!PC_FE[9] & !\imem~45_combout ) ) ) ) # ( !PC_FE[7] & ( \imem~47_combout  & ( (!PC_FE[9] & (!\imem~44_combout )) # (PC_FE[9] & ((\imem~46_combout ))) ) ) ) # ( PC_FE[7] & ( !\imem~47_combout  & ( 
// (!\imem~45_combout ) # (PC_FE[9]) ) ) ) # ( !PC_FE[7] & ( !\imem~47_combout  & ( (!PC_FE[9] & (!\imem~44_combout )) # (PC_FE[9] & ((\imem~46_combout ))) ) ) )

	.dataa(!PC_FE[9]),
	.datab(!\imem~44_combout ),
	.datac(!\imem~45_combout ),
	.datad(!\imem~46_combout ),
	.datae(!PC_FE[7]),
	.dataf(!\imem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h88DDF5F588DDA0A0;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \inst_FE~17 (
// Equation(s):
// \inst_FE~17_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[7])))) # (\stall_pipe~9_combout  & ((!\inst_FE~0_combout ) # ((\imem~48_combout )))) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(!\imem~48_combout ),
	.datad(!inst_FE[7]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~17 .extended_lut = "off";
defparam \inst_FE~17 .lut_mask = 64'h45EF45EF00000000;
defparam \inst_FE~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N43
dffeas \inst_FE[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[7] .is_wysiwyg = "true";
defparam \inst_FE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \regs[14][8]~q  & ( \regs[12][8]~q  & ( (!inst_FE[4]) # ((!inst_FE[5] & (\regs[13][8]~q )) # (inst_FE[5] & ((\regs[15][8]~q )))) ) ) ) # ( !\regs[14][8]~q  & ( \regs[12][8]~q  & ( (!inst_FE[4] & (((!inst_FE[5])))) # (inst_FE[4] & 
// ((!inst_FE[5] & (\regs[13][8]~q )) # (inst_FE[5] & ((\regs[15][8]~q ))))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[12][8]~q  & ( (!inst_FE[4] & (((inst_FE[5])))) # (inst_FE[4] & ((!inst_FE[5] & (\regs[13][8]~q )) # (inst_FE[5] & ((\regs[15][8]~q ))))) ) ) ) # 
// ( !\regs[14][8]~q  & ( !\regs[12][8]~q  & ( (inst_FE[4] & ((!inst_FE[5] & (\regs[13][8]~q )) # (inst_FE[5] & ((\regs[15][8]~q ))))) ) ) )

	.dataa(!\regs[13][8]~q ),
	.datab(!\regs[15][8]~q ),
	.datac(!inst_FE[4]),
	.datad(!inst_FE[5]),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[10][8]~q  & ( \regs[9][8]~q  & ( (!inst_FE[5] & (((inst_FE[4])) # (\regs[8][8]~q ))) # (inst_FE[5] & (((!inst_FE[4]) # (\regs[11][8]~q )))) ) ) ) # ( !\regs[10][8]~q  & ( \regs[9][8]~q  & ( (!inst_FE[5] & (((inst_FE[4])) # 
// (\regs[8][8]~q ))) # (inst_FE[5] & (((\regs[11][8]~q  & inst_FE[4])))) ) ) ) # ( \regs[10][8]~q  & ( !\regs[9][8]~q  & ( (!inst_FE[5] & (\regs[8][8]~q  & ((!inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4]) # (\regs[11][8]~q )))) ) ) ) # ( !\regs[10][8]~q  & 
// ( !\regs[9][8]~q  & ( (!inst_FE[5] & (\regs[8][8]~q  & ((!inst_FE[4])))) # (inst_FE[5] & (((\regs[11][8]~q  & inst_FE[4])))) ) ) )

	.dataa(!inst_FE[5]),
	.datab(!\regs[8][8]~q ),
	.datac(!\regs[11][8]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[10][8]~q ),
	.dataf(!\regs[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N34
dffeas \regs[2][8]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[1][8]~q  & ( \regs[3][8]~q  & ( ((!inst_FE[5] & ((\regs[0][8]~q ))) # (inst_FE[5] & (\regs[2][8]~DUPLICATE_q ))) # (inst_FE[4]) ) ) ) # ( !\regs[1][8]~q  & ( \regs[3][8]~q  & ( (!inst_FE[5] & (((!inst_FE[4] & \regs[0][8]~q )))) 
// # (inst_FE[5] & (((inst_FE[4])) # (\regs[2][8]~DUPLICATE_q ))) ) ) ) # ( \regs[1][8]~q  & ( !\regs[3][8]~q  & ( (!inst_FE[5] & (((\regs[0][8]~q ) # (inst_FE[4])))) # (inst_FE[5] & (\regs[2][8]~DUPLICATE_q  & (!inst_FE[4]))) ) ) ) # ( !\regs[1][8]~q  & ( 
// !\regs[3][8]~q  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\regs[0][8]~q ))) # (inst_FE[5] & (\regs[2][8]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[2][8]~DUPLICATE_q ),
	.datab(!inst_FE[5]),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][8]~q ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\regs[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \regs[5][8]~q  & ( \regs[6][8]~q  & ( (!inst_FE[5] & (((inst_FE[4]) # (\regs[4][8]~q )))) # (inst_FE[5] & (((!inst_FE[4])) # (\regs[7][8]~q ))) ) ) ) # ( !\regs[5][8]~q  & ( \regs[6][8]~q  & ( (!inst_FE[5] & (((\regs[4][8]~q  & 
// !inst_FE[4])))) # (inst_FE[5] & (((!inst_FE[4])) # (\regs[7][8]~q ))) ) ) ) # ( \regs[5][8]~q  & ( !\regs[6][8]~q  & ( (!inst_FE[5] & (((inst_FE[4]) # (\regs[4][8]~q )))) # (inst_FE[5] & (\regs[7][8]~q  & ((inst_FE[4])))) ) ) ) # ( !\regs[5][8]~q  & ( 
// !\regs[6][8]~q  & ( (!inst_FE[5] & (((\regs[4][8]~q  & !inst_FE[4])))) # (inst_FE[5] & (\regs[7][8]~q  & ((inst_FE[4])))) ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!inst_FE[5]),
	.datac(!\regs[4][8]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[5][8]~q ),
	.dataf(!\regs[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~0_combout  & ( \Mux23~1_combout  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\Mux23~2_combout ))) # (inst_FE[6] & (\Mux23~3_combout ))) ) ) ) # ( !\Mux23~0_combout  & ( \Mux23~1_combout  & ( (!inst_FE[7] & (((inst_FE[6])))) # 
// (inst_FE[7] & ((!inst_FE[6] & ((\Mux23~2_combout ))) # (inst_FE[6] & (\Mux23~3_combout )))) ) ) ) # ( \Mux23~0_combout  & ( !\Mux23~1_combout  & ( (!inst_FE[7] & (((!inst_FE[6])))) # (inst_FE[7] & ((!inst_FE[6] & ((\Mux23~2_combout ))) # (inst_FE[6] & 
// (\Mux23~3_combout )))) ) ) ) # ( !\Mux23~0_combout  & ( !\Mux23~1_combout  & ( (inst_FE[7] & ((!inst_FE[6] & ((\Mux23~2_combout ))) # (inst_FE[6] & (\Mux23~3_combout )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\Mux23~3_combout ),
	.datac(!\Mux23~2_combout ),
	.datad(!inst_FE[6]),
	.datae(!\Mux23~0_combout ),
	.dataf(!\Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \regval1_ID[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \PC_FE~14 (
// Equation(s):
// \PC_FE~14_combout  = ( PC_ID[8] & ( ctrlsig_ID[3] ) ) # ( PC_ID[8] & ( !ctrlsig_ID[3] & ( \regval1_ID[8]~DUPLICATE_q  ) ) ) # ( !PC_ID[8] & ( !ctrlsig_ID[3] & ( \regval1_ID[8]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC_ID[8]),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~14 .extended_lut = "off";
defparam \PC_FE~14 .lut_mask = 64'h333333330000FFFF;
defparam \PC_FE~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \PC_FE~15 (
// Equation(s):
// \PC_FE~15_combout  = ( PC_FE[8] & ( \mispred_EX_w~combout  & ( !\PC_FE~14_combout  ) ) ) # ( !PC_FE[8] & ( \mispred_EX_w~combout  & ( !\PC_FE~14_combout  ) ) ) # ( PC_FE[8] & ( !\mispred_EX_w~combout  & ( ((!\Add0~29_sumout ) # (\stall_pipe~8_combout )) # 
// (\stall_pipe~11_combout ) ) ) ) # ( !PC_FE[8] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~11_combout  & (!\Add0~29_sumout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\PC_FE~14_combout ),
	.datab(!\stall_pipe~11_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[8]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~15 .extended_lut = "off";
defparam \PC_FE~15 .lut_mask = 64'hC000F3FFAAAAAAAA;
defparam \PC_FE~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N49
dffeas \PC_FE[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[8] .is_wysiwyg = "true";
defparam \PC_FE[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & (((!PC_FE[7] & !\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[7]) # (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!\PC_FE[3]~DUPLICATE_q  & 
// (PC_FE[8])) # (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & !PC_FE[7])) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[8] & (((!PC_FE[7] & !\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (!\PC_FE[3]~DUPLICATE_q )) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[8] & 
// (((!PC_FE[7] & !\PC_FE[5]~DUPLICATE_q )))) # (PC_FE[8] & (!\PC_FE[3]~DUPLICATE_q )) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'hE222E2226262E220;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[8] & (!PC_FE[7] & !\PC_FE[5]~DUPLICATE_q )) # (PC_FE[8] & (PC_FE[7] & \PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[8] 
// & (!PC_FE[7])) # (PC_FE[8] & (PC_FE[7] & \PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & (!PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (!\PC_FE[3]~DUPLICATE_q  & 
// (!PC_FE[8] & (!PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h0080004040414001;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[7])))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[8] & (PC_FE[7] & \PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( 
// PC_FE[4] & ( !PC_FE[6] & ( (!PC_FE[8] & ((!PC_FE[7] & ((!\PC_FE[5]~DUPLICATE_q ))) # (PC_FE[7] & (!\PC_FE[3]~DUPLICATE_q  & \PC_FE[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[8]),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0000C00800088808;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \imem~29_combout  & ( \imem~17_combout  & ( (!PC_FE[9]) # ((!PC_FE[2] & (\imem~30_combout )) # (PC_FE[2] & ((\imem~100_combout )))) ) ) ) # ( !\imem~29_combout  & ( \imem~17_combout  & ( (!PC_FE[9] & (((PC_FE[2])))) # (PC_FE[9] & 
// ((!PC_FE[2] & (\imem~30_combout )) # (PC_FE[2] & ((\imem~100_combout ))))) ) ) ) # ( \imem~29_combout  & ( !\imem~17_combout  & ( (!PC_FE[9] & (((!PC_FE[2])))) # (PC_FE[9] & ((!PC_FE[2] & (\imem~30_combout )) # (PC_FE[2] & ((\imem~100_combout ))))) ) ) ) 
// # ( !\imem~29_combout  & ( !\imem~17_combout  & ( (PC_FE[9] & ((!PC_FE[2] & (\imem~30_combout )) # (PC_FE[2] & ((\imem~100_combout ))))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~100_combout ),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[2]),
	.datae(!\imem~29_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h0503F50305F3F5F3;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \inst_FE~13 (
// Equation(s):
// \inst_FE~13_combout  = ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout  & (((inst_FE[30])))) # (\stall_pipe~9_combout  & (\inst_FE~0_combout  & (\imem~31_combout ))) ) )

	.dataa(!\inst_FE~0_combout ),
	.datab(!\stall_pipe~9_combout ),
	.datac(!\imem~31_combout ),
	.datad(!inst_FE[30]),
	.datae(gnd),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~13 .extended_lut = "off";
defparam \inst_FE~13 .lut_mask = 64'h01CD01CD00000000;
defparam \inst_FE~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N5
dffeas \inst_FE[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[30] .is_wysiwyg = "true";
defparam \inst_FE[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \wr_reg_ID_w~0 (
// Equation(s):
// \wr_reg_ID_w~0_combout  = ( \Equal3~0_combout  & ( !\Equal1~0_combout  ) ) # ( !\Equal3~0_combout  & ( (!\Equal1~0_combout  & (((!\inst_FE[29]~DUPLICATE_q ) # (inst_FE[31])) # (inst_FE[30]))) ) )

	.dataa(!inst_FE[30]),
	.datab(!inst_FE[31]),
	.datac(!\Equal1~0_combout ),
	.datad(!\inst_FE[29]~DUPLICATE_q ),
	.datae(!\Equal3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_reg_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_reg_ID_w~0 .extended_lut = "off";
defparam \wr_reg_ID_w~0 .lut_mask = 64'hF070F0F0F070F0F0;
defparam \wr_reg_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N16
dffeas \ctrlsig_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_reg_ID_w~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[0] .is_wysiwyg = "true";
defparam \ctrlsig_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \stall_pipe~5 (
// Equation(s):
// \stall_pipe~5_combout  = ( inst_FE[6] & ( (wregno_EX[2] & (!wregno_EX[3] $ (inst_FE[7]))) ) ) # ( !inst_FE[6] & ( (!wregno_EX[2] & (!wregno_EX[3] $ (inst_FE[7]))) ) )

	.dataa(!wregno_EX[3]),
	.datab(gnd),
	.datac(!inst_FE[7]),
	.datad(!wregno_EX[2]),
	.datae(gnd),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~5 .extended_lut = "off";
defparam \stall_pipe~5 .lut_mask = 64'hA500A50000A500A5;
defparam \stall_pipe~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \stall_pipe~6 (
// Equation(s):
// \stall_pipe~6_combout  = ( ctrlsig_EX[0] & ( (!wregno_MEM[0] & (!inst_FE[4] & (!wregno_MEM[1] $ (inst_FE[5])))) # (wregno_MEM[0] & (inst_FE[4] & (!wregno_MEM[1] $ (inst_FE[5])))) ) )

	.dataa(!wregno_MEM[0]),
	.datab(!wregno_MEM[1]),
	.datac(!inst_FE[5]),
	.datad(!inst_FE[4]),
	.datae(gnd),
	.dataf(!ctrlsig_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~6 .extended_lut = "off";
defparam \stall_pipe~6 .lut_mask = 64'h0000000082418241;
defparam \stall_pipe~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( inst_FE[5] & ( !wregno_EX[1] ) ) # ( !inst_FE[5] & ( wregno_EX[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_EX[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \stall_pipe~7 (
// Equation(s):
// \stall_pipe~7_combout  = ( inst_FE[6] & ( (wregno_MEM[2] & (!inst_FE[7] $ (wregno_MEM[3]))) ) ) # ( !inst_FE[6] & ( (!wregno_MEM[2] & (!inst_FE[7] $ (wregno_MEM[3]))) ) )

	.dataa(!inst_FE[7]),
	.datab(gnd),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~7 .extended_lut = "off";
defparam \stall_pipe~7 .lut_mask = 64'hA050A0500A050A05;
defparam \stall_pipe~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = !inst_FE[4] $ (!wregno_EX[0])

	.dataa(gnd),
	.datab(!inst_FE[4]),
	.datac(!wregno_EX[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \stall_pipe~8 (
// Equation(s):
// \stall_pipe~8_combout  = ( \stall_pipe~7_combout  & ( \Equal6~0_combout  & ( \stall_pipe~6_combout  ) ) ) # ( \stall_pipe~7_combout  & ( !\Equal6~0_combout  & ( ((ctrlsig_ID[0] & (\stall_pipe~5_combout  & !\Equal6~1_combout ))) # (\stall_pipe~6_combout ) 
// ) ) ) # ( !\stall_pipe~7_combout  & ( !\Equal6~0_combout  & ( (ctrlsig_ID[0] & (\stall_pipe~5_combout  & !\Equal6~1_combout )) ) ) )

	.dataa(!ctrlsig_ID[0]),
	.datab(!\stall_pipe~5_combout ),
	.datac(!\stall_pipe~6_combout ),
	.datad(!\Equal6~1_combout ),
	.datae(!\stall_pipe~7_combout ),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~8 .extended_lut = "off";
defparam \stall_pipe~8 .lut_mask = 64'h11001F0F00000F0F;
defparam \stall_pipe~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \stall_pipe~9 (
// Equation(s):
// \stall_pipe~9_combout  = ( \stall_pipe~3_combout  & ( (!\stall_pipe~8_combout  & \stall_pipe~4_combout ) ) ) # ( !\stall_pipe~3_combout  & ( !\stall_pipe~8_combout  ) )

	.dataa(gnd),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stall_pipe~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~9 .extended_lut = "off";
defparam \stall_pipe~9 .lut_mask = 64'hCCCCCCCC0C0C0C0C;
defparam \stall_pipe~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \PC_FE[3]~DUPLICATE_q  & ( PC_FE[4] & ( (\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[6] & (!PC_FE[9] & !PC_FE[8])) # (PC_FE[6] & (PC_FE[9] & PC_FE[8])))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( PC_FE[4] & ( (PC_FE[6] & (PC_FE[9] & 
// (\PC_FE[5]~DUPLICATE_q  & PC_FE[8]))) ) ) ) # ( \PC_FE[3]~DUPLICATE_q  & ( !PC_FE[4] & ( (PC_FE[6] & (PC_FE[9] & (\PC_FE[5]~DUPLICATE_q  & PC_FE[8]))) ) ) ) # ( !\PC_FE[3]~DUPLICATE_q  & ( !PC_FE[4] & ( (PC_FE[6] & (!PC_FE[9] & (!\PC_FE[5]~DUPLICATE_q  & 
// !PC_FE[8]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(!\PC_FE[3]~DUPLICATE_q ),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h4000000100010801;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC_FE[8] & ( \PC_FE[3]~DUPLICATE_q  & ( (PC_FE[9] & ((!PC_FE[6]) # (!\PC_FE[5]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[8] & ( \PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & (((\PC_FE[5]~DUPLICATE_q ) # (PC_FE[4])) # (PC_FE[6]))) ) ) ) # ( PC_FE[8] 
// & ( !\PC_FE[3]~DUPLICATE_q  & ( (PC_FE[6] & (PC_FE[9] & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[4])))) ) ) ) # ( !PC_FE[8] & ( !\PC_FE[3]~DUPLICATE_q  & ( (!PC_FE[9] & ((!PC_FE[4] $ (\PC_FE[5]~DUPLICATE_q )) # (PC_FE[6]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[5]~DUPLICATE_q ),
	.datae(!PC_FE[8]),
	.dataf(!\PC_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'hC44C11014CCC3322;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q  & ((PC_FE[9]))) # (\PC_FE[3]~DUPLICATE_q  & (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( PC_FE[6] & ( (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q ) # ((PC_FE[9]) # 
// (\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( PC_FE[4] & ( !PC_FE[6] & ( (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & ((!PC_FE[9]) # (\PC_FE[3]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[6] & ( (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[8] & ((!\PC_FE[3]~DUPLICATE_q ) # 
// (PC_FE[9])))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[9]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h23003100BF004E00;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( PC_FE[4] & ( PC_FE[9] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[6]))) # (\PC_FE[5]~DUPLICATE_q  & ((PC_FE[6]) # (\PC_FE[3]~DUPLICATE_q ))))) ) ) ) # ( !PC_FE[4] & ( PC_FE[9] & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & 
// ((!PC_FE[6]))) # (\PC_FE[5]~DUPLICATE_q  & (\PC_FE[3]~DUPLICATE_q  & PC_FE[6])))) ) ) ) # ( PC_FE[4] & ( !PC_FE[9] & ( (!\PC_FE[5]~DUPLICATE_q ) # ((!\PC_FE[3]~DUPLICATE_q  & (PC_FE[6])) # (\PC_FE[3]~DUPLICATE_q  & ((PC_FE[8])))) ) ) ) # ( !PC_FE[4] & ( 
// !PC_FE[9] & ( ((!\PC_FE[5]~DUPLICATE_q  & ((!PC_FE[6]))) # (\PC_FE[5]~DUPLICATE_q  & (\PC_FE[3]~DUPLICATE_q  & PC_FE[6]))) # (PC_FE[8]) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\PC_FE[5]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[8]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'hC1FFCEDFC100D300;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( PC_FE[7] & ( \imem~41_combout  & ( (!PC_FE[2] & (\imem~97_combout )) # (PC_FE[2] & ((\imem~42_combout ))) ) ) ) # ( !PC_FE[7] & ( \imem~41_combout  & ( (!PC_FE[2] & \imem~40_combout ) ) ) ) # ( PC_FE[7] & ( !\imem~41_combout  & ( 
// (!PC_FE[2] & (\imem~97_combout )) # (PC_FE[2] & ((\imem~42_combout ))) ) ) ) # ( !PC_FE[7] & ( !\imem~41_combout  & ( (\imem~40_combout ) # (PC_FE[2]) ) ) )

	.dataa(!\imem~97_combout ),
	.datab(!PC_FE[2]),
	.datac(!\imem~42_combout ),
	.datad(!\imem~40_combout ),
	.datae(!PC_FE[7]),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h33FF474700CC4747;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \inst_FE~16 (
// Equation(s):
// \inst_FE~16_combout  = ( inst_FE[6] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout ) # ((\imem~43_combout  & \inst_FE~0_combout )) ) ) ) # ( !inst_FE[6] & ( !\mispred_EX_w~combout  & ( (\stall_pipe~9_combout  & (\imem~43_combout  & 
// \inst_FE~0_combout )) ) ) )

	.dataa(!\stall_pipe~9_combout ),
	.datab(gnd),
	.datac(!\imem~43_combout ),
	.datad(!\inst_FE~0_combout ),
	.datae(!inst_FE[6]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~16 .extended_lut = "off";
defparam \inst_FE~16 .lut_mask = 64'h0005AAAF00000000;
defparam \inst_FE~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N43
dffeas \inst_FE[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[6] .is_wysiwyg = "true";
defparam \inst_FE[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \regs[14][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \regs[2][3]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[6][3]~q  & ( \regs[2][3]~DUPLICATE_q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[10][3]~q ))) # (inst_FE[6] & (\regs[14][3]~q ))) ) ) ) # ( !\regs[6][3]~q  & ( \regs[2][3]~DUPLICATE_q  & ( (!inst_FE[6] & ((!inst_FE[7]) # 
// ((\regs[10][3]~q )))) # (inst_FE[6] & (inst_FE[7] & (\regs[14][3]~q ))) ) ) ) # ( \regs[6][3]~q  & ( !\regs[2][3]~DUPLICATE_q  & ( (!inst_FE[6] & (inst_FE[7] & ((\regs[10][3]~q )))) # (inst_FE[6] & ((!inst_FE[7]) # ((\regs[14][3]~q )))) ) ) ) # ( 
// !\regs[6][3]~q  & ( !\regs[2][3]~DUPLICATE_q  & ( (inst_FE[7] & ((!inst_FE[6] & ((\regs[10][3]~q ))) # (inst_FE[6] & (\regs[14][3]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\regs[14][3]~q ),
	.datad(!\regs[10][3]~q ),
	.datae(!\regs[6][3]~q ),
	.dataf(!\regs[2][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[4][3]~q  & ( \regs[8][3]~q  & ( (!inst_FE[7] & (((inst_FE[6]) # (\regs[0][3]~q )))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[12][3]~q ))) ) ) ) # ( !\regs[4][3]~q  & ( \regs[8][3]~q  & ( (!inst_FE[7] & (((\regs[0][3]~q  & 
// !inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[12][3]~q ))) ) ) ) # ( \regs[4][3]~q  & ( !\regs[8][3]~q  & ( (!inst_FE[7] & (((inst_FE[6]) # (\regs[0][3]~q )))) # (inst_FE[7] & (\regs[12][3]~q  & ((inst_FE[6])))) ) ) ) # ( !\regs[4][3]~q  & ( 
// !\regs[8][3]~q  & ( (!inst_FE[7] & (((\regs[0][3]~q  & !inst_FE[6])))) # (inst_FE[7] & (\regs[12][3]~q  & ((inst_FE[6])))) ) ) )

	.dataa(!\regs[12][3]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[0][3]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[4][3]~q ),
	.dataf(!\regs[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \regs[15][3]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[7][3]~q  & ( \regs[3][3]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[11][3]~q ))) # (inst_FE[6] & (\regs[15][3]~DUPLICATE_q ))) ) ) ) # ( !\regs[7][3]~q  & ( \regs[3][3]~q  & ( (!inst_FE[7] & (((!inst_FE[6])))) # (inst_FE[7] 
// & ((!inst_FE[6] & ((\regs[11][3]~q ))) # (inst_FE[6] & (\regs[15][3]~DUPLICATE_q )))) ) ) ) # ( \regs[7][3]~q  & ( !\regs[3][3]~q  & ( (!inst_FE[7] & (((inst_FE[6])))) # (inst_FE[7] & ((!inst_FE[6] & ((\regs[11][3]~q ))) # (inst_FE[6] & 
// (\regs[15][3]~DUPLICATE_q )))) ) ) ) # ( !\regs[7][3]~q  & ( !\regs[3][3]~q  & ( (inst_FE[7] & ((!inst_FE[6] & ((\regs[11][3]~q ))) # (inst_FE[6] & (\regs[15][3]~DUPLICATE_q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[15][3]~DUPLICATE_q ),
	.datac(!\regs[11][3]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[7][3]~q ),
	.dataf(!\regs[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \regs[13][3]~q  & ( inst_FE[6] & ( (\regs[5][3]~q ) # (inst_FE[7]) ) ) ) # ( !\regs[13][3]~q  & ( inst_FE[6] & ( (!inst_FE[7] & \regs[5][3]~q ) ) ) ) # ( \regs[13][3]~q  & ( !inst_FE[6] & ( (!inst_FE[7] & (\regs[1][3]~q )) # 
// (inst_FE[7] & ((\regs[9][3]~q ))) ) ) ) # ( !\regs[13][3]~q  & ( !inst_FE[6] & ( (!inst_FE[7] & (\regs[1][3]~q )) # (inst_FE[7] & ((\regs[9][3]~q ))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[1][3]~q ),
	.datac(!\regs[9][3]~q ),
	.datad(!\regs[5][3]~q ),
	.datae(!\regs[13][3]~q ),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~3_combout  & ( \Mux28~1_combout  & ( ((!inst_FE[5] & ((\Mux28~0_combout ))) # (inst_FE[5] & (\Mux28~2_combout ))) # (inst_FE[4]) ) ) ) # ( !\Mux28~3_combout  & ( \Mux28~1_combout  & ( (!inst_FE[4] & ((!inst_FE[5] & 
// ((\Mux28~0_combout ))) # (inst_FE[5] & (\Mux28~2_combout )))) # (inst_FE[4] & (((!inst_FE[5])))) ) ) ) # ( \Mux28~3_combout  & ( !\Mux28~1_combout  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\Mux28~0_combout ))) # (inst_FE[5] & (\Mux28~2_combout )))) # 
// (inst_FE[4] & (((inst_FE[5])))) ) ) ) # ( !\Mux28~3_combout  & ( !\Mux28~1_combout  & ( (!inst_FE[4] & ((!inst_FE[5] & ((\Mux28~0_combout ))) # (inst_FE[5] & (\Mux28~2_combout )))) ) ) )

	.dataa(!\Mux28~2_combout ),
	.datab(!inst_FE[4]),
	.datac(!\Mux28~0_combout ),
	.datad(!inst_FE[5]),
	.datae(!\Mux28~3_combout ),
	.dataf(!\Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N10
dffeas \regval1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[3] .is_wysiwyg = "true";
defparam \regval1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \PC_FE~4 (
// Equation(s):
// \PC_FE~4_combout  = ( ctrlsig_ID[3] & ( PC_ID[3] ) ) # ( !ctrlsig_ID[3] & ( regval1_ID[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~4 .extended_lut = "off";
defparam \PC_FE~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \PC_FE~5 (
// Equation(s):
// \PC_FE~5_combout  = ( PC_FE[3] & ( \mispred_EX_w~combout  & ( \PC_FE~4_combout  ) ) ) # ( !PC_FE[3] & ( \mispred_EX_w~combout  & ( \PC_FE~4_combout  ) ) ) # ( PC_FE[3] & ( !\mispred_EX_w~combout  & ( ((\stall_pipe~8_combout ) # (\stall_pipe~11_combout )) 
// # (\Add0~9_sumout ) ) ) ) # ( !PC_FE[3] & ( !\mispred_EX_w~combout  & ( (\Add0~9_sumout  & (!\stall_pipe~11_combout  & !\stall_pipe~8_combout )) ) ) )

	.dataa(!\PC_FE~4_combout ),
	.datab(!\Add0~9_sumout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\stall_pipe~8_combout ),
	.datae(!PC_FE[3]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~5 .extended_lut = "off";
defparam \PC_FE~5 .lut_mask = 64'h30003FFF55555555;
defparam \PC_FE~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N37
dffeas \PC_FE[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[9] & (((!PC_FE[8] & PC_FE[6])))) # (PC_FE[9] & (PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q ) # (!PC_FE[6])))) ) ) # ( !\PC_FE[7]~DUPLICATE_q  & ( (PC_FE[9] & PC_FE[8]) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[6]),
	.datae(gnd),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0303030303C203C2;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( !PC_FE[4] & ( \PC_FE[7]~DUPLICATE_q  & ( (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] & (!PC_FE[8] & !PC_FE[9]))) ) ) ) # ( !PC_FE[4] & ( !\PC_FE[7]~DUPLICATE_q  & ( (\PC_FE[5]~DUPLICATE_q  & (PC_FE[6] & (!PC_FE[8] & PC_FE[9]))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h0010000040000000;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC_FE[4] & ( !\PC_FE[7]~DUPLICATE_q  & ( (\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] & (!PC_FE[8] & PC_FE[9]))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h0000004000000000;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( !PC_FE[4] & ( !\PC_FE[7]~DUPLICATE_q  & ( (!PC_FE[8] & ((!\PC_FE[5]~DUPLICATE_q  & (!PC_FE[6] & PC_FE[9])) # (\PC_FE[5]~DUPLICATE_q  & (PC_FE[6] & !PC_FE[9])))) ) ) )

	.dataa(!\PC_FE[5]~DUPLICATE_q ),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[9]),
	.datae(!PC_FE[4]),
	.dataf(!\PC_FE[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h1080000000000000;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~22_combout  & ( \imem~23_combout  & ( ((!\PC_FE[3]~DUPLICATE_q  & ((\imem~20_combout ))) # (\PC_FE[3]~DUPLICATE_q  & (\imem~21_combout ))) # (PC_FE[2]) ) ) ) # ( !\imem~22_combout  & ( \imem~23_combout  & ( 
// (!\PC_FE[3]~DUPLICATE_q  & (((!PC_FE[2] & \imem~20_combout )))) # (\PC_FE[3]~DUPLICATE_q  & (((PC_FE[2])) # (\imem~21_combout ))) ) ) ) # ( \imem~22_combout  & ( !\imem~23_combout  & ( (!\PC_FE[3]~DUPLICATE_q  & (((\imem~20_combout ) # (PC_FE[2])))) # 
// (\PC_FE[3]~DUPLICATE_q  & (\imem~21_combout  & (!PC_FE[2]))) ) ) ) # ( !\imem~22_combout  & ( !\imem~23_combout  & ( (!PC_FE[2] & ((!\PC_FE[3]~DUPLICATE_q  & ((\imem~20_combout ))) # (\PC_FE[3]~DUPLICATE_q  & (\imem~21_combout )))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!\imem~21_combout ),
	.datac(!PC_FE[2]),
	.datad(!\imem~20_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \inst_FE~11 (
// Equation(s):
// \inst_FE~11_combout  = ( inst_FE[26] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~9_combout ) # ((\imem~24_combout  & \inst_FE~0_combout )) ) ) ) # ( !inst_FE[26] & ( !\mispred_EX_w~combout  & ( (\imem~24_combout  & (\inst_FE~0_combout  & 
// \stall_pipe~9_combout )) ) ) )

	.dataa(!\imem~24_combout ),
	.datab(!\inst_FE~0_combout ),
	.datac(gnd),
	.datad(!\stall_pipe~9_combout ),
	.datae(!inst_FE[26]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~11 .extended_lut = "off";
defparam \inst_FE~11 .lut_mask = 64'h0011FF1100000000;
defparam \inst_FE~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \inst_FE[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[26] .is_wysiwyg = "true";
defparam \inst_FE[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !inst_FE[31] & ( inst_FE[28] & ( (!inst_FE[26] & (\inst_FE[29]~DUPLICATE_q  & (!inst_FE[30] & !\inst_FE[27]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FE[26]),
	.datab(!\inst_FE[29]~DUPLICATE_q ),
	.datac(!inst_FE[30]),
	.datad(!\inst_FE[27]~DUPLICATE_q ),
	.datae(!inst_FE[31]),
	.dataf(!inst_FE[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h0000000020000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \ctrlsig_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal3~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[3] .is_wysiwyg = "true";
defparam \ctrlsig_ID[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N39
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( \Selector0~1_combout  & ( \Selector0~0_combout  & ( ((!\stall_pipe~9_combout ) # (\Selector0~3_combout )) # (ctrlsig_ID[3]) ) ) ) # ( !\Selector0~1_combout  & ( \Selector0~0_combout  & ( ((!\stall_pipe~9_combout ) # 
// (\Selector0~3_combout )) # (ctrlsig_ID[3]) ) ) ) # ( \Selector0~1_combout  & ( !\Selector0~0_combout  & ( ((!\stall_pipe~9_combout ) # (\Selector0~3_combout )) # (ctrlsig_ID[3]) ) ) ) # ( !\Selector0~1_combout  & ( !\Selector0~0_combout  & ( 
// ((!\stall_pipe~9_combout ) # ((\Selector0~3_combout  & \Selector0~2_combout ))) # (ctrlsig_ID[3]) ) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\stall_pipe~9_combout ),
	.datac(!\Selector0~3_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'hDDDFDFDFDFDFDFDF;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \PC_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[11] .is_wysiwyg = "true";
defparam \PC_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \PC_FE~8 (
// Equation(s):
// \PC_FE~8_combout  = ( ctrlsig_ID[3] & ( PC_ID[11] ) ) # ( !ctrlsig_ID[3] & ( regval1_ID[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[11]),
	.datad(!regval1_ID[11]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~8 .extended_lut = "off";
defparam \PC_FE~8 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC_FE~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \PC_FE~9 (
// Equation(s):
// \PC_FE~9_combout  = ( PC_FE[11] & ( \mispred_EX_w~combout  & ( \PC_FE~8_combout  ) ) ) # ( !PC_FE[11] & ( \mispred_EX_w~combout  & ( \PC_FE~8_combout  ) ) ) # ( PC_FE[11] & ( !\mispred_EX_w~combout  & ( ((\Add0~17_sumout ) # (\stall_pipe~11_combout )) # 
// (\stall_pipe~8_combout ) ) ) ) # ( !PC_FE[11] & ( !\mispred_EX_w~combout  & ( (!\stall_pipe~8_combout  & (!\stall_pipe~11_combout  & \Add0~17_sumout )) ) ) )

	.dataa(!\PC_FE~8_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~11_combout ),
	.datad(!\Add0~17_sumout ),
	.datae(!PC_FE[11]),
	.dataf(!\mispred_EX_w~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~9 .extended_lut = "off";
defparam \PC_FE~9 .lut_mask = 64'h00C03FFF55555555;
defparam \PC_FE~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \PC_FE[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11] .is_wysiwyg = "true";
defparam \PC_FE[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \inst_FE~0 (
// Equation(s):
// \inst_FE~0_combout  = ( !PC_FE[12] & ( !PC_FE[15] & ( (!PC_FE[11] & (!PC_FE[14] & (!PC_FE[13] & !\PC_FE[10]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[11]),
	.datab(!PC_FE[14]),
	.datac(!PC_FE[13]),
	.datad(!\PC_FE[10]~DUPLICATE_q ),
	.datae(!PC_FE[12]),
	.dataf(!PC_FE[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~0 .extended_lut = "off";
defparam \inst_FE~0 .lut_mask = 64'h8000000000000000;
defparam \inst_FE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \PC_FE[5]~DUPLICATE_q  & ( PC_FE[2] & ( !PC_FE[9] $ (!PC_FE[4] $ (((!\PC_FE[3]~DUPLICATE_q ) # (PC_FE[6])))) ) ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[4]) # ((PC_FE[9] & !PC_FE[6])))) # 
// (\PC_FE[3]~DUPLICATE_q  & (PC_FE[9] & (!PC_FE[4] & !PC_FE[6]))) ) ) ) # ( \PC_FE[5]~DUPLICATE_q  & ( !PC_FE[2] & ( (!PC_FE[6] & ((!\PC_FE[3]~DUPLICATE_q  $ (!PC_FE[4])) # (PC_FE[9]))) # (PC_FE[6] & (!PC_FE[9] $ (((\PC_FE[3]~DUPLICATE_q  & PC_FE[4]))))) ) 
// ) ) # ( !\PC_FE[5]~DUPLICATE_q  & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & (!PC_FE[4] & (!PC_FE[9] $ (!PC_FE[6])))) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[6] & ((!PC_FE[4]))) # (PC_FE[6] & (!PC_FE[9])))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[6]),
	.datae(!\PC_FE[5]~DUPLICATE_q ),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h70C47BC9B2A096C3;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC_FE[4] & ( PC_FE[2] & ( (\PC_FE[3]~DUPLICATE_q  & (!PC_FE[9] & (!\PC_FE[5]~DUPLICATE_q  & !PC_FE[6]))) ) ) ) # ( !PC_FE[4] & ( PC_FE[2] & ( (!PC_FE[9] & (!PC_FE[6] & (!\PC_FE[3]~DUPLICATE_q  $ (!\PC_FE[5]~DUPLICATE_q )))) ) ) ) # ( 
// PC_FE[4] & ( !PC_FE[2] & ( (!\PC_FE[3]~DUPLICATE_q  & !PC_FE[9]) ) ) ) # ( !PC_FE[4] & ( !PC_FE[2] & ( (!PC_FE[9] & ((!\PC_FE[3]~DUPLICATE_q  & ((!\PC_FE[5]~DUPLICATE_q ) # (PC_FE[6]))) # (\PC_FE[3]~DUPLICATE_q  & ((!PC_FE[6]))))) ) ) )

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(!PC_FE[9]),
	.datac(!\PC_FE[5]~DUPLICATE_q ),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'hC488888848004000;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \imem~59_combout  & ( \imem~60_combout  & ( (!PC_FE[8] & (((PC_FE[7])))) # (PC_FE[8] & ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout ))))) ) ) ) # ( !\imem~59_combout  & ( \imem~60_combout  & ( (!PC_FE[8]) # 
// ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout )))) ) ) ) # ( \imem~59_combout  & ( !\imem~60_combout  & ( (PC_FE[8] & ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout ))))) ) ) ) # ( !\imem~59_combout  & ( 
// !\imem~60_combout  & ( (!PC_FE[8] & (((!PC_FE[7])))) # (PC_FE[8] & ((!PC_FE[7] & (\imem~57_combout )) # (PC_FE[7] & ((\imem~58_combout ))))) ) ) )

	.dataa(!\imem~57_combout ),
	.datab(!PC_FE[8]),
	.datac(!\imem~58_combout ),
	.datad(!PC_FE[7]),
	.datae(!\imem~59_combout ),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'hDD031103DDCF11CF;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \inst_FE~20 (
// Equation(s):
// \inst_FE~20_combout  = ( inst_FE[20] & ( \imem~61_combout  & ( (((\stall_pipe~3_combout  & !\stall_pipe~4_combout )) # (\stall_pipe~8_combout )) # (\inst_FE~0_combout ) ) ) ) # ( !inst_FE[20] & ( \imem~61_combout  & ( (\inst_FE~0_combout  & 
// (!\stall_pipe~8_combout  & ((!\stall_pipe~3_combout ) # (\stall_pipe~4_combout )))) ) ) ) # ( inst_FE[20] & ( !\imem~61_combout  & ( ((\stall_pipe~3_combout  & !\stall_pipe~4_combout )) # (\stall_pipe~8_combout ) ) ) )

	.dataa(!\inst_FE~0_combout ),
	.datab(!\stall_pipe~8_combout ),
	.datac(!\stall_pipe~3_combout ),
	.datad(!\stall_pipe~4_combout ),
	.datae(!inst_FE[20]),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~20 .extended_lut = "off";
defparam \inst_FE~20 .lut_mask = 64'h00003F3340447F77;
defparam \inst_FE~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \inst_FE~21 (
// Equation(s):
// \inst_FE~21_combout  = ( \Selector0~0_combout  & ( \Selector0~1_combout  & ( (\inst_FE~20_combout  & (!\Selector0~3_combout  & !ctrlsig_ID[3])) ) ) ) # ( !\Selector0~0_combout  & ( \Selector0~1_combout  & ( (\inst_FE~20_combout  & (!\Selector0~3_combout  
// & !ctrlsig_ID[3])) ) ) ) # ( \Selector0~0_combout  & ( !\Selector0~1_combout  & ( (\inst_FE~20_combout  & (!\Selector0~3_combout  & !ctrlsig_ID[3])) ) ) ) # ( !\Selector0~0_combout  & ( !\Selector0~1_combout  & ( (\inst_FE~20_combout  & (!ctrlsig_ID[3] & 
// ((!\Selector0~3_combout ) # (!\Selector0~2_combout )))) ) ) )

	.dataa(!\inst_FE~20_combout ),
	.datab(!\Selector0~3_combout ),
	.datac(!ctrlsig_ID[3]),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector0~0_combout ),
	.dataf(!\Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE~21 .extended_lut = "off";
defparam \inst_FE~21 .lut_mask = 64'h5040404040404040;
defparam \inst_FE~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N37
dffeas \inst_FE[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FE~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[20] .is_wysiwyg = "true";
defparam \inst_FE[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N23
dffeas \op2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[2] .is_wysiwyg = "true";
defparam \op2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \aluout_EX_r[0]~126 (
// Equation(s):
// \aluout_EX_r[0]~126_combout  = ( !\op2_ID[4]~DUPLICATE_q  & ( \Equal11~0_combout  & ( (!op2_ID[2] & (!\op2_ID[5]~DUPLICATE_q  & op2_ID[3])) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(!\op2_ID[4]~DUPLICATE_q ),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~126 .extended_lut = "off";
defparam \aluout_EX_r[0]~126 .lut_mask = 64'h0000000008080000;
defparam \aluout_EX_r[0]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \aluout_EX_r~128 (
// Equation(s):
// \aluout_EX_r~128_combout  = ( !regval2_ID[0] & ( !regval1_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~128 .extended_lut = "off";
defparam \aluout_EX_r~128 .lut_mask = 64'hF0F0F0F000000000;
defparam \aluout_EX_r~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N54
cyclonev_lcell_comb \aluout_EX_r[0]~129 (
// Equation(s):
// \aluout_EX_r[0]~129_combout  = ( \aluout_EX_r~128_combout  & ( \Add1~93_sumout  & ( (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & (!op2_ID[0] & \op2_ID[1]~DUPLICATE_q )) # (op2_ID[3] & (op2_ID[0] & !\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluout_EX_r~128_combout  & ( \Add1~93_sumout  & ( (\aluout_EX_r[22]~8_combout  & (!op2_ID[3] & (!op2_ID[0] $ (!\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( \aluout_EX_r~128_combout  & ( !\Add1~93_sumout  & ( (\aluout_EX_r[22]~8_combout  & (op2_ID[3] & 
// (!op2_ID[0] $ (!\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r~128_combout  & ( !\Add1~93_sumout  & ( (\aluout_EX_r[22]~8_combout  & ((!op2_ID[3] & (op2_ID[0] & !\op2_ID[1]~DUPLICATE_q )) # (op2_ID[3] & (!op2_ID[0] & \op2_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluout_EX_r[22]~8_combout ),
	.datab(!op2_ID[3]),
	.datac(!op2_ID[0]),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(!\aluout_EX_r~128_combout ),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~129 .extended_lut = "off";
defparam \aluout_EX_r[0]~129 .lut_mask = 64'h0410011004400140;
defparam \aluout_EX_r[0]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[0]~130 (
// Equation(s):
// \aluout_EX_r[0]~130_combout  = ( regval1_ID[0] & ( (op2_ID[2] & (!regval2_ID[0] $ (op2_ID[3]))) ) ) # ( !regval1_ID[0] & ( (op2_ID[2] & !op2_ID[3]) ) )

	.dataa(!op2_ID[2]),
	.datab(gnd),
	.datac(!regval2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~130 .extended_lut = "off";
defparam \aluout_EX_r[0]~130 .lut_mask = 64'h5500550050055005;
defparam \aluout_EX_r[0]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N12
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \regval1_ID[2]~DUPLICATE_q  & ( regval1_ID[3] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[0])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[1]~DUPLICATE_q )))) # (\regval2_ID[1]~DUPLICATE_q ) ) ) ) # ( 
// !\regval1_ID[2]~DUPLICATE_q  & ( regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[0] & ((!\regval2_ID[1]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q ) # (\regval1_ID[1]~DUPLICATE_q )))) ) ) ) # ( 
// \regval1_ID[2]~DUPLICATE_q  & ( !regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((\regval2_ID[1]~DUPLICATE_q )) # (regval1_ID[0]))) # (\regval2_ID[0]~DUPLICATE_q  & (((\regval1_ID[1]~DUPLICATE_q  & !\regval2_ID[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\regval1_ID[2]~DUPLICATE_q  & ( !regval1_ID[3] & ( (!\regval2_ID[1]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[0])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_ID[0]),
	.datab(!\regval1_ID[1]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval2_ID[1]~DUPLICATE_q ),
	.datae(!\regval1_ID[2]~DUPLICATE_q ),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h530053F0530F53FF;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~15_combout  & ( \regval2_ID[3]~DUPLICATE_q  & ( (regval2_ID[2]) # (\ShiftRight0~14_combout ) ) ) ) # ( !\ShiftRight0~15_combout  & ( \regval2_ID[3]~DUPLICATE_q  & ( (\ShiftRight0~14_combout  & !regval2_ID[2]) ) ) 
// ) # ( \ShiftRight0~15_combout  & ( !\regval2_ID[3]~DUPLICATE_q  & ( (!regval2_ID[2] & ((\ShiftRight0~54_combout ))) # (regval2_ID[2] & (\ShiftRight0~13_combout )) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\regval2_ID[3]~DUPLICATE_q  & ( (!regval2_ID[2] & 
// ((\ShiftRight0~54_combout ))) # (regval2_ID[2] & (\ShiftRight0~13_combout )) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\ShiftRight0~14_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~54_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\regval2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h05F505F530303F3F;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[0]~127 (
// Equation(s):
// \aluout_EX_r[0]~127_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftRight0~53_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & (\ShiftRight0~55_combout )) # (op2_ID[0] & ((\ShiftLeft0~6_combout ))))) # (regval2_ID[4] & (((!op2_ID[0])))) ) ) ) # ( 
// !\ShiftLeft0~4_combout  & ( \ShiftRight0~53_combout  & ( (!op2_ID[0] & ((\ShiftRight0~55_combout ) # (regval2_ID[4]))) ) ) ) # ( \ShiftLeft0~4_combout  & ( !\ShiftRight0~53_combout  & ( (!regval2_ID[4] & ((!op2_ID[0] & (\ShiftRight0~55_combout )) # 
// (op2_ID[0] & ((\ShiftLeft0~6_combout ))))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !\ShiftRight0~53_combout  & ( (!regval2_ID[4] & (\ShiftRight0~55_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!\ShiftRight0~55_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~127 .extended_lut = "off";
defparam \aluout_EX_r[0]~127 .lut_mask = 64'h2200220A7700770A;
defparam \aluout_EX_r[0]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \aluout_EX_r[0]~131 (
// Equation(s):
// \aluout_EX_r[0]~131_combout  = ( regval1_ID[0] & ( (\aluout_EX_r[11]~10_combout  & (\Selector16~0_combout  & \regval2_ID[0]~DUPLICATE_q )) ) ) # ( !regval1_ID[0] & ( (\aluout_EX_r[11]~10_combout  & (\Selector16~0_combout  & !\regval2_ID[0]~DUPLICATE_q )) 
// ) )

	.dataa(!\aluout_EX_r[11]~10_combout ),
	.datab(gnd),
	.datac(!\Selector16~0_combout ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~131 .extended_lut = "off";
defparam \aluout_EX_r[0]~131 .lut_mask = 64'h0500050000050005;
defparam \aluout_EX_r[0]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[0]~187 (
// Equation(s):
// \aluout_EX_r[0]~187_combout  = ( \aluout_EX_r[0]~131_combout  & ( \aluout_EX_r[9]~7_combout  & ( \aluout_EX_r[0]~127_combout  ) ) ) # ( !\aluout_EX_r[0]~131_combout  & ( \aluout_EX_r[9]~7_combout  & ( ((!op2_ID[0] & (!\aluout_EX_r[0]~130_combout  & 
// \aluout_EX_r[11]~10_combout ))) # (\aluout_EX_r[0]~127_combout ) ) ) ) # ( !\aluout_EX_r[0]~131_combout  & ( !\aluout_EX_r[9]~7_combout  & ( (!op2_ID[0] & (!\aluout_EX_r[0]~130_combout  & \aluout_EX_r[11]~10_combout )) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[0]~130_combout ),
	.datac(!\aluout_EX_r[11]~10_combout ),
	.datad(!\aluout_EX_r[0]~127_combout ),
	.datae(!\aluout_EX_r[0]~131_combout ),
	.dataf(!\aluout_EX_r[9]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~187 .extended_lut = "off";
defparam \aluout_EX_r[0]~187 .lut_mask = 64'h0808000008FF00FF;
defparam \aluout_EX_r[0]~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N51
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( op2_ID[1] & ( !op2_ID[0] & ( (\LessThan1~13_combout  & ((!\Equal10~3_combout ) # ((\LessThan1~20_combout  & !\LessThan1~7_combout )))) ) ) )

	.dataa(!\LessThan1~13_combout ),
	.datab(!\Equal10~3_combout ),
	.datac(!\LessThan1~20_combout ),
	.datad(!\LessThan1~7_combout ),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h0000454400000000;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \pcgood_EX_w[0]~1 (
// Equation(s):
// \pcgood_EX_w[0]~1_combout  = ( PC_ID[0] & ( (ctrlsig_ID[3]) # (regval1_ID[0]) ) ) # ( !PC_ID[0] & ( (regval1_ID[0] & !ctrlsig_ID[3]) ) )

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_EX_w[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_EX_w[0]~1 .extended_lut = "off";
defparam \pcgood_EX_w[0]~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \pcgood_EX_w[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N29
dffeas \PC_FE[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_EX_w[0]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mispred_EX_w~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[0] .is_wysiwyg = "true";
defparam \PC_FE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \PC_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[0] .is_wysiwyg = "true";
defparam \PC_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[0]~132 (
// Equation(s):
// \aluout_EX_r[0]~132_combout  = ( \Equal12~0_combout  & ( (!\Equal11~0_combout  & (((\aluout_EX_r[20]~12_combout  & regval1_ID[0])) # (PC_ID[0]))) ) ) # ( !\Equal12~0_combout  & ( (!\Equal11~0_combout  & (\aluout_EX_r[20]~12_combout  & regval1_ID[0])) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\aluout_EX_r[20]~12_combout ),
	.datac(!regval1_ID[0]),
	.datad(!PC_ID[0]),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~132 .extended_lut = "off";
defparam \aluout_EX_r[0]~132 .lut_mask = 64'h0202020202AA02AA;
defparam \aluout_EX_r[0]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N15
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( !op2_ID[1] & ( op2_ID[0] & ( (!\LessThan0~17_combout ) # ((\Equal10~3_combout  & ((!\LessThan0~24_combout ) # (\LessThan0~11_combout )))) ) ) )

	.dataa(!\Equal10~3_combout ),
	.datab(!\LessThan0~17_combout ),
	.datac(!\LessThan0~11_combout ),
	.datad(!\LessThan0~24_combout ),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h00000000DDCD0000;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( op2_ID[1] & ( op2_ID[0] & ( (!\Equal10~8_combout ) # ((!\Equal10~10_combout ) # ((!\Equal10~6_combout ) # (!\Equal10~3_combout ))) ) ) ) # ( !op2_ID[1] & ( !op2_ID[0] & ( (\Equal10~8_combout  & (\Equal10~10_combout  & 
// (\Equal10~6_combout  & \Equal10~3_combout ))) ) ) )

	.dataa(!\Equal10~8_combout ),
	.datab(!\Equal10~10_combout ),
	.datac(!\Equal10~6_combout ),
	.datad(!\Equal10~3_combout ),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h000100000000FFFE;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[0]~188 (
// Equation(s):
// \aluout_EX_r[0]~188_combout  = ( \Selector32~2_combout  & ( (!\aluout_EX_r[0]~132_combout  & !\aluout_EX_r[0]~126_combout ) ) ) # ( !\Selector32~2_combout  & ( (!\aluout_EX_r[0]~132_combout  & ((!\aluout_EX_r[0]~126_combout ) # (!\Selector32~1_combout ))) 
// ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[0]~132_combout ),
	.datac(!\aluout_EX_r[0]~126_combout ),
	.datad(!\Selector32~1_combout ),
	.datae(gnd),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~188 .extended_lut = "off";
defparam \aluout_EX_r[0]~188 .lut_mask = 64'hCCC0CCC0C0C0C0C0;
defparam \aluout_EX_r[0]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[0]~133 (
// Equation(s):
// \aluout_EX_r[0]~133_combout  = ( \Selector32~0_combout  & ( \aluout_EX_r[0]~188_combout  & ( ((\aluout_EX_r[13]~11_combout  & ((\aluout_EX_r[0]~187_combout ) # (\aluout_EX_r[0]~129_combout )))) # (\aluout_EX_r[0]~126_combout ) ) ) ) # ( 
// !\Selector32~0_combout  & ( \aluout_EX_r[0]~188_combout  & ( (\aluout_EX_r[13]~11_combout  & ((\aluout_EX_r[0]~187_combout ) # (\aluout_EX_r[0]~129_combout ))) ) ) ) # ( \Selector32~0_combout  & ( !\aluout_EX_r[0]~188_combout  ) ) # ( 
// !\Selector32~0_combout  & ( !\aluout_EX_r[0]~188_combout  ) )

	.dataa(!\aluout_EX_r[0]~126_combout ),
	.datab(!\aluout_EX_r[13]~11_combout ),
	.datac(!\aluout_EX_r[0]~129_combout ),
	.datad(!\aluout_EX_r[0]~187_combout ),
	.datae(!\Selector32~0_combout ),
	.dataf(!\aluout_EX_r[0]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~133 .extended_lut = "off";
defparam \aluout_EX_r[0]~133 .lut_mask = 64'hFFFFFFFF03335777;
defparam \aluout_EX_r[0]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N49
dffeas \aluout_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[0]~133_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[0] .is_wysiwyg = "true";
defparam \aluout_EX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N0
cyclonev_lcell_comb \Equal19~4 (
// Equation(s):
// \Equal19~4_combout  = ( aluout_EX[14] & ( (aluout_EX[13] & (\aluout_EX[15]~DUPLICATE_q  & aluout_EX[12])) ) )

	.dataa(!aluout_EX[13]),
	.datab(gnd),
	.datac(!\aluout_EX[15]~DUPLICATE_q ),
	.datad(!aluout_EX[12]),
	.datae(gnd),
	.dataf(!aluout_EX[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~4 .extended_lut = "off";
defparam \Equal19~4 .lut_mask = 64'h0000000000050005;
defparam \Equal19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N42
cyclonev_lcell_comb \Equal19~3 (
// Equation(s):
// \Equal19~3_combout  = ( aluout_EX[19] & ( (aluout_EX[18] & (aluout_EX[16] & aluout_EX[17])) ) )

	.dataa(!aluout_EX[18]),
	.datab(!aluout_EX[16]),
	.datac(!aluout_EX[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~3 .extended_lut = "off";
defparam \Equal19~3 .lut_mask = 64'h0000000001010101;
defparam \Equal19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N18
cyclonev_lcell_comb \Equal19~5 (
// Equation(s):
// \Equal19~5_combout  = ( \Equal19~3_combout  & ( (!aluout_EX[0] & (\Equal19~4_combout  & !aluout_EX[1])) ) )

	.dataa(gnd),
	.datab(!aluout_EX[0]),
	.datac(!\Equal19~4_combout ),
	.datad(!aluout_EX[1]),
	.datae(gnd),
	.dataf(!\Equal19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~5 .extended_lut = "off";
defparam \Equal19~5 .lut_mask = 64'h000000000C000C00;
defparam \Equal19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = ( aluout_EX[31] & ( (aluout_EX[26] & (aluout_EX[27] & aluout_EX[30])) ) )

	.dataa(gnd),
	.datab(!aluout_EX[26]),
	.datac(!aluout_EX[27]),
	.datad(!aluout_EX[30]),
	.datae(gnd),
	.dataf(!aluout_EX[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~0 .extended_lut = "off";
defparam \Equal19~0 .lut_mask = 64'h0000000000030003;
defparam \Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N20
dffeas \aluout_EX[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~104_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \Equal19~1 (
// Equation(s):
// \Equal19~1_combout  = ( aluout_EX[21] & ( aluout_EX[20] & ( (\aluout_EX[25]~DUPLICATE_q  & aluout_EX[24]) ) ) )

	.dataa(!\aluout_EX[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_EX[24]),
	.datae(!aluout_EX[21]),
	.dataf(!aluout_EX[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~1 .extended_lut = "off";
defparam \Equal19~1 .lut_mask = 64'h0000000000000055;
defparam \Equal19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \Equal19~2 (
// Equation(s):
// \Equal19~2_combout  = ( \Equal19~0_combout  & ( \Equal19~1_combout  & ( (aluout_EX[22] & (aluout_EX[28] & (aluout_EX[29] & aluout_EX[23]))) ) ) )

	.dataa(!aluout_EX[22]),
	.datab(!aluout_EX[28]),
	.datac(!aluout_EX[29]),
	.datad(!aluout_EX[23]),
	.datae(!\Equal19~0_combout ),
	.dataf(!\Equal19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~2 .extended_lut = "off";
defparam \Equal19~2 .lut_mask = 64'h0000000000000001;
defparam \Equal19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N36
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( \dmem~33_combout  & ( (!aluout_EX[3] & (!aluout_EX[2] & !aluout_EX[4])) ) )

	.dataa(!aluout_EX[3]),
	.datab(!aluout_EX[2]),
	.datac(!aluout_EX[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h0000000080808080;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N21
cyclonev_lcell_comb \Equal19~6 (
// Equation(s):
// \Equal19~6_combout  = ( aluout_EX[7] & ( (\Equal19~5_combout  & (\Equal19~2_combout  & \dmem~34_combout )) ) )

	.dataa(!\Equal19~5_combout ),
	.datab(gnd),
	.datac(!\Equal19~2_combout ),
	.datad(!\dmem~34_combout ),
	.datae(gnd),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~6 .extended_lut = "off";
defparam \Equal19~6 .lut_mask = 64'h0000000000050005;
defparam \Equal19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[33]~feeder_combout  = ( regval2_EX[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N29
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~43_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~43_combout ),
	.ena1(!\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEF29BCDDBFBBBFFBFBBBBFFED99847CAFF40FFFFFFFFFFFFB800";
// synopsys translate_on

// Location: FF_X44_Y3_N38
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~150_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~159_combout ,\aluout_EX_r[13]~162_combout ,\aluout_EX_r[12]~165_combout ,\aluout_EX_r[11]~37_combout ,\aluout_EX_r[10]~40_combout ,\aluout_EX_r[9]~44_combout ,\aluout_EX_r[8]~47_combout ,\aluout_EX_r[7]~14_combout ,\aluout_EX_r[6]~50_combout ,
\aluout_EX_r[5]~54_combout ,\aluout_EX_r[4]~22_combout ,\aluout_EX_r[3]~26_combout ,\aluout_EX_r[2]~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "Test.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_6sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N36
cyclonev_lcell_comb \rd_val_MEM_w[2]~8 (
// Equation(s):
// \rd_val_MEM_w[2]~8_combout  = ( \dmem~3_q  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~3_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~3_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) ) ) ) # ( !\dmem~3_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~3_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~8 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~8 .lut_mask = 64'h000CFF0C003FFF3F;
defparam \rd_val_MEM_w[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \rd_val_MEM_w[2]~9 (
// Equation(s):
// \rd_val_MEM_w[2]~9_combout  = ( \dmem~42_combout  & ( \rd_val_MEM_w[2]~8_combout  & ( (!\Equal19~6_combout  & (dmem_rtl_0_bypass[33])) # (\Equal19~6_combout  & ((!\KEY[2]~input_o ))) ) ) ) # ( !\dmem~42_combout  & ( \rd_val_MEM_w[2]~8_combout  & ( 
// (!\Equal19~6_combout  & (((dmem_rtl_0_bypass[33])) # (dmem_rtl_0_bypass[34]))) # (\Equal19~6_combout  & (((!\KEY[2]~input_o )))) ) ) ) # ( \dmem~42_combout  & ( !\rd_val_MEM_w[2]~8_combout  & ( (!\Equal19~6_combout  & (dmem_rtl_0_bypass[33])) # 
// (\Equal19~6_combout  & ((!\KEY[2]~input_o ))) ) ) ) # ( !\dmem~42_combout  & ( !\rd_val_MEM_w[2]~8_combout  & ( (!\Equal19~6_combout  & (!dmem_rtl_0_bypass[34] & (dmem_rtl_0_bypass[33]))) # (\Equal19~6_combout  & (((!\KEY[2]~input_o )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(!\Equal19~6_combout ),
	.datac(!dmem_rtl_0_bypass[33]),
	.datad(!\KEY[2]~input_o ),
	.datae(!\dmem~42_combout ),
	.dataf(!\rd_val_MEM_w[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~9 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~9 .lut_mask = 64'h3B083F0C7F4C3F0C;
defparam \rd_val_MEM_w[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \regval_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[2]~9_combout ),
	.asdata(aluout_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[2] .is_wysiwyg = "true";
defparam \regval_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N53
dffeas \regs[4][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \regs[6][2]~q  & ( \regs[7][2]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][2]~q )))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[6][2]~q  & ( \regs[7][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][2]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[6][2]~q  & ( !\regs[7][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][2]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[6][2]~q  & ( !\regs[7][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[4][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[5][2]~q ))))) ) ) )

	.dataa(!\regs[4][2]~q ),
	.datab(!\inst_FE[1]~DUPLICATE_q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[5][2]~q ),
	.datae(!\regs[6][2]~q ),
	.dataf(!\regs[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[8][2]~q  & ( \regs[9][2]~q  & ( (!\inst_FE[1]~DUPLICATE_q ) # ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][2]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][2]~q ))) ) ) ) # ( !\regs[8][2]~q  & ( \regs[9][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][2]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][2]~q )))) ) ) ) # ( \regs[8][2]~q  & ( !\regs[9][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) # (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][2]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][2]~q )))) ) ) ) # ( !\regs[8][2]~q  & ( !\regs[9][2]~q  & ( 
// (\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & ((\regs[10][2]~q ))) # (\inst_FE[0]~DUPLICATE_q  & (\regs[11][2]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[11][2]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[10][2]~q ),
	.datae(!\regs[8][2]~q ),
	.dataf(!\regs[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \regs[2][2]~q  & ( \regs[3][2]~q  & ( ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][2]~q )))) # (\inst_FE[1]~DUPLICATE_q ) ) ) ) # ( !\regs[2][2]~q  & ( \regs[3][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][2]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( \regs[2][2]~q  & ( !\regs[3][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][2]~q ))))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[2][2]~q  & ( !\regs[3][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & ((!\inst_FE[0]~DUPLICATE_q  & (\regs[0][2]~q )) # (\inst_FE[0]~DUPLICATE_q  & ((\regs[1][2]~q ))))) ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!\regs[1][2]~q ),
	.datac(!\inst_FE[1]~DUPLICATE_q ),
	.datad(!\inst_FE[0]~DUPLICATE_q ),
	.datae(!\regs[2][2]~q ),
	.dataf(!\regs[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N58
dffeas \regs[12][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \regs[14][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \regs[13][2]~q  & ( \regs[14][2]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[12][2]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\regs[15][2]~q )))) ) ) ) # ( !\regs[13][2]~q  & 
// ( \regs[14][2]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & (\regs[12][2]~q  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((!\inst_FE[0]~DUPLICATE_q ) # (\regs[15][2]~q )))) ) ) ) # ( \regs[13][2]~q  & ( !\regs[14][2]~q  & ( 
// (!\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q )) # (\regs[12][2]~q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \regs[15][2]~q )))) ) ) ) # ( !\regs[13][2]~q  & ( !\regs[14][2]~q  & ( (!\inst_FE[1]~DUPLICATE_q  & 
// (\regs[12][2]~q  & (!\inst_FE[0]~DUPLICATE_q ))) # (\inst_FE[1]~DUPLICATE_q  & (((\inst_FE[0]~DUPLICATE_q  & \regs[15][2]~q )))) ) ) )

	.dataa(!\inst_FE[1]~DUPLICATE_q ),
	.datab(!\regs[12][2]~q ),
	.datac(!\inst_FE[0]~DUPLICATE_q ),
	.datad(!\regs[15][2]~q ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\regs[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \Mux61~0_combout  & ( \Mux61~3_combout  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\Mux61~2_combout )))) # (inst_FE[2] & (((inst_FE[3])) # (\Mux61~1_combout ))) ) ) ) # ( !\Mux61~0_combout  & ( \Mux61~3_combout  & ( (!inst_FE[2] & 
// (((inst_FE[3] & \Mux61~2_combout )))) # (inst_FE[2] & (((inst_FE[3])) # (\Mux61~1_combout ))) ) ) ) # ( \Mux61~0_combout  & ( !\Mux61~3_combout  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\Mux61~2_combout )))) # (inst_FE[2] & (\Mux61~1_combout  & 
// (!inst_FE[3]))) ) ) ) # ( !\Mux61~0_combout  & ( !\Mux61~3_combout  & ( (!inst_FE[2] & (((inst_FE[3] & \Mux61~2_combout )))) # (inst_FE[2] & (\Mux61~1_combout  & (!inst_FE[3]))) ) ) )

	.dataa(!\Mux61~1_combout ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\Mux61~2_combout ),
	.datae(!\Mux61~0_combout ),
	.dataf(!\Mux61~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N49
dffeas \regval2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2] .is_wysiwyg = "true";
defparam \regval2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N11
dffeas \regval2_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[2] .is_wysiwyg = "true";
defparam \regval2_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N12
cyclonev_lcell_comb \ss0|OUT~0_RTM0103 (
// Equation(s):
// \ss0|OUT~0_RTM0103_combout  = ( regval2_EX[0] & ( regval2_EX[1] & ( (!regval2_EX[3]) # (regval2_EX[2]) ) ) ) # ( !regval2_EX[0] & ( regval2_EX[1] ) ) # ( regval2_EX[0] & ( !regval2_EX[1] & ( !regval2_EX[2] $ (!regval2_EX[3]) ) ) ) # ( !regval2_EX[0] & ( 
// !regval2_EX[1] & ( (!regval2_EX[2]) # (regval2_EX[3]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[2]),
	.datac(gnd),
	.datad(!regval2_EX[3]),
	.datae(!regval2_EX[0]),
	.dataf(!regval2_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_RTM0103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_RTM0103 .extended_lut = "off";
defparam \ss0|OUT~0_RTM0103 .lut_mask = 64'hCCFF33CCFFFFFF33;
defparam \ss0|OUT~0_RTM0103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N24
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( \Equal19~2_combout  & ( (!aluout_EX[7] & (\ctrlsig_EX[1]~DUPLICATE_q  & (\Equal19~5_combout  & \dmem~34_combout ))) ) )

	.dataa(!aluout_EX[7]),
	.datab(!\ctrlsig_EX[1]~DUPLICATE_q ),
	.datac(!\Equal19~5_combout ),
	.datad(!\dmem~34_combout ),
	.datae(gnd),
	.dataf(!\Equal19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h0000000000020002;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N14
dffeas \ss0|OUT~0_NEW_REG100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_RTM0103_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG100 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N9
cyclonev_lcell_comb \ss0|OUT~0_NEW_REG100_RTM0102 (
// Equation(s):
// \ss0|OUT~0_NEW_REG100_RTM0102_combout  = ( !\ss0|OUT~0_OTERM101  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_OTERM101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_NEW_REG100_RTM0102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .extended_lut = "off";
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N27
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( regval2_EX[2] & ( regval2_EX[0] & ( !regval2_EX[3] $ (regval2_EX[1]) ) ) ) # ( !regval2_EX[2] & ( regval2_EX[0] & ( (regval2_EX[3] & regval2_EX[1]) ) ) ) # ( regval2_EX[2] & ( !regval2_EX[0] & ( (regval2_EX[1]) # (regval2_EX[3]) ) 
// ) )

	.dataa(!regval2_EX[3]),
	.datab(!regval2_EX[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[2]),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h0000777711119999;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N28
dffeas \ss0|OUT~1_NEW_REG104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG104 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( regval2_EX[3] & ( regval2_EX[0] & ( (regval2_EX[2] & regval2_EX[1]) ) ) ) # ( regval2_EX[3] & ( !regval2_EX[0] & ( regval2_EX[2] ) ) ) # ( !regval2_EX[3] & ( !regval2_EX[0] & ( (!regval2_EX[2] & regval2_EX[1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[2]),
	.datad(!regval2_EX[1]),
	.datae(!regval2_EX[3]),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h00F00F0F0000000F;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N55
dffeas \ss0|OUT~2_NEW_REG106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG106 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( regval2_EX[0] & ( regval2_EX[1] & ( regval2_EX[2] ) ) ) # ( !regval2_EX[0] & ( regval2_EX[1] & ( (!regval2_EX[2] & regval2_EX[3]) ) ) ) # ( regval2_EX[0] & ( !regval2_EX[1] & ( (!regval2_EX[2] & !regval2_EX[3]) ) ) ) # ( 
// !regval2_EX[0] & ( !regval2_EX[1] & ( (regval2_EX[2] & !regval2_EX[3]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[2]),
	.datac(gnd),
	.datad(!regval2_EX[3]),
	.datae(!regval2_EX[0]),
	.dataf(!regval2_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h3300CC0000CC3333;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N37
dffeas \ss0|OUT~3_NEW_REG108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG108 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( regval2_EX[0] & ( regval2_EX[1] & ( !regval2_EX[3] ) ) ) # ( regval2_EX[0] & ( !regval2_EX[1] & ( (!regval2_EX[2]) # (!regval2_EX[3]) ) ) ) # ( !regval2_EX[0] & ( !regval2_EX[1] & ( (regval2_EX[2] & !regval2_EX[3]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[2]),
	.datac(gnd),
	.datad(!regval2_EX[3]),
	.datae(!regval2_EX[0]),
	.dataf(!regval2_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h3300FFCC0000FF00;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N19
dffeas \ss0|OUT~4_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG110 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N51
cyclonev_lcell_comb \ss0|OUT~5_RTM0115 (
// Equation(s):
// \ss0|OUT~5_RTM0115_combout  = ( regval2_EX[0] & ( regval2_EX[1] & ( regval2_EX[3] ) ) ) # ( !regval2_EX[0] & ( regval2_EX[1] & ( (regval2_EX[2]) # (regval2_EX[3]) ) ) ) # ( regval2_EX[0] & ( !regval2_EX[1] & ( !regval2_EX[3] $ (!regval2_EX[2]) ) ) ) # ( 
// !regval2_EX[0] & ( !regval2_EX[1] ) )

	.dataa(gnd),
	.datab(!regval2_EX[3]),
	.datac(!regval2_EX[2]),
	.datad(gnd),
	.datae(!regval2_EX[0]),
	.dataf(!regval2_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_RTM0115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_RTM0115 .extended_lut = "off";
defparam \ss0|OUT~5_RTM0115 .lut_mask = 64'hFFFF3C3C3F3F3333;
defparam \ss0|OUT~5_RTM0115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N53
dffeas \ss0|OUT~5_NEW_REG112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_RTM0115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG112 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N30
cyclonev_lcell_comb \ss0|OUT~5_NEW_REG112_RTM0114 (
// Equation(s):
// \ss0|OUT~5_NEW_REG112_RTM0114_combout  = ( !\ss0|OUT~5_OTERM113  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_OTERM113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_NEW_REG112_RTM0114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .extended_lut = "off";
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N42
cyclonev_lcell_comb \ss0|OUT~6_RTM0119 (
// Equation(s):
// \ss0|OUT~6_RTM0119_combout  = ( !regval2_EX[3] & ( regval2_EX[0] & ( !regval2_EX[2] $ (regval2_EX[1]) ) ) ) # ( regval2_EX[3] & ( !regval2_EX[0] & ( (regval2_EX[2] & !regval2_EX[1]) ) ) ) # ( !regval2_EX[3] & ( !regval2_EX[0] & ( (!regval2_EX[2] & 
// !regval2_EX[1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[2]),
	.datad(!regval2_EX[1]),
	.datae(!regval2_EX[3]),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0119 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0119 .lut_mask = 64'hF0000F00F00F0000;
defparam \ss0|OUT~6_RTM0119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \ss0|OUT~6_NEW_REG116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_RTM0119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG116 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N51
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG116_RTM0118 (
// Equation(s):
// \ss0|OUT~6_NEW_REG116_RTM0118_combout  = ( !\ss0|OUT~6_OTERM117  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG116_RTM0118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N51
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( regval2_EX[7] & ( (regval2_EX[4] & (!regval2_EX[6] $ (!regval2_EX[5]))) ) ) # ( !regval2_EX[7] & ( (!regval2_EX[5] & (!regval2_EX[4] $ (!regval2_EX[6]))) ) )

	.dataa(gnd),
	.datab(!regval2_EX[4]),
	.datac(!regval2_EX[6]),
	.datad(!regval2_EX[5]),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h3C003C0003300330;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N52
dffeas \ss1|OUT~0_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG82 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N18
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( regval2_EX[7] & ( (!regval2_EX[4] & (regval2_EX[6])) # (regval2_EX[4] & ((regval2_EX[5]))) ) ) # ( !regval2_EX[7] & ( (regval2_EX[6] & (!regval2_EX[4] $ (!regval2_EX[5]))) ) )

	.dataa(!regval2_EX[6]),
	.datab(!regval2_EX[4]),
	.datac(gnd),
	.datad(!regval2_EX[5]),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h1144114444774477;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N19
dffeas \ss1|OUT~1_NEW_REG84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG84 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N21
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( regval2_EX[7] & ( (regval2_EX[6] & ((!regval2_EX[4]) # (regval2_EX[5]))) ) ) # ( !regval2_EX[7] & ( (!regval2_EX[4] & (!regval2_EX[6] & regval2_EX[5])) ) )

	.dataa(gnd),
	.datab(!regval2_EX[4]),
	.datac(!regval2_EX[6]),
	.datad(!regval2_EX[5]),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h00C000C00C0F0C0F;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N22
dffeas \ss1|OUT~2_NEW_REG86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG86 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N54
cyclonev_lcell_comb \ss1|OUT~3_RTM091 (
// Equation(s):
// \ss1|OUT~3_RTM091_combout  = ( regval2_EX[4] & ( (!regval2_EX[6] & ((regval2_EX[5]) # (regval2_EX[7]))) # (regval2_EX[6] & ((!regval2_EX[5]))) ) ) # ( !regval2_EX[4] & ( (!regval2_EX[7] & ((!regval2_EX[6]) # (regval2_EX[5]))) # (regval2_EX[7] & 
// ((!regval2_EX[5]) # (regval2_EX[6]))) ) )

	.dataa(!regval2_EX[7]),
	.datab(!regval2_EX[6]),
	.datac(!regval2_EX[5]),
	.datad(gnd),
	.datae(!regval2_EX[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_RTM091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_RTM091 .extended_lut = "off";
defparam \ss1|OUT~3_RTM091 .lut_mask = 64'hDBDB7C7CDBDB7C7C;
defparam \ss1|OUT~3_RTM091 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \ss1|OUT~3_OTERM89feeder (
// Equation(s):
// \ss1|OUT~3_OTERM89feeder_combout  = ( \ss1|OUT~3_RTM091_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_RTM091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_OTERM89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_OTERM89feeder .extended_lut = "off";
defparam \ss1|OUT~3_OTERM89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~3_OTERM89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N53
dffeas \ss1|OUT~3_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~3_OTERM89feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG88 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \ss1|OUT~3_NEW_REG88_RTM090 (
// Equation(s):
// \ss1|OUT~3_NEW_REG88_RTM090_combout  = ( !\ss1|OUT~3_OTERM89  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_OTERM89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_NEW_REG88_RTM090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG88_RTM090 .extended_lut = "off";
defparam \ss1|OUT~3_NEW_REG88_RTM090 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~3_NEW_REG88_RTM090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N24
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( !regval2_EX[5] & ( regval2_EX[7] & ( (regval2_EX[4] & !regval2_EX[6]) ) ) ) # ( regval2_EX[5] & ( !regval2_EX[7] & ( regval2_EX[4] ) ) ) # ( !regval2_EX[5] & ( !regval2_EX[7] & ( (regval2_EX[6]) # (regval2_EX[4]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[4]),
	.datac(gnd),
	.datad(!regval2_EX[6]),
	.datae(!regval2_EX[5]),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h33FF333333000000;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N26
dffeas \ss1|OUT~4_NEW_REG92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG92 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( regval2_EX[4] & ( !regval2_EX[7] $ (((regval2_EX[6] & !regval2_EX[5]))) ) ) # ( !regval2_EX[4] & ( (!regval2_EX[6] & (!regval2_EX[7] & regval2_EX[5])) ) )

	.dataa(gnd),
	.datab(!regval2_EX[6]),
	.datac(!regval2_EX[7]),
	.datad(!regval2_EX[5]),
	.datae(gnd),
	.dataf(!regval2_EX[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h00C000C0C3F0C3F0;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N8
dffeas \ss1|OUT~5_NEW_REG94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG94 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N24
cyclonev_lcell_comb \ss1|OUT~6_RTM099 (
// Equation(s):
// \ss1|OUT~6_RTM099_combout  = ( regval2_EX[4] & ( (!regval2_EX[7] & (!regval2_EX[6] $ (regval2_EX[5]))) ) ) # ( !regval2_EX[4] & ( (!regval2_EX[5] & (!regval2_EX[7] $ (regval2_EX[6]))) ) )

	.dataa(!regval2_EX[7]),
	.datab(!regval2_EX[6]),
	.datac(!regval2_EX[5]),
	.datad(gnd),
	.datae(!regval2_EX[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM099 .extended_lut = "off";
defparam \ss1|OUT~6_RTM099 .lut_mask = 64'h9090828290908282;
defparam \ss1|OUT~6_RTM099 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \ss1|OUT~6_OTERM97feeder (
// Equation(s):
// \ss1|OUT~6_OTERM97feeder_combout  = ( \ss1|OUT~6_RTM099_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_RTM099_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_OTERM97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_OTERM97feeder .extended_lut = "off";
defparam \ss1|OUT~6_OTERM97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~6_OTERM97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N14
dffeas \ss1|OUT~6_NEW_REG96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_OTERM97feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG96 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG96_RTM098 (
// Equation(s):
// \ss1|OUT~6_NEW_REG96_RTM098_combout  = ( !\ss1|OUT~6_OTERM97  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG96_RTM098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG96_RTM098 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG96_RTM098 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG96_RTM098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N3
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( !regval2_EX[10] & ( regval2_EX[9] & ( (regval2_EX[11] & regval2_EX[8]) ) ) ) # ( regval2_EX[10] & ( !regval2_EX[9] & ( !regval2_EX[11] $ (regval2_EX[8]) ) ) ) # ( !regval2_EX[10] & ( !regval2_EX[9] & ( (!regval2_EX[11] & 
// regval2_EX[8]) ) ) )

	.dataa(!regval2_EX[11]),
	.datab(gnd),
	.datac(!regval2_EX[8]),
	.datad(gnd),
	.datae(!regval2_EX[10]),
	.dataf(!regval2_EX[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h0A0AA5A505050000;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N4
dffeas \ss2|OUT~0_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG62 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N39
cyclonev_lcell_comb \ss2|OUT~1_RTM067 (
// Equation(s):
// \ss2|OUT~1_RTM067_combout  = ( regval2_EX[11] & ( regval2_EX[10] & ( (regval2_EX[8] & !regval2_EX[9]) ) ) ) # ( !regval2_EX[11] & ( regval2_EX[10] & ( !regval2_EX[8] $ (regval2_EX[9]) ) ) ) # ( regval2_EX[11] & ( !regval2_EX[10] & ( (!regval2_EX[8]) # 
// (!regval2_EX[9]) ) ) ) # ( !regval2_EX[11] & ( !regval2_EX[10] ) )

	.dataa(!regval2_EX[8]),
	.datab(gnd),
	.datac(!regval2_EX[9]),
	.datad(gnd),
	.datae(!regval2_EX[11]),
	.dataf(!regval2_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_RTM067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_RTM067 .extended_lut = "off";
defparam \ss2|OUT~1_RTM067 .lut_mask = 64'hFFFFFAFAA5A55050;
defparam \ss2|OUT~1_RTM067 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N24
cyclonev_lcell_comb \ss2|OUT~1_OTERM65feeder (
// Equation(s):
// \ss2|OUT~1_OTERM65feeder_combout  = ( \ss2|OUT~1_RTM067_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_RTM067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_OTERM65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_OTERM65feeder .extended_lut = "off";
defparam \ss2|OUT~1_OTERM65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~1_OTERM65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N26
dffeas \ss2|OUT~1_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_OTERM65feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG64 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N42
cyclonev_lcell_comb \ss2|OUT~1_NEW_REG64_RTM066 (
// Equation(s):
// \ss2|OUT~1_NEW_REG64_RTM066_combout  = ( !\ss2|OUT~1_OTERM65  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_NEW_REG64_RTM066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG64_RTM066 .extended_lut = "off";
defparam \ss2|OUT~1_NEW_REG64_RTM066 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~1_NEW_REG64_RTM066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N12
cyclonev_lcell_comb \ss2|OUT~2_RTM071 (
// Equation(s):
// \ss2|OUT~2_RTM071_combout  = ( regval2_EX[11] & ( (!regval2_EX[10]) # ((regval2_EX[8] & !regval2_EX[9])) ) ) # ( !regval2_EX[11] & ( ((!regval2_EX[9]) # (regval2_EX[10])) # (regval2_EX[8]) ) )

	.dataa(gnd),
	.datab(!regval2_EX[8]),
	.datac(!regval2_EX[9]),
	.datad(!regval2_EX[10]),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_RTM071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_RTM071 .extended_lut = "off";
defparam \ss2|OUT~2_RTM071 .lut_mask = 64'hF3FFF3FFFF30FF30;
defparam \ss2|OUT~2_RTM071 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N51
cyclonev_lcell_comb \ss2|OUT~2_OTERM69feeder (
// Equation(s):
// \ss2|OUT~2_OTERM69feeder_combout  = ( \ss2|OUT~2_RTM071_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_RTM071_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_OTERM69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_OTERM69feeder .extended_lut = "off";
defparam \ss2|OUT~2_OTERM69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~2_OTERM69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \ss2|OUT~2_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_OTERM69feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG68 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N42
cyclonev_lcell_comb \ss2|OUT~2_NEW_REG68_RTM070 (
// Equation(s):
// \ss2|OUT~2_NEW_REG68_RTM070_combout  = ( !\ss2|OUT~2_OTERM69  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_OTERM69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_NEW_REG68_RTM070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG68_RTM070 .extended_lut = "off";
defparam \ss2|OUT~2_NEW_REG68_RTM070 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~2_NEW_REG68_RTM070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N45
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( regval2_EX[11] & ( (regval2_EX[9] & (!regval2_EX[8] $ (regval2_EX[10]))) ) ) # ( !regval2_EX[11] & ( (!regval2_EX[9] & (!regval2_EX[8] $ (!regval2_EX[10]))) # (regval2_EX[9] & (regval2_EX[8] & regval2_EX[10])) ) )

	.dataa(!regval2_EX[9]),
	.datab(!regval2_EX[8]),
	.datac(gnd),
	.datad(!regval2_EX[10]),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h2299229944114411;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N47
dffeas \ss2|OUT~3_NEW_REG72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG72 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N9
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( regval2_EX[11] & ( (!regval2_EX[9] & (regval2_EX[8] & !regval2_EX[10])) ) ) # ( !regval2_EX[11] & ( ((!regval2_EX[9] & regval2_EX[10])) # (regval2_EX[8]) ) )

	.dataa(!regval2_EX[9]),
	.datab(gnd),
	.datac(!regval2_EX[8]),
	.datad(!regval2_EX[10]),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0FAF0FAF0A000A00;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N10
dffeas \ss2|OUT~4_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG74 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N48
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( regval2_EX[11] & ( (!regval2_EX[9] & (regval2_EX[10] & regval2_EX[8])) ) ) # ( !regval2_EX[11] & ( (!regval2_EX[9] & (!regval2_EX[10] & regval2_EX[8])) # (regval2_EX[9] & ((!regval2_EX[10]) # (regval2_EX[8]))) ) )

	.dataa(!regval2_EX[9]),
	.datab(gnd),
	.datac(!regval2_EX[10]),
	.datad(!regval2_EX[8]),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h50F550F5000A000A;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N50
dffeas \ss2|OUT~5_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG76 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N42
cyclonev_lcell_comb \ss2|OUT~6_RTM081 (
// Equation(s):
// \ss2|OUT~6_RTM081_combout  = ( regval2_EX[11] & ( (!regval2_EX[8] & (!regval2_EX[9] & regval2_EX[10])) ) ) # ( !regval2_EX[11] & ( (!regval2_EX[9] & ((!regval2_EX[10]))) # (regval2_EX[9] & (regval2_EX[8] & regval2_EX[10])) ) )

	.dataa(gnd),
	.datab(!regval2_EX[8]),
	.datac(!regval2_EX[9]),
	.datad(!regval2_EX[10]),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM081 .extended_lut = "off";
defparam \ss2|OUT~6_RTM081 .lut_mask = 64'hF003F00300C000C0;
defparam \ss2|OUT~6_RTM081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N12
cyclonev_lcell_comb \ss2|OUT~6_OTERM79feeder (
// Equation(s):
// \ss2|OUT~6_OTERM79feeder_combout  = ( \ss2|OUT~6_RTM081_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_RTM081_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_OTERM79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_OTERM79feeder .extended_lut = "off";
defparam \ss2|OUT~6_OTERM79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~6_OTERM79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N14
dffeas \ss2|OUT~6_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_OTERM79feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG78 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N33
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG78_RTM080 (
// Equation(s):
// \ss2|OUT~6_NEW_REG78_RTM080_combout  = ( !\ss2|OUT~6_OTERM79  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG78_RTM080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG78_RTM080 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG78_RTM080 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG78_RTM080 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N48
cyclonev_lcell_comb \ss3|OUT~0_RTM045 (
// Equation(s):
// \ss3|OUT~0_RTM045_combout  = ( regval2_EX[12] & ( (!regval2_EX[15] & ((regval2_EX[13]) # (regval2_EX[14]))) # (regval2_EX[15] & (!regval2_EX[14] $ (regval2_EX[13]))) ) ) # ( !regval2_EX[12] & ( ((!regval2_EX[14]) # (regval2_EX[13])) # (regval2_EX[15]) ) )

	.dataa(gnd),
	.datab(!regval2_EX[15]),
	.datac(!regval2_EX[14]),
	.datad(!regval2_EX[13]),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_RTM045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_RTM045 .extended_lut = "off";
defparam \ss3|OUT~0_RTM045 .lut_mask = 64'hF3FFF3FF3CCF3CCF;
defparam \ss3|OUT~0_RTM045 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N24
cyclonev_lcell_comb \ss3|OUT~0_OTERM43feeder (
// Equation(s):
// \ss3|OUT~0_OTERM43feeder_combout  = ( \ss3|OUT~0_RTM045_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_RTM045_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_OTERM43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_OTERM43feeder .extended_lut = "off";
defparam \ss3|OUT~0_OTERM43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~0_OTERM43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N26
dffeas \ss3|OUT~0_NEW_REG42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_OTERM43feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG42 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N18
cyclonev_lcell_comb \ss3|OUT~0_NEW_REG42_RTM044 (
// Equation(s):
// \ss3|OUT~0_NEW_REG42_RTM044_combout  = ( !\ss3|OUT~0_OTERM43  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_OTERM43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_NEW_REG42_RTM044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG42_RTM044 .extended_lut = "off";
defparam \ss3|OUT~0_NEW_REG42_RTM044 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~0_NEW_REG42_RTM044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N24
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( regval2_EX[12] & ( (!regval2_EX[15] & (regval2_EX[14] & !regval2_EX[13])) # (regval2_EX[15] & ((regval2_EX[13]))) ) ) # ( !regval2_EX[12] & ( (regval2_EX[14] & ((regval2_EX[13]) # (regval2_EX[15]))) ) )

	.dataa(gnd),
	.datab(!regval2_EX[15]),
	.datac(!regval2_EX[14]),
	.datad(!regval2_EX[13]),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h030F030F0C330C33;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N25
dffeas \ss3|OUT~1_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG46 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N15
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( regval2_EX[14] & ( (regval2_EX[15] & ((!regval2_EX[12]) # (regval2_EX[13]))) ) ) # ( !regval2_EX[14] & ( (regval2_EX[13] & (!regval2_EX[15] & !regval2_EX[12])) ) )

	.dataa(!regval2_EX[13]),
	.datab(gnd),
	.datac(!regval2_EX[15]),
	.datad(!regval2_EX[12]),
	.datae(gnd),
	.dataf(!regval2_EX[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h500050000F050F05;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N16
dffeas \ss3|OUT~2_NEW_REG48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG48 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N54
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( regval2_EX[13] & ( regval2_EX[15] & ( !regval2_EX[12] $ (regval2_EX[14]) ) ) ) # ( regval2_EX[13] & ( !regval2_EX[15] & ( (regval2_EX[12] & regval2_EX[14]) ) ) ) # ( !regval2_EX[13] & ( !regval2_EX[15] & ( !regval2_EX[12] $ 
// (!regval2_EX[14]) ) ) )

	.dataa(!regval2_EX[12]),
	.datab(gnd),
	.datac(!regval2_EX[14]),
	.datad(gnd),
	.datae(!regval2_EX[13]),
	.dataf(!regval2_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h5A5A05050000A5A5;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N55
dffeas \ss3|OUT~3_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG50 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N45
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( !regval2_EX[14] & ( regval2_EX[15] & ( (regval2_EX[12] & !regval2_EX[13]) ) ) ) # ( regval2_EX[14] & ( !regval2_EX[15] & ( (!regval2_EX[13]) # (regval2_EX[12]) ) ) ) # ( !regval2_EX[14] & ( !regval2_EX[15] & ( regval2_EX[12] ) ) )

	.dataa(!regval2_EX[12]),
	.datab(gnd),
	.datac(!regval2_EX[13]),
	.datad(gnd),
	.datae(!regval2_EX[14]),
	.dataf(!regval2_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h5555F5F550500000;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N46
dffeas \ss3|OUT~4_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG52 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N15
cyclonev_lcell_comb \ss3|OUT~5_RTM057 (
// Equation(s):
// \ss3|OUT~5_RTM057_combout  = ( regval2_EX[12] & ( !regval2_EX[15] $ (((!regval2_EX[14]) # (regval2_EX[13]))) ) ) # ( !regval2_EX[12] & ( ((!regval2_EX[13]) # (regval2_EX[15])) # (regval2_EX[14]) ) )

	.dataa(!regval2_EX[14]),
	.datab(!regval2_EX[15]),
	.datac(!regval2_EX[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_RTM057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_RTM057 .extended_lut = "off";
defparam \ss3|OUT~5_RTM057 .lut_mask = 64'hF7F7F7F763636363;
defparam \ss3|OUT~5_RTM057 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N17
dffeas \ss3|OUT~5_NEW_REG54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_RTM057_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG54 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N30
cyclonev_lcell_comb \ss3|OUT~5_NEW_REG54_RTM056 (
// Equation(s):
// \ss3|OUT~5_NEW_REG54_RTM056_combout  = ( !\ss3|OUT~5_OTERM55  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_OTERM55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_NEW_REG54_RTM056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG54_RTM056 .extended_lut = "off";
defparam \ss3|OUT~5_NEW_REG54_RTM056 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~5_NEW_REG54_RTM056 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N12
cyclonev_lcell_comb \ss3|OUT~6_RTM061 (
// Equation(s):
// \ss3|OUT~6_RTM061_combout  = ( regval2_EX[12] & ( (!regval2_EX[15] & (!regval2_EX[14] $ (regval2_EX[13]))) ) ) # ( !regval2_EX[12] & ( (!regval2_EX[13] & (!regval2_EX[14] $ (regval2_EX[15]))) ) )

	.dataa(!regval2_EX[14]),
	.datab(!regval2_EX[15]),
	.datac(!regval2_EX[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_RTM061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_RTM061 .extended_lut = "off";
defparam \ss3|OUT~6_RTM061 .lut_mask = 64'h9090909084848484;
defparam \ss3|OUT~6_RTM061 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \ss3|OUT~6_OTERM59feeder (
// Equation(s):
// \ss3|OUT~6_OTERM59feeder_combout  = ( \ss3|OUT~6_RTM061_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~6_RTM061_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_OTERM59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_OTERM59feeder .extended_lut = "off";
defparam \ss3|OUT~6_OTERM59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~6_OTERM59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N26
dffeas \ss3|OUT~6_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~6_OTERM59feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG58 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \ss3|OUT~6_NEW_REG58_RTM060 (
// Equation(s):
// \ss3|OUT~6_NEW_REG58_RTM060_combout  = ( !\ss3|OUT~6_OTERM59  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~6_OTERM59 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_NEW_REG58_RTM060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG58_RTM060 .extended_lut = "off";
defparam \ss3|OUT~6_NEW_REG58_RTM060 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~6_NEW_REG58_RTM060 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N27
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( regval2_EX[19] & ( (regval2_EX[16] & (!regval2_EX[18] $ (!regval2_EX[17]))) ) ) # ( !regval2_EX[19] & ( (!regval2_EX[17] & (!regval2_EX[18] $ (!regval2_EX[16]))) ) )

	.dataa(!regval2_EX[18]),
	.datab(gnd),
	.datac(!regval2_EX[16]),
	.datad(!regval2_EX[17]),
	.datae(gnd),
	.dataf(!regval2_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h5A005A00050A050A;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N28
dffeas \ss4|OUT~0_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG22 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N57
cyclonev_lcell_comb \ss4|OUT~1_RTM027 (
// Equation(s):
// \ss4|OUT~1_RTM027_combout  = ( regval2_EX[18] & ( regval2_EX[17] & ( (!regval2_EX[19] & regval2_EX[16]) ) ) ) # ( !regval2_EX[18] & ( regval2_EX[17] & ( (!regval2_EX[19]) # (!regval2_EX[16]) ) ) ) # ( regval2_EX[18] & ( !regval2_EX[17] & ( !regval2_EX[19] 
// $ (regval2_EX[16]) ) ) ) # ( !regval2_EX[18] & ( !regval2_EX[17] ) )

	.dataa(!regval2_EX[19]),
	.datab(gnd),
	.datac(!regval2_EX[16]),
	.datad(gnd),
	.datae(!regval2_EX[18]),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM027 .extended_lut = "off";
defparam \ss4|OUT~1_RTM027 .lut_mask = 64'hFFFFA5A5FAFA0A0A;
defparam \ss4|OUT~1_RTM027 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N58
dffeas \ss4|OUT~1_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_RTM027_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG24 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N36
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG24_RTM026 (
// Equation(s):
// \ss4|OUT~1_NEW_REG24_RTM026_combout  = ( !\ss4|OUT~1_OTERM25  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG24_RTM026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG24_RTM026 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG24_RTM026 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG24_RTM026 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N39
cyclonev_lcell_comb \ss4|OUT~2_RTM031 (
// Equation(s):
// \ss4|OUT~2_RTM031_combout  = ( regval2_EX[19] & ( (!regval2_EX[18]) # ((regval2_EX[16] & !regval2_EX[17])) ) ) # ( !regval2_EX[19] & ( ((!regval2_EX[17]) # (regval2_EX[16])) # (regval2_EX[18]) ) )

	.dataa(!regval2_EX[18]),
	.datab(!regval2_EX[16]),
	.datac(gnd),
	.datad(!regval2_EX[17]),
	.datae(gnd),
	.dataf(!regval2_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_RTM031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_RTM031 .extended_lut = "off";
defparam \ss4|OUT~2_RTM031 .lut_mask = 64'hFF77FF77BBAABBAA;
defparam \ss4|OUT~2_RTM031 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N41
dffeas \ss4|OUT~2_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_RTM031_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG28 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N18
cyclonev_lcell_comb \ss4|OUT~2_NEW_REG28_RTM030 (
// Equation(s):
// \ss4|OUT~2_NEW_REG28_RTM030_combout  = ( !\ss4|OUT~2_OTERM29  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~2_OTERM29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_NEW_REG28_RTM030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG28_RTM030 .extended_lut = "off";
defparam \ss4|OUT~2_NEW_REG28_RTM030 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~2_NEW_REG28_RTM030 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N51
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( regval2_EX[19] & ( (regval2_EX[17] & (!regval2_EX[18] $ (regval2_EX[16]))) ) ) # ( !regval2_EX[19] & ( (!regval2_EX[18] & (regval2_EX[16] & !regval2_EX[17])) # (regval2_EX[18] & (!regval2_EX[16] $ (regval2_EX[17]))) ) )

	.dataa(!regval2_EX[18]),
	.datab(gnd),
	.datac(!regval2_EX[16]),
	.datad(!regval2_EX[17]),
	.datae(gnd),
	.dataf(!regval2_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h5A055A0500A500A5;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N52
dffeas \ss4|OUT~3_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG32 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N6
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( regval2_EX[18] & ( regval2_EX[17] & ( (regval2_EX[16] & !regval2_EX[19]) ) ) ) # ( !regval2_EX[18] & ( regval2_EX[17] & ( (regval2_EX[16] & !regval2_EX[19]) ) ) ) # ( regval2_EX[18] & ( !regval2_EX[17] & ( !regval2_EX[19] ) ) ) # ( 
// !regval2_EX[18] & ( !regval2_EX[17] & ( regval2_EX[16] ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[16]),
	.datac(!regval2_EX[19]),
	.datad(gnd),
	.datae(!regval2_EX[18]),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h3333F0F030303030;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N8
dffeas \ss4|OUT~4_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG34 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N0
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( regval2_EX[18] & ( regval2_EX[17] & ( (regval2_EX[16] & !regval2_EX[19]) ) ) ) # ( !regval2_EX[18] & ( regval2_EX[17] & ( !regval2_EX[19] ) ) ) # ( regval2_EX[18] & ( !regval2_EX[17] & ( (regval2_EX[16] & regval2_EX[19]) ) ) ) # ( 
// !regval2_EX[18] & ( !regval2_EX[17] & ( (regval2_EX[16] & !regval2_EX[19]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[16]),
	.datac(!regval2_EX[19]),
	.datad(gnd),
	.datae(!regval2_EX[18]),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h30300303F0F03030;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N2
dffeas \ss4|OUT~5_NEW_REG36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG36 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N36
cyclonev_lcell_comb \ss4|OUT~6_RTM041 (
// Equation(s):
// \ss4|OUT~6_RTM041_combout  = ( regval2_EX[17] & ( (regval2_EX[16] & (!regval2_EX[19] & regval2_EX[18])) ) ) # ( !regval2_EX[17] & ( (!regval2_EX[19] & ((!regval2_EX[18]))) # (regval2_EX[19] & (!regval2_EX[16] & regval2_EX[18])) ) )

	.dataa(gnd),
	.datab(!regval2_EX[16]),
	.datac(!regval2_EX[19]),
	.datad(!regval2_EX[18]),
	.datae(gnd),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM041 .extended_lut = "off";
defparam \ss4|OUT~6_RTM041 .lut_mask = 64'hF00CF00C00300030;
defparam \ss4|OUT~6_RTM041 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \ss4|OUT~6_OTERM39feeder (
// Equation(s):
// \ss4|OUT~6_OTERM39feeder_combout  = ( \ss4|OUT~6_RTM041_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_RTM041_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_OTERM39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_OTERM39feeder .extended_lut = "off";
defparam \ss4|OUT~6_OTERM39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~6_OTERM39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \ss4|OUT~6_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~6_OTERM39feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG38 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG38_RTM040 (
// Equation(s):
// \ss4|OUT~6_NEW_REG38_RTM040_combout  = ( !\ss4|OUT~6_OTERM39  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_OTERM39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG38_RTM040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG38_RTM040 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG38_RTM040 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~6_NEW_REG38_RTM040 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( regval2_EX[20] & ( regval2_EX[23] & ( !regval2_EX[21] $ (!regval2_EX[22]) ) ) ) # ( regval2_EX[20] & ( !regval2_EX[23] & ( (!regval2_EX[21] & !regval2_EX[22]) ) ) ) # ( !regval2_EX[20] & ( !regval2_EX[23] & ( (!regval2_EX[21] & 
// regval2_EX[22]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[21]),
	.datad(!regval2_EX[22]),
	.datae(!regval2_EX[20]),
	.dataf(!regval2_EX[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h00F0F00000000FF0;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \ss5|OUT~0_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG0 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \ss5|OUT~1_RTM05 (
// Equation(s):
// \ss5|OUT~1_RTM05_combout  = ( regval2_EX[21] & ( (!regval2_EX[20] & (!regval2_EX[22])) # (regval2_EX[20] & ((!regval2_EX[23]))) ) ) # ( !regval2_EX[21] & ( (!regval2_EX[22]) # (!regval2_EX[23] $ (regval2_EX[20])) ) )

	.dataa(gnd),
	.datab(!regval2_EX[22]),
	.datac(!regval2_EX[23]),
	.datad(!regval2_EX[20]),
	.datae(gnd),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_RTM05_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_RTM05 .extended_lut = "off";
defparam \ss5|OUT~1_RTM05 .lut_mask = 64'hFCCFFCCFCCF0CCF0;
defparam \ss5|OUT~1_RTM05 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \ss5|OUT~1_OTERM3feeder (
// Equation(s):
// \ss5|OUT~1_OTERM3feeder_combout  = ( \ss5|OUT~1_RTM05_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_RTM05_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_OTERM3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_OTERM3feeder .extended_lut = "off";
defparam \ss5|OUT~1_OTERM3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~1_OTERM3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N53
dffeas \ss5|OUT~1_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~1_OTERM3feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG2 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N24
cyclonev_lcell_comb \ss5|OUT~1_NEW_REG2_RTM04 (
// Equation(s):
// \ss5|OUT~1_NEW_REG2_RTM04_combout  = ( !\ss5|OUT~1_OTERM3  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_OTERM3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_NEW_REG2_RTM04_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG2_RTM04 .extended_lut = "off";
defparam \ss5|OUT~1_NEW_REG2_RTM04 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~1_NEW_REG2_RTM04 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \ss5|OUT~2_RTM09 (
// Equation(s):
// \ss5|OUT~2_RTM09_combout  = ( regval2_EX[20] & ( regval2_EX[21] & ( (!regval2_EX[22]) # (!regval2_EX[23]) ) ) ) # ( !regval2_EX[20] & ( regval2_EX[21] & ( !regval2_EX[22] $ (!regval2_EX[23]) ) ) ) # ( regval2_EX[20] & ( !regval2_EX[21] ) ) # ( 
// !regval2_EX[20] & ( !regval2_EX[21] & ( (!regval2_EX[22]) # (!regval2_EX[23]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[22]),
	.datac(!regval2_EX[23]),
	.datad(gnd),
	.datae(!regval2_EX[20]),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_RTM09_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_RTM09 .extended_lut = "off";
defparam \ss5|OUT~2_RTM09 .lut_mask = 64'hFCFCFFFF3C3CFCFC;
defparam \ss5|OUT~2_RTM09 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \ss5|OUT~2_OTERM7feeder (
// Equation(s):
// \ss5|OUT~2_OTERM7feeder_combout  = ( \ss5|OUT~2_RTM09_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_RTM09_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_OTERM7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_OTERM7feeder .extended_lut = "off";
defparam \ss5|OUT~2_OTERM7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~2_OTERM7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N26
dffeas \ss5|OUT~2_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_OTERM7feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG6 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N45
cyclonev_lcell_comb \ss5|OUT~2_NEW_REG6_RTM08 (
// Equation(s):
// \ss5|OUT~2_NEW_REG6_RTM08_combout  = ( !\ss5|OUT~2_OTERM7  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_OTERM7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_NEW_REG6_RTM08_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG6_RTM08 .extended_lut = "off";
defparam \ss5|OUT~2_NEW_REG6_RTM08 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~2_NEW_REG6_RTM08 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N51
cyclonev_lcell_comb \ss5|OUT~3_RTM013 (
// Equation(s):
// \ss5|OUT~3_RTM013_combout  = ( regval2_EX[20] & ( regval2_EX[21] & ( !regval2_EX[22] ) ) ) # ( !regval2_EX[20] & ( regval2_EX[21] & ( (!regval2_EX[23]) # (regval2_EX[22]) ) ) ) # ( regval2_EX[20] & ( !regval2_EX[21] & ( (regval2_EX[22]) # (regval2_EX[23]) 
// ) ) ) # ( !regval2_EX[20] & ( !regval2_EX[21] & ( (!regval2_EX[22]) # (regval2_EX[23]) ) ) )

	.dataa(!regval2_EX[23]),
	.datab(gnd),
	.datac(!regval2_EX[22]),
	.datad(gnd),
	.datae(!regval2_EX[20]),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM013 .extended_lut = "off";
defparam \ss5|OUT~3_RTM013 .lut_mask = 64'hF5F55F5FAFAFF0F0;
defparam \ss5|OUT~3_RTM013 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \ss5|OUT~3_OTERM11feeder (
// Equation(s):
// \ss5|OUT~3_OTERM11feeder_combout  = ( \ss5|OUT~3_RTM013_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_RTM013_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_OTERM11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_OTERM11feeder .extended_lut = "off";
defparam \ss5|OUT~3_OTERM11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~3_OTERM11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N26
dffeas \ss5|OUT~3_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~3_OTERM11feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG10 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG10_RTM012 (
// Equation(s):
// \ss5|OUT~3_NEW_REG10_RTM012_combout  = ( !\ss5|OUT~3_OTERM11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG10_RTM012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG10_RTM012 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG10_RTM012 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG10_RTM012 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N42
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( regval2_EX[20] & ( regval2_EX[22] & ( !regval2_EX[23] ) ) ) # ( !regval2_EX[20] & ( regval2_EX[22] & ( (!regval2_EX[21] & !regval2_EX[23]) ) ) ) # ( regval2_EX[20] & ( !regval2_EX[22] & ( (!regval2_EX[21]) # (!regval2_EX[23]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[21]),
	.datac(!regval2_EX[23]),
	.datad(gnd),
	.datae(!regval2_EX[20]),
	.dataf(!regval2_EX[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0000FCFCC0C0F0F0;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N43
dffeas \ss5|OUT~4_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG14 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N12
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( regval2_EX[20] & ( regval2_EX[21] & ( !regval2_EX[23] ) ) ) # ( !regval2_EX[20] & ( regval2_EX[21] & ( (!regval2_EX[22] & !regval2_EX[23]) ) ) ) # ( regval2_EX[20] & ( !regval2_EX[21] & ( !regval2_EX[22] $ (regval2_EX[23]) ) ) )

	.dataa(gnd),
	.datab(!regval2_EX[22]),
	.datac(!regval2_EX[23]),
	.datad(gnd),
	.datae(!regval2_EX[20]),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h0000C3C3C0C0F0F0;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \ss5|OUT~5_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG16 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \ss5|OUT~6_RTM021 (
// Equation(s):
// \ss5|OUT~6_RTM021_combout  = ( regval2_EX[20] & ( regval2_EX[21] & ( (!regval2_EX[23] & regval2_EX[22]) ) ) ) # ( regval2_EX[20] & ( !regval2_EX[21] & ( (!regval2_EX[23] & !regval2_EX[22]) ) ) ) # ( !regval2_EX[20] & ( !regval2_EX[21] & ( !regval2_EX[23] 
// $ (regval2_EX[22]) ) ) )

	.dataa(!regval2_EX[23]),
	.datab(!regval2_EX[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[20]),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM021 .extended_lut = "off";
defparam \ss5|OUT~6_RTM021 .lut_mask = 64'h9999888800002222;
defparam \ss5|OUT~6_RTM021 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \ss5|OUT~6_OTERM19feeder (
// Equation(s):
// \ss5|OUT~6_OTERM19feeder_combout  = ( \ss5|OUT~6_RTM021_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_RTM021_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_OTERM19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_OTERM19feeder .extended_lut = "off";
defparam \ss5|OUT~6_OTERM19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~6_OTERM19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N14
dffeas \ss5|OUT~6_NEW_REG18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~6_OTERM19feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG18 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG18_RTM020 (
// Equation(s):
// \ss5|OUT~6_NEW_REG18_RTM020_combout  = ( !\ss5|OUT~6_OTERM19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_OTERM19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG18_RTM020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG18_RTM020 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG18_RTM020 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~6_NEW_REG18_RTM020 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y35_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
