
*** Running vivado
    with args -log mmatrix.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mmatrix.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mmatrix.tcl -notrace
Command: synth_design -top mmatrix -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 626053
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 7892 ; free virtual = 11845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mmatrix' [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mmatrix' (0#1) [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
WARNING: [Synth 8-7137] Register matrix_0_reg in module mmatrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register matrix_1_reg in module mmatrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register matrix_o_reg in module mmatrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:113]
WARNING: [Synth 8-4767] Trying to implement RAM 'matrix_0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "matrix_0_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'matrix_1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "matrix_1_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 7949 ; free virtual = 11911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 7944 ; free virtual = 11905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7944 ; free virtual = 11905
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmatrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              001 |                               00
                out_data |                              010 |                               01
                  end_mm |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mmatrix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7889 ; free virtual = 11856
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP matrix_mm_3, operation Mode is: A*B.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: Generating DSP matrix_mm_3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: Generating DSP matrix_mm_3, operation Mode is: A*B.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: Generating DSP matrix_mm_3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: operator matrix_mm_3 is absorbed into DSP matrix_mm_3.
DSP Report: Generating DSP matrix_mm_1, operation Mode is: A*B.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: Generating DSP matrix_mm_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: Generating DSP matrix_mm_1, operation Mode is: A*B.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: Generating DSP matrix_mm_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: operator matrix_mm_1 is absorbed into DSP matrix_mm_1.
DSP Report: Generating DSP matrix_mm_2, operation Mode is: A*B.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: Generating DSP matrix_mm_2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: Generating DSP matrix_mm_2, operation Mode is: A*B.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: Generating DSP matrix_mm_2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: operator matrix_mm_2 is absorbed into DSP matrix_mm_2.
DSP Report: Generating DSP matrix_mm_0, operation Mode is: A*B.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: Generating DSP matrix_mm_0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: Generating DSP matrix_mm_0, operation Mode is: A*B.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: Generating DSP matrix_mm_0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
DSP Report: operator matrix_mm_0 is absorbed into DSP matrix_mm_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7575 ; free virtual = 11580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmatrix     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7575 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7569 ; free virtual = 11575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmatrix     | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mmatrix     | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    24|
|3     |DSP48E1 |    12|
|4     |LUT1    |     2|
|5     |LUT2    |    63|
|6     |LUT3    |    36|
|7     |LUT4    |     7|
|8     |LUT5    |    66|
|9     |LUT6    |   421|
|10    |FDCE    |    13|
|11    |FDPE    |     2|
|12    |FDRE    |  1056|
|13    |IBUF    |    68|
|14    |OBUF    |    34|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1805|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7565 ; free virtual = 11572
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.082 ; gain = 8.004 ; free physical = 7575 ; free virtual = 11581
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2911.090 ; gain = 8.004 ; free physical = 7575 ; free virtual = 11581
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2911.090 ; gain = 0.000 ; free physical = 7559 ; free virtual = 11567
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mmatrix' is not ideal for floorplanning, since the cellview 'mmatrix' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.102 ; gain = 0.000 ; free physical = 7558 ; free virtual = 11581
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d30f8c4
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2951.102 ; gain = 48.023 ; free physical = 7764 ; free virtual = 11787
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.runs/synth_1/mmatrix.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mmatrix_utilization_synth.rpt -pb mmatrix_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 06:12:17 2023...
