#include <string.h>
#include "imxrt.h"
#include "usb_device.h"
#include "usb_host.h"

extern uint32_t millis(void);
extern void delay(uint32_t msec);
static usb_dev_dqh_t dqh_list[USB_DEV_NUM_ENDPOINTS * 2]
	__attribute__((section(".dmabuffers"), aligned(4096)));

// dTDs — one for EP0 TX, one for EP0 RX (status), one per interrupt IN endpoint
static usb_dev_dtd_t dtd_ep0_tx  __attribute__((section(".dmabuffers"), aligned(32)));
static usb_dev_dtd_t dtd_ep0_rx  __attribute__((section(".dmabuffers"), aligned(32)));
static usb_dev_dtd_t dtd_int_tx[MAX_INT_EPS]
	__attribute__((section(".dmabuffers"), aligned(32)));

// Data buffers — double-banked: USB DMA reads bank[active], CPU writes bank[!active]
static uint8_t ep0_tx_buf[512] __attribute__((section(".dmabuffers"), aligned(32)));
static uint8_t ep0_rx_buf[512] __attribute__((section(".dmabuffers"), aligned(32)));
static uint8_t int_tx_buf[MAX_INT_EPS][2][64]
	__attribute__((section(".dmabuffers"), aligned(32)));
static usb_dev_dtd_t dtd_int_rx[MAX_INT_OUT_EPS]
	__attribute__((section(".dmabuffers"), aligned(32)));
static uint8_t int_rx_buf[MAX_INT_OUT_EPS][2][64]
	__attribute__((section(".dmabuffers"), aligned(32)));
static const captured_descriptors_t *cap_desc;
static usb_dev_state_t dev_state;
static uint8_t ep_to_slot[USB_DEV_NUM_ENDPOINTS]; // EP num -> dtd/buf slot
static uint8_t num_int_eps;
static uint8_t ep_busy_mask;     // bit set = EP has active DMA transfer in flight
static uint8_t active_bank_mask; // bit set = EP using bank 1, clear = bank 0
static uint8_t pending_len[USB_DEV_NUM_ENDPOINTS];  // 0 = no pending report staged
static uint8_t ep_to_slot_out[USB_DEV_NUM_ENDPOINTS]; // OUT EP num -> slot
static uint8_t num_int_out_eps;
static uint8_t out_active_bank_mask;  // bit set = EP using bank 1, clear = bank 0
static uint8_t out_pending_mask;      // bit set = EP has a completed packet waiting to be drained
static uint16_t out_maxpkt[MAX_INT_OUT_EPS]; // wMaxPacketSize per OUT slot, clamped to buffer size

static struct {
	usb_setup_t setup;
	uint8_t     data[512];  // matches ep0_rx_buf so we never truncate control-OUT
	uint16_t    data_len;
	bool        pending;
} deferred_out;

_Static_assert(sizeof(deferred_out.data) >= sizeof(ep0_rx_buf),
	"deferred_out.data must be >= ep0_rx_buf so handle_passthrough never silently drops control-OUT data");

static volatile uint32_t *endptctrl_reg(uint8_t ep)
{
	// ENDPTCTRL0-7 at offset 0x1C0 + ep*4
	return (volatile uint32_t *)(0x402E0000 + 0x1C0 + ep * 4);
}

// Set or clear an endpoint halt.  On clear, also reset the data toggle by
// writing the TXR/RXR bit (the hardware uses the write-1-to-toggle semantics).
static void endpoint_set_halt(uint8_t ep_num, bool halt, bool in)
{
	if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) return;
	volatile uint32_t *epctrl = endptctrl_reg(ep_num);
	if (in) {
		if (halt) {
			*epctrl |= USB_ENDPTCTRL_TXS;
		} else {
			*epctrl &= ~USB_ENDPTCTRL_TXS;
			*epctrl |= USB_ENDPTCTRL_TXR;
		}
	} else {
		if (halt) {
			*epctrl |= USB_ENDPTCTRL_RXS;
		} else {
			*epctrl &= ~USB_ENDPTCTRL_RXS;
			*epctrl |= USB_ENDPTCTRL_RXR;
		}
	}
	asm volatile("dsb" ::: "memory");
}

// Prime an interrupt IN endpoint from a specific bank buffer.
// Caller must ensure EP is not busy.
__attribute__((section(".fastrun")))
static void prime_int_ep(uint8_t ep_num, uint8_t slot, uint8_t bank, uint16_t len)
{
	uint8_t qh_idx = ep_num * 2 + 1;
	uint32_t buf_addr = (uint32_t)int_tx_buf[slot][bank];

	dtd_int_tx[slot].next = DTD_TERMINATE;
	dtd_int_tx[slot].token = DTD_ACTIVE | DTD_IOC | DTD_TOTAL_BYTES(len);
	dtd_int_tx[slot].buffer[0] = buf_addr;
	dtd_int_tx[slot].buffer[1] = (buf_addr + 4096u) & ~0xFFFu;

	dqh_list[qh_idx].next = (uint32_t)&dtd_int_tx[slot];
	dqh_list[qh_idx].token = 0;
	asm volatile("dsb" ::: "memory");

	USB1_ENDPTPRIME = (1 << (16 + ep_num));
	if (bank)
		active_bank_mask |= (1 << ep_num);
	else
		active_bank_mask &= ~(1 << ep_num);
	ep_busy_mask |= (1 << ep_num);
}

// Prime an interrupt OUT endpoint to receive into the given bank buffer.
// Caller must ensure EP is not already armed for the same bank.
static void prime_int_out_ep(uint8_t ep_num, uint8_t slot, uint8_t bank, uint16_t maxpkt)
{
	uint8_t qh_idx = ep_num * 2;  // OUT (RX) side of the dQH pair

	dtd_int_rx[slot].next  = DTD_TERMINATE;
	dtd_int_rx[slot].token = DTD_ACTIVE | DTD_IOC | DTD_TOTAL_BYTES(maxpkt);
	dtd_int_rx[slot].buffer[0] = (uint32_t)int_rx_buf[slot][bank];
	dtd_int_rx[slot].buffer[1] = ((uint32_t)int_rx_buf[slot][bank] + 4096) & ~0xFFFu;

	dqh_list[qh_idx].next  = (uint32_t)&dtd_int_rx[slot];
	dqh_list[qh_idx].token = 0;
	asm volatile("dsb" ::: "memory");

	USB1_ENDPTPRIME = (1 << ep_num);  // RX prime bit = ep_num (no +16)
	if (bank)
		out_active_bank_mask |= (1 << ep_num);
	else
		out_active_bank_mask &= ~(1 << ep_num);
}

static void ep0_tx_data(const uint8_t *data, uint16_t len)
{
	if (data && len > 0) {
		if (len > sizeof(ep0_tx_buf)) len = sizeof(ep0_tx_buf);
		memcpy(ep0_tx_buf, data, len);
	}

	memset(&dtd_ep0_tx, 0, sizeof(dtd_ep0_tx));
	dtd_ep0_tx.next = DTD_TERMINATE;
	dtd_ep0_tx.token = DTD_ACTIVE | DTD_IOC | DTD_TOTAL_BYTES(len);
	if (len > 0) {
		dtd_ep0_tx.buffer[0] = (uint32_t)ep0_tx_buf;
		dtd_ep0_tx.buffer[1] = ((uint32_t)ep0_tx_buf + 4096) & ~0xFFF;
	}
	dqh_list[1].next = (uint32_t)&dtd_ep0_tx;
	dqh_list[1].token = 0;
	asm volatile("dsb" ::: "memory");

	USB1_ENDPTPRIME = (1 << 16);

	// Prime EP0 RX for STATUS OUT ZLP (avoids NAK → host retry stall)
	if (len > 0) {
		memset(&dtd_ep0_rx, 0, sizeof(dtd_ep0_rx));
		dtd_ep0_rx.next  = DTD_TERMINATE;
		dtd_ep0_rx.token = DTD_ACTIVE | DTD_IOC | DTD_TOTAL_BYTES(0);

		dqh_list[0].next  = (uint32_t)&dtd_ep0_rx;
		dqh_list[0].token = 0;
		asm volatile("dsb" ::: "memory");

		USB1_ENDPTPRIME |= (1 << 0);
	}
}

static void handle_passthrough(const usb_setup_t *setup);

static void ep0_stall(void)
{
	USB1_ENDPTCTRL0 |= USB_ENDPTCTRL_TXS | USB_ENDPTCTRL_RXS;
}
static void handle_get_descriptor(const usb_setup_t *setup)
{
	uint8_t desc_type = setup->wValue >> 8;
	uint8_t desc_index = setup->wValue & 0xFF;
	uint16_t max_len = setup->wLength;
	const uint8_t *data = NULL;
	uint16_t len = 0;

	switch (desc_type) {
	case USB_DESC_DEVICE:
		data = cap_desc->device_desc;
		len = cap_desc->device_desc_len;
		break;

	case USB_DESC_CONFIGURATION:
		data = cap_desc->config_desc;
		len = cap_desc->config_desc_len;
		break;

	case USB_DESC_STRING:
		if (desc_index == 0) {
			if (cap_desc->langid_desc_len > 0) {
				data = cap_desc->langid_desc;
				len  = cap_desc->langid_desc_len;
			} else {
				// Fallback: synthesize 0x0409 if capture failed.
				static const uint8_t langid_fallback[] = {0x04, 0x03, 0x09, 0x04};
				data = langid_fallback;
				len  = sizeof(langid_fallback);
			}
		} else if (desc_index == 0xEE && cap_desc->ms_os_desc_len > 0) {
			data = cap_desc->ms_os_desc;
			len  = cap_desc->ms_os_desc_len;
		} else {
			for (uint8_t i = 0; i < cap_desc->num_strings; i++) {
				if (cap_desc->string_index[i] == desc_index) {
					data = cap_desc->string_desc[i];
					len = cap_desc->string_desc_len[i];
					break;
				}
			}
			if (data == NULL) { /* string not found */ }
		}
		break;

	case USB_DESC_HID_REPORT:
		{
			uint16_t iface_num = setup->wIndex;
			for (uint8_t i = 0; i < cap_desc->num_ifaces; i++) {
				if (cap_desc->ifaces[i].iface_num == iface_num &&
				    cap_desc->ifaces[i].has_hid_desc) {
					data = cap_desc->ifaces[i].hid_report_desc;
					len = cap_desc->ifaces[i].hid_report_desc_len;
					break;
				}
			}
		}
		break;

	case USB_DESC_HID:
		{
			uint16_t target_iface = setup->wIndex;
			const uint8_t *p = cap_desc->config_desc;
			const uint8_t *end_ptr = p + cap_desc->config_desc_len;
			uint8_t current_iface_num = 0xFF;

			while (p < end_ptr) {
				uint8_t dlen = p[0];
				uint8_t dtype = p[1];
				if (dlen < 2 || p + dlen > end_ptr) break;

				if (dtype == USB_DESC_INTERFACE && dlen >= 9) {
					current_iface_num = p[2];
				} else if (dtype == USB_DESC_HID &&
				           current_iface_num == target_iface) {
					data = p;
					len = dlen;
					break;
				}
				p += dlen;
			}
		}
		break;

	case USB_DESC_BOS:
		if (cap_desc->bos_desc_len > 0) {
			data = cap_desc->bos_desc;
			len  = cap_desc->bos_desc_len;
		} else {
			handle_passthrough(setup);
			return;
		}
		break;

	default:
		handle_passthrough(setup);
		return;
	}

	if (data == NULL || len == 0) {
		ep0_stall();
		return;
	}

	if (len > max_len) len = max_len;
	ep0_tx_data(data, len);
}

static void handle_set_address(const usb_setup_t *setup)
{
	uint8_t addr = setup->wValue & 0x7F;

	USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(addr) | USB_DEVICEADDR_USBADRA;

	ep0_tx_data(NULL, 0);
	dev_state = USB_DEV_STATE_ADDRESS;
}

static void configure_all_interrupt_endpoints(void)
{
	num_int_eps = 0;
	memset(ep_to_slot, 0xFF, sizeof(ep_to_slot));
	ep_busy_mask = 0;
	active_bank_mask = 0;
	memset(pending_len, 0, sizeof(pending_len));

	for (uint8_t i = 0; i < cap_desc->num_ifaces; i++) {
		const captured_iface_t *iface = &cap_desc->ifaces[i];
		if (iface->interrupt_in_ep == 0) continue;

		uint8_t ep_num = iface->interrupt_in_ep & 0x0F;
		if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) continue;
		if (num_int_eps >= MAX_INT_EPS) break;

		// Check for EP collision
		if (ep_to_slot[ep_num] != 0xFF) continue;

		uint8_t slot = num_int_eps++;
		ep_to_slot[ep_num] = slot;

		uint16_t maxpkt = iface->interrupt_in_maxpkt;
		uint8_t qh_idx = ep_num * 2 + 1;

		memset(&dqh_list[qh_idx], 0, sizeof(usb_dev_dqh_t));
		dqh_list[qh_idx].config = DQH_MAX_PACKET(maxpkt) | DQH_ZLT_DISABLE;
		dqh_list[qh_idx].next = DTD_TERMINATE;
		asm volatile("dsb" ::: "memory");

		volatile uint32_t *epctrl = endptctrl_reg(ep_num);
		*epctrl = USB_ENDPTCTRL_TXE | USB_ENDPTCTRL_TXT(3) | USB_ENDPTCTRL_TXR;
	}
}

static void configure_all_interrupt_out_endpoints(void)
{
	num_int_out_eps = 0;
	memset(ep_to_slot_out, 0xFF, sizeof(ep_to_slot_out));
	out_active_bank_mask = 0;
	out_pending_mask = 0;

	for (uint8_t i = 0; i < cap_desc->num_ifaces; i++) {
		const captured_iface_t *iface = &cap_desc->ifaces[i];
		uint8_t ep_addr = iface->interrupt_out_ep;
		if (ep_addr == 0) continue;

		uint8_t ep_num = ep_addr & 0x0F;
		if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) continue;
		if (num_int_out_eps >= MAX_INT_OUT_EPS) break;

		// Check for slot collision (same EP number already mapped)
		if (ep_to_slot_out[ep_num] != 0xFF) continue;

		uint8_t slot = num_int_out_eps++;
		ep_to_slot_out[ep_num] = slot;

		uint16_t maxpkt = iface->interrupt_out_maxpkt;
		if (maxpkt > sizeof(int_rx_buf[0][0])) maxpkt = sizeof(int_rx_buf[0][0]);
		out_maxpkt[slot] = maxpkt;

		// Configure OUT dQH (qh_idx = ep_num * 2, RX side)
		uint8_t qh_idx = ep_num * 2;
		memset(&dqh_list[qh_idx], 0, sizeof(usb_dev_dqh_t));
		dqh_list[qh_idx].config = DQH_MAX_PACKET(maxpkt) | DQH_ZLT_DISABLE;
		dqh_list[qh_idx].next = DTD_TERMINATE;
		asm volatile("dsb" ::: "memory");

		// ENDPTCTRL: enable RX, RX type = interrupt, reset RX toggle.
		// Mirror IN-side pattern (TXE | TXT(3) | TXR) on the RX half.
		// Use |= to preserve any TX bits already set for the same EP number.
		volatile uint32_t *epctrl = endptctrl_reg(ep_num);
		*epctrl |= USB_ENDPTCTRL_RXE | USB_ENDPTCTRL_RXT(3) | USB_ENDPTCTRL_RXR;

		// Prime initial RX into bank 0
		prime_int_out_ep(ep_num, slot, 0, maxpkt);
	}
}

static void handle_set_configuration(const usb_setup_t *setup)
{
	uint8_t config_val = setup->wValue & 0xFF;

	if (config_val == 0) {
		dev_state = USB_DEV_STATE_ADDRESS;
		for (uint8_t i = 0; i < cap_desc->num_ifaces; i++) {
			uint8_t ep_num = cap_desc->ifaces[i].interrupt_in_ep & 0x0F;
			if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) continue;
			USB1_ENDPTFLUSH = (1 << (16 + ep_num));
			while (USB1_ENDPTFLUSH) ;
			volatile uint32_t *epctrl = endptctrl_reg(ep_num);
			*epctrl = 0;
		}
		num_int_eps = 0;
		memset(ep_to_slot, 0xFF, sizeof(ep_to_slot));
		ep_busy_mask = 0;

		// OUT-side teardown: mirror the IN loop above. ENDPTFLUSH RX bits
		// live in the low 16; clear only RX bits in ENDPTCTRL via AND-NOT
		// so any TX bits set for a shared EP number are preserved (the
		// IN loop above will have zeroed shared EP numbers already; this
		// pattern stays defensive for OUT-only EP numbers).
		for (uint8_t i = 0; i < cap_desc->num_ifaces; i++) {
			uint8_t ep_num = cap_desc->ifaces[i].interrupt_out_ep & 0x0F;
			if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) continue;
			USB1_ENDPTFLUSH = (1 << ep_num);
			while (USB1_ENDPTFLUSH) ;
			volatile uint32_t *epctrl = endptctrl_reg(ep_num);
			*epctrl &= ~(USB_ENDPTCTRL_RXE | USB_ENDPTCTRL_RXT(3) | USB_ENDPTCTRL_RXR);
		}
		num_int_out_eps = 0;
		memset(ep_to_slot_out, 0xFF, sizeof(ep_to_slot_out));
		out_active_bank_mask = 0;
		out_pending_mask = 0;
	} else {
		configure_all_interrupt_endpoints();
		configure_all_interrupt_out_endpoints();
		dev_state = USB_DEV_STATE_CONFIGURED;
	}

	ep0_tx_data(NULL, 0);
}

static void handle_get_status(const usb_setup_t *setup)
{
	(void)setup;
	static const uint8_t status_buf[2] = {0, 0};
	ep0_tx_data(status_buf, 2);
}

static void handle_standard_request(const usb_setup_t *setup)
{
	switch (setup->bRequest) {
	case USB_REQ_GET_DESCRIPTOR:
		handle_get_descriptor(setup);
		break;
	case USB_REQ_SET_ADDRESS:
		handle_set_address(setup);
		break;
	case USB_REQ_SET_CONFIG:
		handle_set_configuration(setup);
		break;
	case 0x00: // GET_STATUS
		handle_get_status(setup);
		break;
	case 0x01: { // CLEAR_FEATURE
		uint8_t recip = setup->bmRequestType & 0x1Fu;
		if (recip == 0x02 && setup->wValue == 0) { // ENDPOINT_HALT
			uint8_t ep_num = setup->wIndex & 0x0Fu;
			bool in = (setup->wIndex & 0x80u) != 0;
			endpoint_set_halt(ep_num, false, in);
		}
		ep0_tx_data(NULL, 0);
		break;
	}
	case 0x03: { // SET_FEATURE
		uint8_t recip = setup->bmRequestType & 0x1Fu;
		if (recip == 0x02 && setup->wValue == 0) { // ENDPOINT_HALT
			uint8_t ep_num = setup->wIndex & 0x0Fu;
			bool in = (setup->wIndex & 0x80u) != 0;
			endpoint_set_halt(ep_num, true, in);
		}
		ep0_tx_data(NULL, 0);
		break;
	}
	case 0x08: { // GET_CONFIGURATION
		uint8_t cfg = (dev_state == USB_DEV_STATE_CONFIGURED)
			? cap_desc->config_desc[5] : 0; // bConfigurationValue
		ep0_tx_data(&cfg, 1);
		break;
	}
	case 0x0A: // GET_INTERFACE
		{
			// Return alternate setting 0 for any interface
			static const uint8_t alt = 0;
			ep0_tx_data(&alt, 1);
		}
		break;
	case 0x0B: // SET_INTERFACE
		// Accept alt setting 0 silently (composite HID needs this)
		ep0_tx_data(NULL, 0);
		break;
	default:
		ep0_stall();
		break;
	}
}

static void handle_class_request(const usb_setup_t *setup)
{
	// Forward every class request to the upstream device. handle_passthrough()
	// handles IN (synchronous round-trip), OUT-with-data (receive → ACK → defer
	// forward), and OUT-no-data (ACK → defer forward) directions automatically.
	handle_passthrough(setup);
}
// Blocking receive of EP0 OUT data phase (for control transfers with host-to-device data).
// Returns bytes received, or -1 on error/timeout.
static int ep0_rx_data(uint16_t max_len)
{
	if (max_len > sizeof(ep0_rx_buf)) max_len = sizeof(ep0_rx_buf);

	memset(&dtd_ep0_rx, 0, sizeof(dtd_ep0_rx));
	dtd_ep0_rx.next  = DTD_TERMINATE;
	dtd_ep0_rx.token = DTD_ACTIVE | DTD_IOC | DTD_TOTAL_BYTES(max_len);
	dtd_ep0_rx.buffer[0] = (uint32_t)ep0_rx_buf;
	dtd_ep0_rx.buffer[1] = ((uint32_t)ep0_rx_buf + 4096) & ~0xFFFu;

	dqh_list[0].next  = (uint32_t)&dtd_ep0_rx;
	dqh_list[0].token = 0;
	asm volatile("dsb" ::: "memory");

	USB1_ENDPTPRIME = (1 << 0);

	uint32_t start = millis();
	while (1) {
		uint32_t token = dtd_ep0_rx.token;
		if (!(token & DTD_ACTIVE)) {
			if (token & (DTD_HALTED | DTD_BUFFER_ERR | DTD_XACT_ERR))
				return -1;
			uint32_t remaining = (token >> 16) & 0x7FFF;
			return (int)(max_len - remaining);
		}
		if ((millis() - start) > 50) return -1;
	}
}

static void handle_passthrough(const usb_setup_t *setup)
{
	bool is_in = (setup->bmRequestType & 0x80) != 0;
	uint16_t wLength = setup->wLength;

	if (is_in) {
		uint32_t start = millis();
		while (usb_host_control_async_busy()) {
			if ((millis() - start) > 200) {
				ep0_stall();
				return;
			}
		}
		int ret = usb_host_control_transfer(cap_desc->dev_addr,
			cap_desc->ep0_maxpkt, setup, ep0_rx_buf, 200);
		if (ret < 0) {
			ep0_stall();
			return;
		}
		ep0_tx_data(ep0_rx_buf, (uint16_t)ret);
	} else if (wLength > 0) {
		// Host-to-device with data: receive data, ACK immediately, defer forward
		int rxd = ep0_rx_data(wLength);
		if (rxd < 0) {
			ep0_stall();
			return;
		}
		ep0_tx_data(NULL, 0); // ACK computer now — don't block
		if (rxd <= (int)sizeof(deferred_out.data)) {
			memcpy(&deferred_out.setup, setup, sizeof(*setup));
			memcpy(deferred_out.data, ep0_rx_buf, rxd);
			deferred_out.data_len = (uint16_t)rxd;
			deferred_out.setup.wLength = deferred_out.data_len;
			deferred_out.pending = true;
		}
	} else {
		ep0_tx_data(NULL, 0);
		memcpy(&deferred_out.setup, setup, sizeof(*setup));
		deferred_out.data_len = 0;
		deferred_out.pending = true;
	}
}

static void handle_setup_packet(void)
{
	usb_setup_t setup;
	do {
		USB1_USBCMD |= USB_USBCMD_SUTW;
		uint32_t s0 = dqh_list[0].setup0;
		uint32_t s1 = dqh_list[0].setup1;
		setup.bmRequestType = s0 & 0xFF;
		setup.bRequest      = (s0 >> 8) & 0xFF;
		setup.wValue        = (s0 >> 16) & 0xFFFF;
		setup.wIndex        = s1 & 0xFFFF;
		setup.wLength       = (s1 >> 16) & 0xFFFF;
	} while (!(USB1_USBCMD & USB_USBCMD_SUTW));

	USB1_USBCMD &= ~USB_USBCMD_SUTW;
	USB1_ENDPTSETUPSTAT = 1;
	while (USB1_ENDPTSETUPSTAT & 1) ;
	USB1_ENDPTFLUSH = (1 << 16) | (1 << 0);
	while (USB1_ENDPTFLUSH) ;
	uint8_t req_type = setup.bmRequestType & 0x60;

	if (req_type == 0x00) {
		handle_standard_request(&setup);
	} else if (req_type == 0x20) {
		handle_class_request(&setup);
	} else {
		handle_passthrough(&setup);
	}
}
static void handle_bus_reset(void)
{
	USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT;
	USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE;

	while (USB1_ENDPTPRIME) ;
	USB1_ENDPTFLUSH = 0xFFFFFFFF;
	while (USB1_ENDPTFLUSH) ;
	USB1_DEVICEADDR = 0;
	dev_state = USB_DEV_STATE_DEFAULT;
	dqh_list[0].next = DTD_TERMINATE;
	dqh_list[0].token = 0;
	dqh_list[1].next = DTD_TERMINATE;
	dqh_list[1].token = 0;
	asm volatile("dsb" ::: "memory");

	ep_busy_mask = 0;
	active_bank_mask = 0;
	memset(pending_len, 0, sizeof(pending_len));
	num_int_eps = 0;
	memset(ep_to_slot, 0xFF, sizeof(ep_to_slot));

	// OUT bookkeeping mirror. Global ENDPTFLUSH above already cleared HW
	// state for both TX and RX, so only software state needs resetting.
	num_int_out_eps = 0;
	out_active_bank_mask = 0;
	out_pending_mask = 0;
	memset(ep_to_slot_out, 0xFF, sizeof(ep_to_slot_out));
}
bool usb_device_init(const captured_descriptors_t *desc)
{
	cap_desc = desc;
	dev_state = USB_DEV_STATE_DEFAULT;
	ep_busy_mask = 0;
	active_bank_mask = 0;
	memset(ep_to_slot, 0xFF, sizeof(ep_to_slot));
	memset(pending_len, 0, sizeof(pending_len));
	num_int_eps = 0;
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) |
		PMU_REG_3P0_BO_OFFSET(6) |
		PMU_REG_3P0_ENABLE_LINREG;
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON);
	USB1_BURSTSIZE = 0x0404;
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF |
		USBPHY_PWD_RXPWD1PT1 | USBPHY_PWD_RXPWDENV |
		USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS |
		USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
		USB1_USBCMD |= USB_USBCMD_RST;
		uint32_t rto = 4000000u;
		while ((USB1_USBCMD & USB_USBCMD_RST) && --rto) ;
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST;
		delay(25);
	}
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(dqh_list, 0, sizeof(dqh_list));
	uint16_t ep0_mps = cap_desc->ep0_maxpkt;
	if (ep0_mps != 8 && ep0_mps != 16 && ep0_mps != 32 && ep0_mps != 64)
		ep0_mps = 64; // fallback for malformed capture
	dqh_list[0].config = DQH_MAX_PACKET(ep0_mps) | DQH_IOS;
	dqh_list[0].next = DTD_TERMINATE;
	dqh_list[1].config = DQH_MAX_PACKET(ep0_mps);
	dqh_list[1].next = DTD_TERMINATE;
	asm volatile("dsb" ::: "memory");
	USB1_ENDPOINTLISTADDR = (uint32_t)dqh_list;
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE |
		USB_USBINTR_URE | USB_USBINTR_SLE;
	USB1_USBSTS = USB1_USBSTS;
	USB1_USBCMD = USB_USBCMD_RS;
	return true;
}

__attribute__((section(".fastrun")))
void usb_device_poll(void)
{
	uint32_t status = USB1_USBSTS;
	USB1_USBSTS = status;
	if (__builtin_expect(status & USB_USBSTS_URI, 0)) {
		handle_bus_reset();
		deferred_out.pending = false; // discard on reset
	}
	if (status & USB_USBSTS_UI) {
		if (USB1_ENDPTSETUPSTAT & 1) {
			handle_setup_packet();
		}
		uint32_t complete = USB1_ENDPTCOMPLETE;
		if (complete) {
			USB1_ENDPTCOMPLETE = complete;
			uint8_t done = (uint8_t)(complete >> 16) & ep_busy_mask;
			ep_busy_mask &= ~done; // clear all done EPs in one shot
			while (done) {
				uint8_t ep = (uint8_t)__builtin_ctz(done);
				done &= done - 1; // clear lowest set bit
				uint8_t slot = ep_to_slot[ep];

				// Recover from a device-side dTD halt/error: clear the stall
				// condition and reset the data toggle so the next prime starts
				// from a known-good state.
				uint32_t dtd_token = dtd_int_tx[slot].token;
				if (__builtin_expect(!!(dtd_token & (DTD_HALTED | DTD_BUFFER_ERR |
				                                     DTD_XACT_ERR)), 0)) {
					endpoint_set_halt(ep, false, true);
				}

				if (pending_len[ep] > 0) {
					uint8_t bank = ((active_bank_mask >> ep) ^ 1) & 1;
					prime_int_ep(ep, slot, bank, pending_len[ep]);
					pending_len[ep] = 0;
				}
			}
		}
	}

	if (__builtin_expect(deferred_out.pending, 0) &&
	    !usb_host_control_async_busy()) {
		deferred_out.pending = false;
		usb_host_control_transfer_fire(cap_desc->dev_addr,
			cap_desc->ep0_maxpkt, &deferred_out.setup,
			deferred_out.data_len > 0 ? deferred_out.data : NULL);
	}
}

__attribute__((section(".fastrun")))
bool usb_device_send_report(uint8_t ep_num, const uint8_t *data, uint16_t len)
{
	if (dev_state != USB_DEV_STATE_CONFIGURED) return false;
	if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) return false;

	uint8_t slot = ep_to_slot[ep_num];
	if (slot >= MAX_INT_EPS) return false;
	if (len > 64) len = 64;

	uint8_t ep_bit = (1 << ep_num);
	if (ep_busy_mask & ep_bit) {
		uint8_t bank = ((active_bank_mask >> ep_num) ^ 1) & 1;
		memcpy(int_tx_buf[slot][bank], data, len);
		pending_len[ep_num] = (uint8_t)len;
		return true; // staged, not dropped
	}
	uint8_t bank = (active_bank_mask >> ep_num) & 1;
	memcpy(int_tx_buf[slot][bank], data, len);
	prime_int_ep(ep_num, slot, bank, len);
	return true;
}

int usb_device_poll_out(uint8_t ep_num, uint8_t **data_ptr)
{
	if (ep_num == 0 || ep_num >= USB_DEV_NUM_ENDPOINTS) return -1;
	uint8_t slot = ep_to_slot_out[ep_num];
	if (slot == 0xFF) return -1;  // EP not configured for OUT

	uint32_t token = dtd_int_rx[slot].token;
	if (token & DTD_ACTIVE) {
		return 0;  // Still receiving
	}
	uint16_t maxpkt = out_maxpkt[slot];
	if (token & (DTD_HALTED | DTD_BUFFER_ERR | DTD_XACT_ERR)) {
		// On a halt, clear the stall and reset the data toggle; for other
		// errors just re-prime on the same bank and report none.
		uint8_t bank = (out_active_bank_mask >> ep_num) & 1;
		if (token & DTD_HALTED)
			endpoint_set_halt(ep_num, false, false);
		prime_int_out_ep(ep_num, slot, bank, maxpkt);
		return 0;
	}

	uint8_t completed_bank = (out_active_bank_mask >> ep_num) & 1;
	uint32_t remaining = (token >> 16) & 0x7FFF;
	uint16_t got = (uint16_t)(maxpkt - remaining);

	// Hand caller a pointer to the completed bank
	*data_ptr = int_rx_buf[slot][completed_bank];

	// Re-prime on the other bank so the next packet can land while caller
	// is forwarding this one upstream.
	uint8_t next_bank = completed_bank ^ 1;
	prime_int_out_ep(ep_num, slot, next_bank, maxpkt);

	return (int)got;
}

bool usb_device_is_configured(void)
{
	return dev_state == USB_DEV_STATE_CONFIGURED;
}
