
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f0c  0800a008  0800a008  0001a008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af14  0800af14  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800af14  0800af14  0001af14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af1c  0800af1c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af1c  0800af1c  0001af1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af20  0800af20  0001af20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800af24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004de0  20000088  0800afac  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e68  0800afac  00024e68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000195f5  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036af  00000000  00000000  000396ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d8  00000000  00000000  0003cd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014e8  00000000  00000000  0003e338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024fd3  00000000  00000000  0003f820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b227  00000000  00000000  000647f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d603f  00000000  00000000  0007fa1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00155a59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006694  00000000  00000000  00155aac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009ff0 	.word	0x08009ff0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08009ff0 	.word	0x08009ff0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b974 	b.w	8000b9c <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	4604      	mov	r4, r0
 80008d4:	468e      	mov	lr, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d14d      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008da:	428a      	cmp	r2, r1
 80008dc:	4694      	mov	ip, r2
 80008de:	d969      	bls.n	80009b4 <__udivmoddi4+0xe8>
 80008e0:	fab2 f282 	clz	r2, r2
 80008e4:	b152      	cbz	r2, 80008fc <__udivmoddi4+0x30>
 80008e6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ea:	f1c2 0120 	rsb	r1, r2, #32
 80008ee:	fa20 f101 	lsr.w	r1, r0, r1
 80008f2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f6:	ea41 0e03 	orr.w	lr, r1, r3
 80008fa:	4094      	lsls	r4, r2
 80008fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000900:	0c21      	lsrs	r1, r4, #16
 8000902:	fbbe f6f8 	udiv	r6, lr, r8
 8000906:	fa1f f78c 	uxth.w	r7, ip
 800090a:	fb08 e316 	mls	r3, r8, r6, lr
 800090e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000912:	fb06 f107 	mul.w	r1, r6, r7
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000922:	f080 811f 	bcs.w	8000b64 <__udivmoddi4+0x298>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 811c 	bls.w	8000b64 <__udivmoddi4+0x298>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a5b      	subs	r3, r3, r1
 8000932:	b2a4      	uxth	r4, r4
 8000934:	fbb3 f0f8 	udiv	r0, r3, r8
 8000938:	fb08 3310 	mls	r3, r8, r0, r3
 800093c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000940:	fb00 f707 	mul.w	r7, r0, r7
 8000944:	42a7      	cmp	r7, r4
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x92>
 8000948:	eb1c 0404 	adds.w	r4, ip, r4
 800094c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000950:	f080 810a 	bcs.w	8000b68 <__udivmoddi4+0x29c>
 8000954:	42a7      	cmp	r7, r4
 8000956:	f240 8107 	bls.w	8000b68 <__udivmoddi4+0x29c>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000962:	1be4      	subs	r4, r4, r7
 8000964:	2600      	movs	r6, #0
 8000966:	b11d      	cbz	r5, 8000970 <__udivmoddi4+0xa4>
 8000968:	40d4      	lsrs	r4, r2
 800096a:	2300      	movs	r3, #0
 800096c:	e9c5 4300 	strd	r4, r3, [r5]
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0xc2>
 800097a:	2d00      	cmp	r5, #0
 800097c:	f000 80ef 	beq.w	8000b5e <__udivmoddi4+0x292>
 8000980:	2600      	movs	r6, #0
 8000982:	e9c5 0100 	strd	r0, r1, [r5]
 8000986:	4630      	mov	r0, r6
 8000988:	4631      	mov	r1, r6
 800098a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098e:	fab3 f683 	clz	r6, r3
 8000992:	2e00      	cmp	r6, #0
 8000994:	d14a      	bne.n	8000a2c <__udivmoddi4+0x160>
 8000996:	428b      	cmp	r3, r1
 8000998:	d302      	bcc.n	80009a0 <__udivmoddi4+0xd4>
 800099a:	4282      	cmp	r2, r0
 800099c:	f200 80f9 	bhi.w	8000b92 <__udivmoddi4+0x2c6>
 80009a0:	1a84      	subs	r4, r0, r2
 80009a2:	eb61 0303 	sbc.w	r3, r1, r3
 80009a6:	2001      	movs	r0, #1
 80009a8:	469e      	mov	lr, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d0e0      	beq.n	8000970 <__udivmoddi4+0xa4>
 80009ae:	e9c5 4e00 	strd	r4, lr, [r5]
 80009b2:	e7dd      	b.n	8000970 <__udivmoddi4+0xa4>
 80009b4:	b902      	cbnz	r2, 80009b8 <__udivmoddi4+0xec>
 80009b6:	deff      	udf	#255	; 0xff
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	2a00      	cmp	r2, #0
 80009be:	f040 8092 	bne.w	8000ae6 <__udivmoddi4+0x21a>
 80009c2:	eba1 010c 	sub.w	r1, r1, ip
 80009c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ca:	fa1f fe8c 	uxth.w	lr, ip
 80009ce:	2601      	movs	r6, #1
 80009d0:	0c20      	lsrs	r0, r4, #16
 80009d2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009d6:	fb07 1113 	mls	r1, r7, r3, r1
 80009da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009de:	fb0e f003 	mul.w	r0, lr, r3
 80009e2:	4288      	cmp	r0, r1
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x12c>
 80009e6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ea:	f103 38ff 	add.w	r8, r3, #4294967295
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x12a>
 80009f0:	4288      	cmp	r0, r1
 80009f2:	f200 80cb 	bhi.w	8000b8c <__udivmoddi4+0x2c0>
 80009f6:	4643      	mov	r3, r8
 80009f8:	1a09      	subs	r1, r1, r0
 80009fa:	b2a4      	uxth	r4, r4
 80009fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a00:	fb07 1110 	mls	r1, r7, r0, r1
 8000a04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a08:	fb0e fe00 	mul.w	lr, lr, r0
 8000a0c:	45a6      	cmp	lr, r4
 8000a0e:	d908      	bls.n	8000a22 <__udivmoddi4+0x156>
 8000a10:	eb1c 0404 	adds.w	r4, ip, r4
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a18:	d202      	bcs.n	8000a20 <__udivmoddi4+0x154>
 8000a1a:	45a6      	cmp	lr, r4
 8000a1c:	f200 80bb 	bhi.w	8000b96 <__udivmoddi4+0x2ca>
 8000a20:	4608      	mov	r0, r1
 8000a22:	eba4 040e 	sub.w	r4, r4, lr
 8000a26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a2a:	e79c      	b.n	8000966 <__udivmoddi4+0x9a>
 8000a2c:	f1c6 0720 	rsb	r7, r6, #32
 8000a30:	40b3      	lsls	r3, r6
 8000a32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a42:	431c      	orrs	r4, r3
 8000a44:	40f9      	lsrs	r1, r7
 8000a46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a52:	0c20      	lsrs	r0, r4, #16
 8000a54:	fa1f fe8c 	uxth.w	lr, ip
 8000a58:	fb09 1118 	mls	r1, r9, r8, r1
 8000a5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a60:	fb08 f00e 	mul.w	r0, r8, lr
 8000a64:	4288      	cmp	r0, r1
 8000a66:	fa02 f206 	lsl.w	r2, r2, r6
 8000a6a:	d90b      	bls.n	8000a84 <__udivmoddi4+0x1b8>
 8000a6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a74:	f080 8088 	bcs.w	8000b88 <__udivmoddi4+0x2bc>
 8000a78:	4288      	cmp	r0, r1
 8000a7a:	f240 8085 	bls.w	8000b88 <__udivmoddi4+0x2bc>
 8000a7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a82:	4461      	add	r1, ip
 8000a84:	1a09      	subs	r1, r1, r0
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a98:	458e      	cmp	lr, r1
 8000a9a:	d908      	bls.n	8000aae <__udivmoddi4+0x1e2>
 8000a9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000aa4:	d26c      	bcs.n	8000b80 <__udivmoddi4+0x2b4>
 8000aa6:	458e      	cmp	lr, r1
 8000aa8:	d96a      	bls.n	8000b80 <__udivmoddi4+0x2b4>
 8000aaa:	3802      	subs	r0, #2
 8000aac:	4461      	add	r1, ip
 8000aae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ab2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ab6:	eba1 010e 	sub.w	r1, r1, lr
 8000aba:	42a1      	cmp	r1, r4
 8000abc:	46c8      	mov	r8, r9
 8000abe:	46a6      	mov	lr, r4
 8000ac0:	d356      	bcc.n	8000b70 <__udivmoddi4+0x2a4>
 8000ac2:	d053      	beq.n	8000b6c <__udivmoddi4+0x2a0>
 8000ac4:	b15d      	cbz	r5, 8000ade <__udivmoddi4+0x212>
 8000ac6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ace:	fa01 f707 	lsl.w	r7, r1, r7
 8000ad2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ad6:	40f1      	lsrs	r1, r6
 8000ad8:	431f      	orrs	r7, r3
 8000ada:	e9c5 7100 	strd	r7, r1, [r5]
 8000ade:	2600      	movs	r6, #0
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	f1c2 0320 	rsb	r3, r2, #32
 8000aea:	40d8      	lsrs	r0, r3
 8000aec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af0:	fa21 f303 	lsr.w	r3, r1, r3
 8000af4:	4091      	lsls	r1, r2
 8000af6:	4301      	orrs	r1, r0
 8000af8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000afc:	fa1f fe8c 	uxth.w	lr, ip
 8000b00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b04:	fb07 3610 	mls	r6, r7, r0, r3
 8000b08:	0c0b      	lsrs	r3, r1, #16
 8000b0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b12:	429e      	cmp	r6, r3
 8000b14:	fa04 f402 	lsl.w	r4, r4, r2
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x260>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b22:	d22f      	bcs.n	8000b84 <__udivmoddi4+0x2b8>
 8000b24:	429e      	cmp	r6, r3
 8000b26:	d92d      	bls.n	8000b84 <__udivmoddi4+0x2b8>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	4463      	add	r3, ip
 8000b2c:	1b9b      	subs	r3, r3, r6
 8000b2e:	b289      	uxth	r1, r1
 8000b30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b34:	fb07 3316 	mls	r3, r7, r6, r3
 8000b38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d908      	bls.n	8000b56 <__udivmoddi4+0x28a>
 8000b44:	eb1c 0101 	adds.w	r1, ip, r1
 8000b48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b4c:	d216      	bcs.n	8000b7c <__udivmoddi4+0x2b0>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d914      	bls.n	8000b7c <__udivmoddi4+0x2b0>
 8000b52:	3e02      	subs	r6, #2
 8000b54:	4461      	add	r1, ip
 8000b56:	1ac9      	subs	r1, r1, r3
 8000b58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b5c:	e738      	b.n	80009d0 <__udivmoddi4+0x104>
 8000b5e:	462e      	mov	r6, r5
 8000b60:	4628      	mov	r0, r5
 8000b62:	e705      	b.n	8000970 <__udivmoddi4+0xa4>
 8000b64:	4606      	mov	r6, r0
 8000b66:	e6e3      	b.n	8000930 <__udivmoddi4+0x64>
 8000b68:	4618      	mov	r0, r3
 8000b6a:	e6f8      	b.n	800095e <__udivmoddi4+0x92>
 8000b6c:	454b      	cmp	r3, r9
 8000b6e:	d2a9      	bcs.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b70:	ebb9 0802 	subs.w	r8, r9, r2
 8000b74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b78:	3801      	subs	r0, #1
 8000b7a:	e7a3      	b.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b7c:	4646      	mov	r6, r8
 8000b7e:	e7ea      	b.n	8000b56 <__udivmoddi4+0x28a>
 8000b80:	4620      	mov	r0, r4
 8000b82:	e794      	b.n	8000aae <__udivmoddi4+0x1e2>
 8000b84:	4640      	mov	r0, r8
 8000b86:	e7d1      	b.n	8000b2c <__udivmoddi4+0x260>
 8000b88:	46d0      	mov	r8, sl
 8000b8a:	e77b      	b.n	8000a84 <__udivmoddi4+0x1b8>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	4461      	add	r1, ip
 8000b90:	e732      	b.n	80009f8 <__udivmoddi4+0x12c>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e709      	b.n	80009aa <__udivmoddi4+0xde>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	e742      	b.n	8000a22 <__udivmoddi4+0x156>

08000b9c <__aeabi_idiv0>:
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <Init_LCD>:
static void iopins_ini();
static void ili9488_showArray_wo_coordinates(uint16_t *data, uint32_t count);
/*----------------------------------------------Public  functions-----------------------------------------------------*/
//initialize LCD
void Init_LCD()
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
	interrupt_initialize_priorities();
 8000ba4:	f000 f982 	bl	8000eac <interrupt_initialize_priorities>
	iopins_ini();
 8000ba8:	f000 f988 	bl	8000ebc <iopins_ini>
	initialize_ili9488();
 8000bac:	f000 fb8e 	bl	80012cc <initialize_ili9488>
	LCD_backlight_set(100);
 8000bb0:	2064      	movs	r0, #100	; 0x64
 8000bb2:	f000 f8d1 	bl	8000d58 <LCD_backlight_set>
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <LCD_fillRect>:
//Draw filled rectangle
void LCD_fillRect(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h, uint16_t color)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	4608      	mov	r0, r1
 8000bc6:	4611      	mov	r1, r2
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4623      	mov	r3, r4
 8000bcc:	80fb      	strh	r3, [r7, #6]
 8000bce:	4603      	mov	r3, r0
 8000bd0:	80bb      	strh	r3, [r7, #4]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	807b      	strh	r3, [r7, #2]
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	803b      	strh	r3, [r7, #0]
	uint32_t count = w * h;
 8000bda:	887b      	ldrh	r3, [r7, #2]
 8000bdc:	883a      	ldrh	r2, [r7, #0]
 8000bde:	fb02 f303 	mul.w	r3, r2, r3
 8000be2:	60bb      	str	r3, [r7, #8]
	LCD_set_coordinates(x1, y1, (uint16_t) (x1 + w - 1), (uint16_t) (y1 + h - 1));
 8000be4:	88fa      	ldrh	r2, [r7, #6]
 8000be6:	887b      	ldrh	r3, [r7, #2]
 8000be8:	4413      	add	r3, r2
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	3b01      	subs	r3, #1
 8000bee:	b29c      	uxth	r4, r3
 8000bf0:	88ba      	ldrh	r2, [r7, #4]
 8000bf2:	883b      	ldrh	r3, [r7, #0]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	88b9      	ldrh	r1, [r7, #4]
 8000bfe:	88f8      	ldrh	r0, [r7, #6]
 8000c00:	4622      	mov	r2, r4
 8000c02:	f000 f82f 	bl	8000c64 <LCD_set_coordinates>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c0c:	4814      	ldr	r0, [pc, #80]	; (8000c60 <LCD_fillRect+0xa4>)
 8000c0e:	f004 fc37 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2180      	movs	r1, #128	; 0x80
 8000c16:	4812      	ldr	r0, [pc, #72]	; (8000c60 <LCD_fillRect+0xa4>)
 8000c18:	f004 fc32 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x002C;
 8000c1c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c20:	222c      	movs	r2, #44	; 0x2c
 8000c22:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	480d      	ldr	r0, [pc, #52]	; (8000c60 <LCD_fillRect+0xa4>)
 8000c2c:	f004 fc28 	bl	8005480 <HAL_GPIO_WritePin>

	for(unsigned int i=0; i<count; i++)
 8000c30:	2300      	movs	r3, #0
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	e006      	b.n	8000c44 <LCD_fillRect+0x88>
	{
		TFT_REG=color;
 8000c36:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c3a:	8c3b      	ldrh	r3, [r7, #32]
 8000c3c:	8013      	strh	r3, [r2, #0]
	for(unsigned int i=0; i<count; i++)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	3301      	adds	r3, #1
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d3f4      	bcc.n	8000c36 <LCD_fillRect+0x7a>
	}

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2180      	movs	r1, #128	; 0x80
 8000c50:	4803      	ldr	r0, [pc, #12]	; (8000c60 <LCD_fillRect+0xa4>)
 8000c52:	f004 fc15 	bl	8005480 <HAL_GPIO_WritePin>
}
 8000c56:	bf00      	nop
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd90      	pop	{r4, r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40020c00 	.word	0x40020c00

08000c64 <LCD_set_coordinates>:
//Set coordinates for LCD IC
void LCD_set_coordinates(uint16_t x1,uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4604      	mov	r4, r0
 8000c6c:	4608      	mov	r0, r1
 8000c6e:	4611      	mov	r1, r2
 8000c70:	461a      	mov	r2, r3
 8000c72:	4623      	mov	r3, r4
 8000c74:	80fb      	strh	r3, [r7, #6]
 8000c76:	4603      	mov	r3, r0
 8000c78:	80bb      	strh	r3, [r7, #4]
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	807b      	strh	r3, [r7, #2]
 8000c7e:	4613      	mov	r3, r2
 8000c80:	803b      	strh	r3, [r7, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c88:	4832      	ldr	r0, [pc, #200]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000c8a:	f004 fbf9 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2180      	movs	r1, #128	; 0x80
 8000c92:	4830      	ldr	r0, [pc, #192]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000c94:	f004 fbf4 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x002A;
 8000c98:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c9c:	222a      	movs	r2, #42	; 0x2a
 8000c9e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca6:	482b      	ldr	r0, [pc, #172]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000ca8:	f004 fbea 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=x1>>8;
 8000cac:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000cb0:	88fb      	ldrh	r3, [r7, #6]
 8000cb2:	0a1b      	lsrs	r3, r3, #8
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	8013      	strh	r3, [r2, #0]
	TFT_REG=x1&0xFF;
 8000cb8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000cbc:	88fa      	ldrh	r2, [r7, #6]
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	b292      	uxth	r2, r2
 8000cc2:	801a      	strh	r2, [r3, #0]
	TFT_REG=x2>>8;
 8000cc4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000cc8:	887b      	ldrh	r3, [r7, #2]
 8000cca:	0a1b      	lsrs	r3, r3, #8
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	8013      	strh	r3, [r2, #0]
	TFT_REG=x2&0xFF;
 8000cd0:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000cd4:	887a      	ldrh	r2, [r7, #2]
 8000cd6:	b2d2      	uxtb	r2, r2
 8000cd8:	b292      	uxth	r2, r2
 8000cda:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2180      	movs	r1, #128	; 0x80
 8000ce0:	481c      	ldr	r0, [pc, #112]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000ce2:	f004 fbcd 	bl	8005480 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cec:	4819      	ldr	r0, [pc, #100]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000cee:	f004 fbc7 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2180      	movs	r1, #128	; 0x80
 8000cf6:	4817      	ldr	r0, [pc, #92]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000cf8:	f004 fbc2 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x002B;
 8000cfc:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000d00:	222b      	movs	r2, #43	; 0x2b
 8000d02:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d0a:	4812      	ldr	r0, [pc, #72]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000d0c:	f004 fbb8 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=y1>>8;
 8000d10:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000d14:	88bb      	ldrh	r3, [r7, #4]
 8000d16:	0a1b      	lsrs	r3, r3, #8
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	8013      	strh	r3, [r2, #0]
	TFT_REG=y1&0xFF;
 8000d1c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000d20:	88ba      	ldrh	r2, [r7, #4]
 8000d22:	b2d2      	uxtb	r2, r2
 8000d24:	b292      	uxth	r2, r2
 8000d26:	801a      	strh	r2, [r3, #0]
	TFT_REG=y2>>8;
 8000d28:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000d2c:	883b      	ldrh	r3, [r7, #0]
 8000d2e:	0a1b      	lsrs	r3, r3, #8
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	8013      	strh	r3, [r2, #0]
	TFT_REG=y2&0xFF;
 8000d34:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000d38:	883a      	ldrh	r2, [r7, #0]
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	b292      	uxth	r2, r2
 8000d3e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000d40:	2201      	movs	r2, #1
 8000d42:	2180      	movs	r1, #128	; 0x80
 8000d44:	4803      	ldr	r0, [pc, #12]	; (8000d54 <LCD_set_coordinates+0xf0>)
 8000d46:	f004 fb9b 	bl	8005480 <HAL_GPIO_WritePin>
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd90      	pop	{r4, r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40020c00 	.word	0x40020c00

08000d58 <LCD_backlight_set>:
//Set PWM duty cycle for LCD back light
void LCD_backlight_set(uint16_t pwm)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b0a6      	sub	sp, #152	; 0x98
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]

	if(pwm>=100)
 8000d62:	88fb      	ldrh	r3, [r7, #6]
 8000d64:	2b63      	cmp	r3, #99	; 0x63
 8000d66:	d902      	bls.n	8000d6e <LCD_backlight_set+0x16>
	{
		pwm=100;
 8000d68:	2364      	movs	r3, #100	; 0x64
 8000d6a:	80fb      	strh	r3, [r7, #6]
 8000d6c:	e004      	b.n	8000d78 <LCD_backlight_set+0x20>
	}else if(pwm <= 0)
 8000d6e:	88fb      	ldrh	r3, [r7, #6]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d101      	bne.n	8000d78 <LCD_backlight_set+0x20>
	{
		pwm = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	80fb      	strh	r3, [r7, #6]
	}

	pwm=(unsigned int)((MAX_PWM_PULSE * pwm)/100);
 8000d78:	88fa      	ldrh	r2, [r7, #6]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	041b      	lsls	r3, r3, #16
 8000d7e:	1a9b      	subs	r3, r3, r2
 8000d80:	4a48      	ldr	r2, [pc, #288]	; (8000ea4 <LCD_backlight_set+0x14c>)
 8000d82:	fb82 1203 	smull	r1, r2, r2, r3
 8000d86:	1152      	asrs	r2, r2, #5
 8000d88:	17db      	asrs	r3, r3, #31
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	80fb      	strh	r3, [r7, #6]

	/* Common settings */
      TIM_HandleTypeDef htim1;
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d8e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
 8000da8:	615a      	str	r2, [r3, #20]
 8000daa:	619a      	str	r2, [r3, #24]
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dac:	f107 030c 	add.w	r3, r7, #12
 8000db0:	2220      	movs	r2, #32
 8000db2:	2100      	movs	r1, #0
 8000db4:	4618      	mov	r0, r3
 8000db6:	f008 f8f1 	bl	8008f9c <memset>

	  htim1.Instance = TIM1;
 8000dba:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <LCD_backlight_set+0x150>)
 8000dbc:	653b      	str	r3, [r7, #80]	; 0x50
	  htim1.Init.Prescaler = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	657b      	str	r3, [r7, #84]	; 0x54
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	65bb      	str	r3, [r7, #88]	; 0x58
	  htim1.Init.Period = 65535;
 8000dc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dca:	65fb      	str	r3, [r7, #92]	; 0x5c
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	663b      	str	r3, [r7, #96]	; 0x60
	  htim1.Init.RepetitionCounter = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	667b      	str	r3, [r7, #100]	; 0x64
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	66bb      	str	r3, [r7, #104]	; 0x68
	  HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_4);
 8000dd8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ddc:	210c      	movs	r1, #12
 8000dde:	4618      	mov	r0, r3
 8000de0:	f006 fb3e 	bl	8007460 <HAL_TIM_PWM_Stop>
	  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000de4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000de8:	4618      	mov	r0, r3
 8000dea:	f006 fa22 	bl	8007232 <HAL_TIM_PWM_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <LCD_backlight_set+0xa0>
	  {
	    Error_Handler();
 8000df4:	f002 ffe4 	bl	8003dc0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	64bb      	str	r3, [r7, #72]	; 0x48
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e00:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000e04:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e08:	4611      	mov	r1, r2
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f006 fed0 	bl	8007bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <LCD_backlight_set+0xc2>
	  {
	    Error_Handler();
 8000e16:	f002 ffd3 	bl	8003dc0 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e1a:	2360      	movs	r3, #96	; 0x60
 8000e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	  sConfigOC.Pulse = pwm;
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	633b      	str	r3, [r7, #48]	; 0x30
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e22:	2300      	movs	r3, #0
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	63fb      	str	r3, [r7, #60]	; 0x3c
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	643b      	str	r3, [r7, #64]	; 0x40
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	647b      	str	r3, [r7, #68]	; 0x44
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e32:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000e36:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f006 fb7f 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <LCD_backlight_set+0xf4>
	  {
	    Error_Handler();
 8000e48:	f002 ffba 	bl	8003dc0 <Error_Handler>
	  }
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e50:	2300      	movs	r3, #0
 8000e52:	613b      	str	r3, [r7, #16]
	  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
	  sBreakDeadTimeConfig.DeadTime = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	61bb      	str	r3, [r7, #24]
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61fb      	str	r3, [r7, #28]
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e64:	623b      	str	r3, [r7, #32]
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e66:	2300      	movs	r3, #0
 8000e68:	62bb      	str	r3, [r7, #40]	; 0x28
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e6a:	f107 020c 	add.w	r2, r7, #12
 8000e6e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e72:	4611      	mov	r1, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f006 ff17 	bl	8007ca8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <LCD_backlight_set+0x12c>
	  {
	    Error_Handler();
 8000e80:	f002 ff9e 	bl	8003dc0 <Error_Handler>
	  }

	  HAL_TIM_MspPostInit(&htim1);
 8000e84:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f003 faf9 	bl	8004480 <HAL_TIM_MspPostInit>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 8000e8e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e92:	210c      	movs	r1, #12
 8000e94:	4618      	mov	r0, r3
 8000e96:	f006 fa1b 	bl	80072d0 <HAL_TIM_PWM_Start>


}
 8000e9a:	bf00      	nop
 8000e9c:	3798      	adds	r7, #152	; 0x98
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	51eb851f 	.word	0x51eb851f
 8000ea8:	40010000 	.word	0x40010000

08000eac <interrupt_initialize_priorities>:
	ili9488_showArray_wo_coordinates(color,1);
}

/*----------------------------------------------Private functions-----------------------------------------------------*/
static void interrupt_initialize_priorities()
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //4 bits for preemp priority 0 bit for sub priority
 8000eb0:	2003      	movs	r0, #3
 8000eb2:	f004 f875 	bl	8004fa0 <HAL_NVIC_SetPriorityGrouping>
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <iopins_ini>:
static void iopins_ini()
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b098      	sub	sp, #96	; 0x60
 8000ec0:	af00      	add	r7, sp, #0

	 __GPIOC_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	64bb      	str	r3, [r7, #72]	; 0x48
 8000ec6:	4bac      	ldr	r3, [pc, #688]	; (8001178 <iopins_ini+0x2bc>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4aab      	ldr	r2, [pc, #684]	; (8001178 <iopins_ini+0x2bc>)
 8000ecc:	f043 0304 	orr.w	r3, r3, #4
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4ba9      	ldr	r3, [pc, #676]	; (8001178 <iopins_ini+0x2bc>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	64bb      	str	r3, [r7, #72]	; 0x48
 8000edc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	 __GPIOD_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	647b      	str	r3, [r7, #68]	; 0x44
 8000ee2:	4ba5      	ldr	r3, [pc, #660]	; (8001178 <iopins_ini+0x2bc>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	4aa4      	ldr	r2, [pc, #656]	; (8001178 <iopins_ini+0x2bc>)
 8000ee8:	f043 0308 	orr.w	r3, r3, #8
 8000eec:	6313      	str	r3, [r2, #48]	; 0x30
 8000eee:	4ba2      	ldr	r3, [pc, #648]	; (8001178 <iopins_ini+0x2bc>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	f003 0308 	and.w	r3, r3, #8
 8000ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8000ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	 __GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	643b      	str	r3, [r7, #64]	; 0x40
 8000efe:	4b9e      	ldr	r3, [pc, #632]	; (8001178 <iopins_ini+0x2bc>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a9d      	ldr	r2, [pc, #628]	; (8001178 <iopins_ini+0x2bc>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b9b      	ldr	r3, [pc, #620]	; (8001178 <iopins_ini+0x2bc>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	643b      	str	r3, [r7, #64]	; 0x40
 8000f14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	 __GPIOB_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f1a:	4b97      	ldr	r3, [pc, #604]	; (8001178 <iopins_ini+0x2bc>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a96      	ldr	r2, [pc, #600]	; (8001178 <iopins_ini+0x2bc>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b94      	ldr	r3, [pc, #592]	; (8001178 <iopins_ini+0x2bc>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct;

    BUZZER_PORT_RCC();
 8000f32:	2300      	movs	r3, #0
 8000f34:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f36:	4b90      	ldr	r3, [pc, #576]	; (8001178 <iopins_ini+0x2bc>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a8f      	ldr	r2, [pc, #572]	; (8001178 <iopins_ini+0x2bc>)
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b8d      	ldr	r3, [pc, #564]	; (8001178 <iopins_ini+0x2bc>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0308 	and.w	r3, r3, #8
 8000f4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pin = BUZZER;
 8000f4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f52:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f54:	2301      	movs	r3, #1
 8000f56:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	65bb      	str	r3, [r7, #88]	; 0x58
	HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 8000f5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f60:	4619      	mov	r1, r3
 8000f62:	4886      	ldr	r0, [pc, #536]	; (800117c <iopins_ini+0x2c0>)
 8000f64:	f004 f8f0 	bl	8005148 <HAL_GPIO_Init>

    RS485DIR_PORT_RCC();
 8000f68:	2300      	movs	r3, #0
 8000f6a:	637b      	str	r3, [r7, #52]	; 0x34
 8000f6c:	4b82      	ldr	r3, [pc, #520]	; (8001178 <iopins_ini+0x2bc>)
 8000f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f70:	4a81      	ldr	r2, [pc, #516]	; (8001178 <iopins_ini+0x2bc>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	6313      	str	r3, [r2, #48]	; 0x30
 8000f78:	4b7f      	ldr	r3, [pc, #508]	; (8001178 <iopins_ini+0x2bc>)
 8000f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	637b      	str	r3, [r7, #52]	; 0x34
 8000f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Pin = RS485DIR;
 8000f84:	2302      	movs	r3, #2
 8000f86:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	65bb      	str	r3, [r7, #88]	; 0x58
	HAL_GPIO_Init(RS485DIR_PORT, &GPIO_InitStruct);
 8000f90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f94:	4619      	mov	r1, r3
 8000f96:	487a      	ldr	r0, [pc, #488]	; (8001180 <iopins_ini+0x2c4>)
 8000f98:	f004 f8d6 	bl	8005148 <HAL_GPIO_Init>

    LCD_CS_PORT_RCC();
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	633b      	str	r3, [r7, #48]	; 0x30
 8000fa0:	4b75      	ldr	r3, [pc, #468]	; (8001178 <iopins_ini+0x2bc>)
 8000fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa4:	4a74      	ldr	r2, [pc, #464]	; (8001178 <iopins_ini+0x2bc>)
 8000fa6:	f043 0308 	orr.w	r3, r3, #8
 8000faa:	6313      	str	r3, [r2, #48]	; 0x30
 8000fac:	4b72      	ldr	r3, [pc, #456]	; (8001178 <iopins_ini+0x2bc>)
 8000fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb0:	f003 0308 	and.w	r3, r3, #8
 8000fb4:	633b      	str	r3, [r7, #48]	; 0x30
 8000fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pin = LCD_CS;
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_CS_PORT, &GPIO_InitStruct);
 8000fc4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fc8:	4619      	mov	r1, r3
 8000fca:	486c      	ldr	r0, [pc, #432]	; (800117c <iopins_ini+0x2c0>)
 8000fcc:	f004 f8bc 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LCD_CS_PORT,LCD_CS,GPIO_PIN_SET);
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	2180      	movs	r1, #128	; 0x80
 8000fd4:	4869      	ldr	r0, [pc, #420]	; (800117c <iopins_ini+0x2c0>)
 8000fd6:	f004 fa53 	bl	8005480 <HAL_GPIO_WritePin>

    LCD_RES_PORT_RCC();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fde:	4b66      	ldr	r3, [pc, #408]	; (8001178 <iopins_ini+0x2bc>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	4a65      	ldr	r2, [pc, #404]	; (8001178 <iopins_ini+0x2bc>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fea:	4b63      	ldr	r3, [pc, #396]	; (8001178 <iopins_ini+0x2bc>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Pin = LCD_RES;
 8000ff6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_RES_PORT, &GPIO_InitStruct);
 8001004:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001008:	4619      	mov	r1, r3
 800100a:	485d      	ldr	r0, [pc, #372]	; (8001180 <iopins_ini+0x2c4>)
 800100c:	f004 f89c 	bl	8005148 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_RES_PORT,LCD_RES,GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001016:	485a      	ldr	r0, [pc, #360]	; (8001180 <iopins_ini+0x2c4>)
 8001018:	f004 fa32 	bl	8005480 <HAL_GPIO_WritePin>
	delay_ms(50);
 800101c:	2032      	movs	r0, #50	; 0x32
 800101e:	f000 f9cf 	bl	80013c0 <delay_ms>
	HAL_GPIO_WritePin(LCD_RES_PORT,LCD_RES,GPIO_PIN_SET);
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001028:	4855      	ldr	r0, [pc, #340]	; (8001180 <iopins_ini+0x2c4>)
 800102a:	f004 fa29 	bl	8005480 <HAL_GPIO_WritePin>

    LCD_DCX_PORT_RCC();
 800102e:	2300      	movs	r3, #0
 8001030:	62bb      	str	r3, [r7, #40]	; 0x28
 8001032:	4b51      	ldr	r3, [pc, #324]	; (8001178 <iopins_ini+0x2bc>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a50      	ldr	r2, [pc, #320]	; (8001178 <iopins_ini+0x2bc>)
 8001038:	f043 0308 	orr.w	r3, r3, #8
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b4e      	ldr	r3, [pc, #312]	; (8001178 <iopins_ini+0x2bc>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28
 8001048:	6abb      	ldr	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pin = LCD_DCX;
 800104a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800104e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001050:	2301      	movs	r3, #1
 8001052:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8001054:	2303      	movs	r3, #3
 8001056:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_DCX_PORT, &GPIO_InitStruct);
 8001058:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800105c:	4619      	mov	r1, r3
 800105e:	4847      	ldr	r0, [pc, #284]	; (800117c <iopins_ini+0x2c0>)
 8001060:	f004 f872 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LCD_DCX_PORT,LCD_DCX,GPIO_PIN_SET);
 8001064:	2201      	movs	r2, #1
 8001066:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106a:	4844      	ldr	r0, [pc, #272]	; (800117c <iopins_ini+0x2c0>)
 800106c:	f004 fa08 	bl	8005480 <HAL_GPIO_WritePin>

    FLASH_CS_PORT_RCC();
 8001070:	2300      	movs	r3, #0
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
 8001074:	4b40      	ldr	r3, [pc, #256]	; (8001178 <iopins_ini+0x2bc>)
 8001076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001078:	4a3f      	ldr	r2, [pc, #252]	; (8001178 <iopins_ini+0x2bc>)
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	6313      	str	r3, [r2, #48]	; 0x30
 8001080:	4b3d      	ldr	r3, [pc, #244]	; (8001178 <iopins_ini+0x2bc>)
 8001082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Pin = FLASH_CS;
 800108c:	2310      	movs	r3, #16
 800108e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001090:	2301      	movs	r3, #1
 8001092:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FLASH_CS_PORT, &GPIO_InitStruct);
 8001098:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800109c:	4619      	mov	r1, r3
 800109e:	4838      	ldr	r0, [pc, #224]	; (8001180 <iopins_ini+0x2c4>)
 80010a0:	f004 f852 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FLASH_CS_PORT,FLASH_CS,GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	2110      	movs	r1, #16
 80010a8:	4835      	ldr	r0, [pc, #212]	; (8001180 <iopins_ini+0x2c4>)
 80010aa:	f004 f9e9 	bl	8005480 <HAL_GPIO_WritePin>

    FLASH_WP_PORT_RCC();
 80010ae:	2300      	movs	r3, #0
 80010b0:	623b      	str	r3, [r7, #32]
 80010b2:	4b31      	ldr	r3, [pc, #196]	; (8001178 <iopins_ini+0x2bc>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a30      	ldr	r2, [pc, #192]	; (8001178 <iopins_ini+0x2bc>)
 80010b8:	f043 0304 	orr.w	r3, r3, #4
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b2e      	ldr	r3, [pc, #184]	; (8001178 <iopins_ini+0x2bc>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0304 	and.w	r3, r3, #4
 80010c6:	623b      	str	r3, [r7, #32]
 80010c8:	6a3b      	ldr	r3, [r7, #32]
	GPIO_InitStruct.Pin = FLASH_WP;
 80010ca:	2310      	movs	r3, #16
 80010cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ce:	2301      	movs	r3, #1
 80010d0:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	2300      	movs	r3, #0
 80010d4:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FLASH_WP_PORT, &GPIO_InitStruct);
 80010d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010da:	4619      	mov	r1, r3
 80010dc:	4829      	ldr	r0, [pc, #164]	; (8001184 <iopins_ini+0x2c8>)
 80010de:	f004 f833 	bl	8005148 <HAL_GPIO_Init>
	 HAL_GPIO_WritePin(FLASH_WP_PORT,FLASH_WP,GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2110      	movs	r1, #16
 80010e6:	4827      	ldr	r0, [pc, #156]	; (8001184 <iopins_ini+0x2c8>)
 80010e8:	f004 f9ca 	bl	8005480 <HAL_GPIO_WritePin>

    FRAM_CS_PORT_RCC();
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
 80010f0:	4b21      	ldr	r3, [pc, #132]	; (8001178 <iopins_ini+0x2bc>)
 80010f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f4:	4a20      	ldr	r2, [pc, #128]	; (8001178 <iopins_ini+0x2bc>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	6313      	str	r3, [r2, #48]	; 0x30
 80010fc:	4b1e      	ldr	r3, [pc, #120]	; (8001178 <iopins_ini+0x2bc>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	69fb      	ldr	r3, [r7, #28]
	GPIO_InitStruct.Pin = FRAM_CS;
 8001108:	f44f 7300 	mov.w	r3, #512	; 0x200
 800110c:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110e:	2301      	movs	r3, #1
 8001110:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_CS_PORT, &GPIO_InitStruct);
 8001116:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800111a:	4619      	mov	r1, r3
 800111c:	481a      	ldr	r0, [pc, #104]	; (8001188 <iopins_ini+0x2cc>)
 800111e:	f004 f813 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_CS_PORT,FRAM_CS,GPIO_PIN_SET);
 8001122:	2201      	movs	r2, #1
 8001124:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001128:	4817      	ldr	r0, [pc, #92]	; (8001188 <iopins_ini+0x2cc>)
 800112a:	f004 f9a9 	bl	8005480 <HAL_GPIO_WritePin>

    FRAM_HOLD_PORT_RCC();
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
 8001132:	4b11      	ldr	r3, [pc, #68]	; (8001178 <iopins_ini+0x2bc>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a10      	ldr	r2, [pc, #64]	; (8001178 <iopins_ini+0x2bc>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <iopins_ini+0x2bc>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	61bb      	str	r3, [r7, #24]
 8001148:	69bb      	ldr	r3, [r7, #24]
	GPIO_InitStruct.Pin = FRAM_HOLD;
 800114a:	2302      	movs	r3, #2
 800114c:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	2301      	movs	r3, #1
 8001150:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8001152:	2303      	movs	r3, #3
 8001154:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_HOLD_PORT, &GPIO_InitStruct);
 8001156:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800115a:	4619      	mov	r1, r3
 800115c:	4809      	ldr	r0, [pc, #36]	; (8001184 <iopins_ini+0x2c8>)
 800115e:	f003 fff3 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_HOLD_PORT,FRAM_HOLD,GPIO_PIN_SET);
 8001162:	2201      	movs	r2, #1
 8001164:	2102      	movs	r1, #2
 8001166:	4807      	ldr	r0, [pc, #28]	; (8001184 <iopins_ini+0x2c8>)
 8001168:	f004 f98a 	bl	8005480 <HAL_GPIO_WritePin>

    FRAM_WP_PORT_RCC();
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	4b01      	ldr	r3, [pc, #4]	; (8001178 <iopins_ini+0x2bc>)
 8001172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001174:	e00a      	b.n	800118c <iopins_ini+0x2d0>
 8001176:	bf00      	nop
 8001178:	40023800 	.word	0x40023800
 800117c:	40020c00 	.word	0x40020c00
 8001180:	40020000 	.word	0x40020000
 8001184:	40020800 	.word	0x40020800
 8001188:	40020400 	.word	0x40020400
 800118c:	4a4b      	ldr	r2, [pc, #300]	; (80012bc <iopins_ini+0x400>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	6313      	str	r3, [r2, #48]	; 0x30
 8001194:	4b49      	ldr	r3, [pc, #292]	; (80012bc <iopins_ini+0x400>)
 8001196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	697b      	ldr	r3, [r7, #20]
	GPIO_InitStruct.Pin = FRAM_WP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a8:	2300      	movs	r3, #0
 80011aa:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_WP_PORT, &GPIO_InitStruct);
 80011ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011b0:	4619      	mov	r1, r3
 80011b2:	4843      	ldr	r0, [pc, #268]	; (80012c0 <iopins_ini+0x404>)
 80011b4:	f003 ffc8 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_WP_PORT,FRAM_WP,GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	2101      	movs	r1, #1
 80011bc:	4840      	ldr	r0, [pc, #256]	; (80012c0 <iopins_ini+0x404>)
 80011be:	f004 f95f 	bl	8005480 <HAL_GPIO_WritePin>


    LED_DBG_PORT_RCC();
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	4b3d      	ldr	r3, [pc, #244]	; (80012bc <iopins_ini+0x400>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	4a3c      	ldr	r2, [pc, #240]	; (80012bc <iopins_ini+0x400>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6313      	str	r3, [r2, #48]	; 0x30
 80011d2:	4b3a      	ldr	r3, [pc, #232]	; (80012bc <iopins_ini+0x400>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]
	GPIO_InitStruct.Pin = LED_DBG_1;
 80011de:	2308      	movs	r3, #8
 80011e0:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LED_DBG_PORT, &GPIO_InitStruct);
 80011ea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011ee:	4619      	mov	r1, r3
 80011f0:	4834      	ldr	r0, [pc, #208]	; (80012c4 <iopins_ini+0x408>)
 80011f2:	f003 ffa9 	bl	8005148 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LED_DBG_PORT,LED_DBG_1,GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	2108      	movs	r1, #8
 80011fa:	4832      	ldr	r0, [pc, #200]	; (80012c4 <iopins_ini+0x408>)
 80011fc:	f004 f940 	bl	8005480 <HAL_GPIO_WritePin>


    BUTTON_0_PORT_RCC();
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	4b2d      	ldr	r3, [pc, #180]	; (80012bc <iopins_ini+0x400>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001208:	4a2c      	ldr	r2, [pc, #176]	; (80012bc <iopins_ini+0x400>)
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6313      	str	r3, [r2, #48]	; 0x30
 8001210:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <iopins_ini+0x400>)
 8001212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
	GPIO_InitStruct.Pin = BUTTON_0;
 800121c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001220:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001222:	2300      	movs	r3, #0
 8001224:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Pull= GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUTTON_0_PORT, &GPIO_InitStruct);
 800122e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001232:	4619      	mov	r1, r3
 8001234:	4824      	ldr	r0, [pc, #144]	; (80012c8 <iopins_ini+0x40c>)
 8001236:	f003 ff87 	bl	8005148 <HAL_GPIO_Init>

    BUTTON_1_PORT_RCC();
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	4b1f      	ldr	r3, [pc, #124]	; (80012bc <iopins_ini+0x400>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a1e      	ldr	r2, [pc, #120]	; (80012bc <iopins_ini+0x400>)
 8001244:	f043 0304 	orr.w	r3, r3, #4
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b1c      	ldr	r3, [pc, #112]	; (80012bc <iopins_ini+0x400>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0304 	and.w	r3, r3, #4
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin = BUTTON_1;
 8001256:	f44f 7300 	mov.w	r3, #512	; 0x200
 800125a:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125c:	2300      	movs	r3, #0
 800125e:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Pull= GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUTTON_1_PORT, &GPIO_InitStruct);
 8001268:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800126c:	4619      	mov	r1, r3
 800126e:	4814      	ldr	r0, [pc, #80]	; (80012c0 <iopins_ini+0x404>)
 8001270:	f003 ff6a 	bl	8005148 <HAL_GPIO_Init>


    TOUCH_RESET_PORT_RCC();
 8001274:	2300      	movs	r3, #0
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <iopins_ini+0x400>)
 800127a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127c:	4a0f      	ldr	r2, [pc, #60]	; (80012bc <iopins_ini+0x400>)
 800127e:	f043 0302 	orr.w	r3, r3, #2
 8001282:	6313      	str	r3, [r2, #48]	; 0x30
 8001284:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <iopins_ini+0x400>)
 8001286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = TOUCH_RESET;
 8001290:	2320      	movs	r3, #32
 8001292:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2300      	movs	r3, #0
 800129a:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(TOUCH_RESET_PORT, &GPIO_InitStruct);
 800129c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012a0:	4619      	mov	r1, r3
 80012a2:	4808      	ldr	r0, [pc, #32]	; (80012c4 <iopins_ini+0x408>)
 80012a4:	f003 ff50 	bl	8005148 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(TOUCH_RESET_PORT,TOUCH_RESET,GPIO_PIN_SET);
 80012a8:	2201      	movs	r2, #1
 80012aa:	2120      	movs	r1, #32
 80012ac:	4805      	ldr	r0, [pc, #20]	; (80012c4 <iopins_ini+0x408>)
 80012ae:	f004 f8e7 	bl	8005480 <HAL_GPIO_WritePin>
}
 80012b2:	bf00      	nop
 80012b4:	3760      	adds	r7, #96	; 0x60
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020000 	.word	0x40020000

080012cc <initialize_ili9488>:
static void initialize_ili9488()
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d8:	4838      	ldr	r0, [pc, #224]	; (80013bc <initialize_ili9488+0xf0>)
 80012da:	f004 f8d1 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2180      	movs	r1, #128	; 0x80
 80012e2:	4836      	ldr	r0, [pc, #216]	; (80013bc <initialize_ili9488+0xf0>)
 80012e4:	f004 f8cc 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x0011;
 80012e8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80012ec:	2211      	movs	r2, #17
 80012ee:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	2180      	movs	r1, #128	; 0x80
 80012f4:	4831      	ldr	r0, [pc, #196]	; (80013bc <initialize_ili9488+0xf0>)
 80012f6:	f004 f8c3 	bl	8005480 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001300:	482e      	ldr	r0, [pc, #184]	; (80013bc <initialize_ili9488+0xf0>)
 8001302:	f004 f8bd 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	482c      	ldr	r0, [pc, #176]	; (80013bc <initialize_ili9488+0xf0>)
 800130c:	f004 f8b8 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x0029;
 8001310:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001314:	2229      	movs	r2, #41	; 0x29
 8001316:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_SET);
 8001318:	2201      	movs	r2, #1
 800131a:	2180      	movs	r1, #128	; 0x80
 800131c:	4827      	ldr	r0, [pc, #156]	; (80013bc <initialize_ili9488+0xf0>)
 800131e:	f004 f8af 	bl	8005480 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001328:	4824      	ldr	r0, [pc, #144]	; (80013bc <initialize_ili9488+0xf0>)
 800132a:	f004 f8a9 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	2180      	movs	r1, #128	; 0x80
 8001332:	4822      	ldr	r0, [pc, #136]	; (80013bc <initialize_ili9488+0xf0>)
 8001334:	f004 f8a4 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x003A;
 8001338:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800133c:	223a      	movs	r2, #58	; 0x3a
 800133e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001346:	481d      	ldr	r0, [pc, #116]	; (80013bc <initialize_ili9488+0xf0>)
 8001348:	f004 f89a 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x0055;
 800134c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001350:	2255      	movs	r2, #85	; 0x55
 8001352:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_RESET);
 8001354:	2200      	movs	r2, #0
 8001356:	2180      	movs	r1, #128	; 0x80
 8001358:	4818      	ldr	r0, [pc, #96]	; (80013bc <initialize_ili9488+0xf0>)
 800135a:	f004 f891 	bl	8005480 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001364:	4815      	ldr	r0, [pc, #84]	; (80013bc <initialize_ili9488+0xf0>)
 8001366:	f004 f88b 	bl	8005480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2180      	movs	r1, #128	; 0x80
 800136e:	4813      	ldr	r0, [pc, #76]	; (80013bc <initialize_ili9488+0xf0>)
 8001370:	f004 f886 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x0036;
 8001374:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001378:	2236      	movs	r2, #54	; 0x36
 800137a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 800137c:	2201      	movs	r2, #1
 800137e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001382:	480e      	ldr	r0, [pc, #56]	; (80013bc <initialize_ili9488+0xf0>)
 8001384:	f004 f87c 	bl	8005480 <HAL_GPIO_WritePin>
	TFT_REG=0x00E8;
 8001388:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800138c:	22e8      	movs	r2, #232	; 0xe8
 800138e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	2180      	movs	r1, #128	; 0x80
 8001394:	4809      	ldr	r0, [pc, #36]	; (80013bc <initialize_ili9488+0xf0>)
 8001396:	f004 f873 	bl	8005480 <HAL_GPIO_WritePin>

	delay_ms(100);
 800139a:	2064      	movs	r0, #100	; 0x64
 800139c:	f000 f810 	bl	80013c0 <delay_ms>
	LCD_fillRect(0,0,LCD_PIXEL_WIDTH,LCD_PIXEL_HEIGHT,ORANGE);
 80013a0:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80013aa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80013ae:	2100      	movs	r1, #0
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff fc03 	bl	8000bbc <LCD_fillRect>
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40020c00 	.word	0x40020c00

080013c0 <delay_ms>:
	{
		TFT_REG=data[i];
	}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
}
static void delay_ms(__IO uint32_t nCount1) {
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	__IO uint32_t nCount=nCount1*23666;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f645 4272 	movw	r2, #23666	; 0x5c72
 80013ce:	fb02 f303 	mul.w	r3, r2, r3
 80013d2:	60fb      	str	r3, [r7, #12]
	while(nCount--) {
 80013d4:	bf00      	nop
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1e5a      	subs	r2, r3, #1
 80013da:	60fa      	str	r2, [r7, #12]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d1fa      	bne.n	80013d6 <delay_ms+0x16>
  }
}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <touch_init>:
/*----------------------------------------------Public function-----------------------------------------------------*/
// Initialize touch screen
void set_page(uint8_t page){active_page = page;}
void set_layer(uint8_t layer){active_layer = layer;}
void touch_init(I2C_HandleTypeDef def)
{
 80013f0:	b084      	sub	sp, #16
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b084      	sub	sp, #16
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	f107 0c18 	add.w	ip, r7, #24
 80013fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c1_touch = def;
 8001400:	4b66      	ldr	r3, [pc, #408]	; (800159c <touch_init+0x1ac>)
 8001402:	4618      	mov	r0, r3
 8001404:	f107 0318 	add.w	r3, r7, #24
 8001408:	2254      	movs	r2, #84	; 0x54
 800140a:	4619      	mov	r1, r3
 800140c:	f007 fdb8 	bl	8008f80 <memcpy>
	touch_write_register(0x0E,0xC000);
 8001410:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001414:	200e      	movs	r0, #14
 8001416:	f000 fa95 	bl	8001944 <touch_write_register>
	touch_write_control(0x80);
 800141a:	2080      	movs	r0, #128	; 0x80
 800141c:	f000 fa7a 	bl	8001914 <touch_write_control>
	for(int p = 0;p <MAX_NUM_PAGES; p++)
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e093      	b.n	800154e <touch_init+0x15e>
	{
		for(int l = 0;l <MAX_NUM_LAYERS; l++)
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	e089      	b.n	8001540 <touch_init+0x150>
		{

			for(int i = 0;i <MAX_NUM_ELEMENTS; i++)
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	e07f      	b.n	8001532 <touch_init+0x142>
			{
				touch_elements_register[p][l][i].x = 0;
 8001432:	485b      	ldr	r0, [pc, #364]	; (80015a0 <touch_init+0x1b0>)
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	68f9      	ldr	r1, [r7, #12]
 8001438:	4613      	mov	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4413      	add	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	2264      	movs	r2, #100	; 0x64
 8001442:	fb01 f202 	mul.w	r2, r1, r2
 8001446:	441a      	add	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	4403      	add	r3, r0
 8001450:	2200      	movs	r2, #0
 8001452:	801a      	strh	r2, [r3, #0]
				touch_elements_register[p][l][i].x1 = 0;
 8001454:	4852      	ldr	r0, [pc, #328]	; (80015a0 <touch_init+0x1b0>)
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	68f9      	ldr	r1, [r7, #12]
 800145a:	4613      	mov	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	2264      	movs	r2, #100	; 0x64
 8001464:	fb01 f202 	mul.w	r2, r1, r2
 8001468:	441a      	add	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4403      	add	r3, r0
 8001472:	3304      	adds	r3, #4
 8001474:	2200      	movs	r2, #0
 8001476:	801a      	strh	r2, [r3, #0]
				touch_elements_register[p][l][i].y = 0;
 8001478:	4849      	ldr	r0, [pc, #292]	; (80015a0 <touch_init+0x1b0>)
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	68f9      	ldr	r1, [r7, #12]
 800147e:	4613      	mov	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	2264      	movs	r2, #100	; 0x64
 8001488:	fb01 f202 	mul.w	r2, r1, r2
 800148c:	441a      	add	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	011b      	lsls	r3, r3, #4
 8001494:	4403      	add	r3, r0
 8001496:	3302      	adds	r3, #2
 8001498:	2200      	movs	r2, #0
 800149a:	801a      	strh	r2, [r3, #0]
				touch_elements_register[p][l][i].y1 = 0;
 800149c:	4840      	ldr	r0, [pc, #256]	; (80015a0 <touch_init+0x1b0>)
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	68f9      	ldr	r1, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	2264      	movs	r2, #100	; 0x64
 80014ac:	fb01 f202 	mul.w	r2, r1, r2
 80014b0:	441a      	add	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	011b      	lsls	r3, r3, #4
 80014b8:	4403      	add	r3, r0
 80014ba:	3306      	adds	r3, #6
 80014bc:	2200      	movs	r2, #0
 80014be:	801a      	strh	r2, [r3, #0]
				touch_elements_register[p][l][i].element_type = 0;
 80014c0:	4837      	ldr	r0, [pc, #220]	; (80015a0 <touch_init+0x1b0>)
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	68f9      	ldr	r1, [r7, #12]
 80014c6:	4613      	mov	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4413      	add	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	2264      	movs	r2, #100	; 0x64
 80014d0:	fb01 f202 	mul.w	r2, r1, r2
 80014d4:	441a      	add	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4413      	add	r3, r2
 80014da:	011b      	lsls	r3, r3, #4
 80014dc:	4403      	add	r3, r0
 80014de:	3308      	adds	r3, #8
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
				touch_elements_register[p][l][i].isAlive = 0;
 80014e4:	482e      	ldr	r0, [pc, #184]	; (80015a0 <touch_init+0x1b0>)
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	68f9      	ldr	r1, [r7, #12]
 80014ea:	4613      	mov	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	2264      	movs	r2, #100	; 0x64
 80014f4:	fb01 f202 	mul.w	r2, r1, r2
 80014f8:	441a      	add	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	011b      	lsls	r3, r3, #4
 8001500:	4403      	add	r3, r0
 8001502:	3309      	adds	r3, #9
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
				touch_elements_register[p][l][i].element_pointer = 0;
 8001508:	4825      	ldr	r0, [pc, #148]	; (80015a0 <touch_init+0x1b0>)
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	68f9      	ldr	r1, [r7, #12]
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	2264      	movs	r2, #100	; 0x64
 8001518:	fb01 f202 	mul.w	r2, r1, r2
 800151c:	441a      	add	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	011b      	lsls	r3, r3, #4
 8001524:	4403      	add	r3, r0
 8001526:	330c      	adds	r3, #12
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
			for(int i = 0;i <MAX_NUM_ELEMENTS; i++)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3301      	adds	r3, #1
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b13      	cmp	r3, #19
 8001536:	f77f af7c 	ble.w	8001432 <touch_init+0x42>
		for(int l = 0;l <MAX_NUM_LAYERS; l++)
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	3301      	adds	r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	2b04      	cmp	r3, #4
 8001544:	f77f af72 	ble.w	800142c <touch_init+0x3c>
	for(int p = 0;p <MAX_NUM_PAGES; p++)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	3301      	adds	r3, #1
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2b04      	cmp	r3, #4
 8001552:	f77f af68 	ble.w	8001426 <touch_init+0x36>
			}
		}
	}
	pressed_element.x = 0;
 8001556:	4b13      	ldr	r3, [pc, #76]	; (80015a4 <touch_init+0x1b4>)
 8001558:	2200      	movs	r2, #0
 800155a:	801a      	strh	r2, [r3, #0]
	pressed_element.x1 = 0;
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <touch_init+0x1b4>)
 800155e:	2200      	movs	r2, #0
 8001560:	809a      	strh	r2, [r3, #4]
	pressed_element.y = 0;
 8001562:	4b10      	ldr	r3, [pc, #64]	; (80015a4 <touch_init+0x1b4>)
 8001564:	2200      	movs	r2, #0
 8001566:	805a      	strh	r2, [r3, #2]
	pressed_element.y1 = 0;
 8001568:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <touch_init+0x1b4>)
 800156a:	2200      	movs	r2, #0
 800156c:	80da      	strh	r2, [r3, #6]
	pressed_element.element_type = 0;
 800156e:	4b0d      	ldr	r3, [pc, #52]	; (80015a4 <touch_init+0x1b4>)
 8001570:	2200      	movs	r2, #0
 8001572:	721a      	strb	r2, [r3, #8]
	pressed_element.element_pointer = 0;
 8001574:	4b0b      	ldr	r3, [pc, #44]	; (80015a4 <touch_init+0x1b4>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
	pressed_element.isAlive = 0;
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <touch_init+0x1b4>)
 800157c:	2200      	movs	r2, #0
 800157e:	725a      	strb	r2, [r3, #9]
	active_layer = 0;
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <touch_init+0x1b8>)
 8001582:	2200      	movs	r2, #0
 8001584:	701a      	strb	r2, [r3, #0]
	active_page = 0;
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <touch_init+0x1bc>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001596:	b004      	add	sp, #16
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	200000a4 	.word	0x200000a4
 80015a0:	2000011c 	.word	0x2000011c
 80015a4:	20000108 	.word	0x20000108
 80015a8:	20000119 	.word	0x20000119
 80015ac:	20000118 	.word	0x20000118

080015b0 <touch_reset>:
// Reset touch screen IC module
void touch_reset()
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
 	HAL_GPIO_WritePin(TOUCH_RESET_PORT,TOUCH_RESET,GPIO_PIN_RESET);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2120      	movs	r1, #32
 80015b8:	4807      	ldr	r0, [pc, #28]	; (80015d8 <touch_reset+0x28>)
 80015ba:	f003 ff61 	bl	8005480 <HAL_GPIO_WritePin>
 	delay_ms(10);
 80015be:	200a      	movs	r0, #10
 80015c0:	f000 fad0 	bl	8001b64 <delay_ms>
 	HAL_GPIO_WritePin(TOUCH_RESET_PORT,TOUCH_RESET,GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2120      	movs	r1, #32
 80015c8:	4803      	ldr	r0, [pc, #12]	; (80015d8 <touch_reset+0x28>)
 80015ca:	f003 ff59 	bl	8005480 <HAL_GPIO_WritePin>
 	delay_ms(50);
 80015ce:	2032      	movs	r0, #50	; 0x32
 80015d0:	f000 fac8 	bl	8001b64 <delay_ms>
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40020400 	.word	0x40020400

080015dc <touch_periodic_process>:
{
	return pressed_element;
}
// After each call identifies if the touch was pressed and if TRUEm then identify the element
void touch_periodic_process()
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0

	if(touch.pressed==1)
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <touch_periodic_process+0x7c>)
 80015e2:	891b      	ldrh	r3, [r3, #8]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d135      	bne.n	8001654 <touch_periodic_process+0x78>
	{
		touch.pressed=0;
 80015e8:	4b1b      	ldr	r3, [pc, #108]	; (8001658 <touch_periodic_process+0x7c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	811a      	strh	r2, [r3, #8]

		touch.x=touch_read(0x00);
 80015ee:	2000      	movs	r0, #0
 80015f0:	f000 f9d4 	bl	800199c <touch_read>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b17      	ldr	r3, [pc, #92]	; (8001658 <touch_periodic_process+0x7c>)
 80015fa:	801a      	strh	r2, [r3, #0]
		touch.x1=touch_read(0x01);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f000 f9cd 	bl	800199c <touch_read>
 8001602:	4603      	mov	r3, r0
 8001604:	461a      	mov	r2, r3
 8001606:	4b14      	ldr	r3, [pc, #80]	; (8001658 <touch_periodic_process+0x7c>)
 8001608:	809a      	strh	r2, [r3, #4]
		touch.y=touch_read(0x02);
 800160a:	2002      	movs	r0, #2
 800160c:	f000 f9c6 	bl	800199c <touch_read>
 8001610:	4603      	mov	r3, r0
 8001612:	461a      	mov	r2, r3
 8001614:	4b10      	ldr	r3, [pc, #64]	; (8001658 <touch_periodic_process+0x7c>)
 8001616:	805a      	strh	r2, [r3, #2]
		touch.y1=touch_read(0x03);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 f9bf 	bl	800199c <touch_read>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	4b0d      	ldr	r3, [pc, #52]	; (8001658 <touch_periodic_process+0x7c>)
 8001624:	80da      	strh	r2, [r3, #6]
		printf("TOUCH x %d\n\r", touch.x);
		printf("TOUCH x1 %d\n\r", touch.x1);
		printf("TOUCH y %d\n\r", touch.y);
		printf("TOUCH y1 %d\n\r", touch.y1);
#endif
		touch.y=touch.x1;
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <touch_periodic_process+0x7c>)
 8001628:	889a      	ldrh	r2, [r3, #4]
 800162a:	4b0b      	ldr	r3, [pc, #44]	; (8001658 <touch_periodic_process+0x7c>)
 800162c:	805a      	strh	r2, [r3, #2]
		touch.x=1024-touch.y1;
 800162e:	4b0a      	ldr	r3, [pc, #40]	; (8001658 <touch_periodic_process+0x7c>)
 8001630:	88db      	ldrh	r3, [r3, #6]
 8001632:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001636:	b29a      	uxth	r2, r3
 8001638:	4b07      	ldr	r3, [pc, #28]	; (8001658 <touch_periodic_process+0x7c>)
 800163a:	801a      	strh	r2, [r3, #0]
#if DEBUG_TOUCH == 1
		printf("TOUCH Y reverted %d\n\r", touch.y);
		printf("TOUCH X reverted %d\n\r", touch.x);
#endif
		if(validate_touch_coordinates()==1)
 800163c:	f000 f9e0 	bl	8001a00 <validate_touch_coordinates>
 8001640:	4603      	mov	r3, r0
 8001642:	2b01      	cmp	r3, #1
 8001644:	d103      	bne.n	800164e <touch_periodic_process+0x72>
		{
#if DEBUG_TOUCH == 1
			printf("TOUCH = X: %d,Y: %d\n\r",touch.x,touch.y);
#endif
			 touch_get_pressed_element(touch);
 8001646:	4b04      	ldr	r3, [pc, #16]	; (8001658 <touch_periodic_process+0x7c>)
 8001648:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800164a:	f000 f807 	bl	800165c <touch_get_pressed_element>
		}
		touch_write_control(0x80);
 800164e:	2080      	movs	r0, #128	; 0x80
 8001650:	f000 f960 	bl	8001914 <touch_write_control>
	}
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200000f8 	.word	0x200000f8

0800165c <touch_get_pressed_element>:
// External interrupt callback function. Take an action when touchscreen was pressed
static void touch_get_pressed_element()
{
 800165c:	b590      	push	{r4, r7, lr}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
	uint16_t x0,x1,y1,y0;
	for(int i = 0; i<MAX_NUM_ELEMENTS;i++)
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	e07d      	b.n	8001764 <touch_get_pressed_element+0x108>
	{

		if((touch.x >= touch_elements_register[active_page][active_layer][i].x )
 8001668:	4b42      	ldr	r3, [pc, #264]	; (8001774 <touch_get_pressed_element+0x118>)
 800166a:	881a      	ldrh	r2, [r3, #0]
 800166c:	4b42      	ldr	r3, [pc, #264]	; (8001778 <touch_get_pressed_element+0x11c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461c      	mov	r4, r3
 8001672:	4b42      	ldr	r3, [pc, #264]	; (800177c <touch_get_pressed_element+0x120>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	4619      	mov	r1, r3
 8001678:	4841      	ldr	r0, [pc, #260]	; (8001780 <touch_get_pressed_element+0x124>)
 800167a:	460b      	mov	r3, r1
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	440b      	add	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	2164      	movs	r1, #100	; 0x64
 8001684:	fb04 f101 	mul.w	r1, r4, r1
 8001688:	4419      	add	r1, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	440b      	add	r3, r1
 800168e:	011b      	lsls	r3, r3, #4
 8001690:	4403      	add	r3, r0
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d362      	bcc.n	800175e <touch_get_pressed_element+0x102>
		&& (touch.x <= touch_elements_register[active_page][active_layer][i].x1)
 8001698:	4b36      	ldr	r3, [pc, #216]	; (8001774 <touch_get_pressed_element+0x118>)
 800169a:	881a      	ldrh	r2, [r3, #0]
 800169c:	4b36      	ldr	r3, [pc, #216]	; (8001778 <touch_get_pressed_element+0x11c>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	461c      	mov	r4, r3
 80016a2:	4b36      	ldr	r3, [pc, #216]	; (800177c <touch_get_pressed_element+0x120>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4619      	mov	r1, r3
 80016a8:	4835      	ldr	r0, [pc, #212]	; (8001780 <touch_get_pressed_element+0x124>)
 80016aa:	460b      	mov	r3, r1
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	440b      	add	r3, r1
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	2164      	movs	r1, #100	; 0x64
 80016b4:	fb04 f101 	mul.w	r1, r4, r1
 80016b8:	4419      	add	r1, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	440b      	add	r3, r1
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4403      	add	r3, r0
 80016c2:	3304      	adds	r3, #4
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d849      	bhi.n	800175e <touch_get_pressed_element+0x102>
		&&(touch.y1 >= touch_elements_register[active_page][active_layer][i].y)
 80016ca:	4b2a      	ldr	r3, [pc, #168]	; (8001774 <touch_get_pressed_element+0x118>)
 80016cc:	88da      	ldrh	r2, [r3, #6]
 80016ce:	4b2a      	ldr	r3, [pc, #168]	; (8001778 <touch_get_pressed_element+0x11c>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	461c      	mov	r4, r3
 80016d4:	4b29      	ldr	r3, [pc, #164]	; (800177c <touch_get_pressed_element+0x120>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	4829      	ldr	r0, [pc, #164]	; (8001780 <touch_get_pressed_element+0x124>)
 80016dc:	460b      	mov	r3, r1
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	2164      	movs	r1, #100	; 0x64
 80016e6:	fb04 f101 	mul.w	r1, r4, r1
 80016ea:	4419      	add	r1, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	440b      	add	r3, r1
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	4403      	add	r3, r0
 80016f4:	3302      	adds	r3, #2
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d330      	bcc.n	800175e <touch_get_pressed_element+0x102>
		&&(touch.y <= touch_elements_register[active_page][active_layer][i].y1))
 80016fc:	4b1d      	ldr	r3, [pc, #116]	; (8001774 <touch_get_pressed_element+0x118>)
 80016fe:	885a      	ldrh	r2, [r3, #2]
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <touch_get_pressed_element+0x11c>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	461c      	mov	r4, r3
 8001706:	4b1d      	ldr	r3, [pc, #116]	; (800177c <touch_get_pressed_element+0x120>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	481c      	ldr	r0, [pc, #112]	; (8001780 <touch_get_pressed_element+0x124>)
 800170e:	460b      	mov	r3, r1
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	440b      	add	r3, r1
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	2164      	movs	r1, #100	; 0x64
 8001718:	fb04 f101 	mul.w	r1, r4, r1
 800171c:	4419      	add	r1, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	440b      	add	r3, r1
 8001722:	011b      	lsls	r3, r3, #4
 8001724:	4403      	add	r3, r0
 8001726:	3306      	adds	r3, #6
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d817      	bhi.n	800175e <touch_get_pressed_element+0x102>
			x1 = touch_elements_register[active_page][active_layer][i].x1;
			y0 = touch_elements_register[active_page][active_layer][i].y;
			y1 = touch_elements_register[active_page][active_layer][i].y1;
			printf(" GETTING PRESSED ELEMENT \n\r X: %d\n\r X1: %d\n\r Y: %d\n\r Y1: %d\n\r",x0,x1,y0,y1);
#endif
			memcpy(&pressed_element,&touch_elements_register[active_page][active_layer][i],sizeof(struct element_t));
 800172e:	4b12      	ldr	r3, [pc, #72]	; (8001778 <touch_get_pressed_element+0x11c>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	4619      	mov	r1, r3
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <touch_get_pressed_element+0x120>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	2264      	movs	r2, #100	; 0x64
 8001744:	fb01 f202 	mul.w	r2, r1, r2
 8001748:	441a      	add	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	4a0b      	ldr	r2, [pc, #44]	; (8001780 <touch_get_pressed_element+0x124>)
 8001752:	4413      	add	r3, r2
 8001754:	2210      	movs	r2, #16
 8001756:	4619      	mov	r1, r3
 8001758:	480a      	ldr	r0, [pc, #40]	; (8001784 <touch_get_pressed_element+0x128>)
 800175a:	f007 fc11 	bl	8008f80 <memcpy>
	for(int i = 0; i<MAX_NUM_ELEMENTS;i++)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3301      	adds	r3, #1
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b13      	cmp	r3, #19
 8001768:	f77f af7e 	ble.w	8001668 <touch_get_pressed_element+0xc>

#endif
		}
	}

	return touch_elements_register[-1];
 800176c:	bf00      	nop
}
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bd90      	pop	{r4, r7, pc}
 8001774:	200000f8 	.word	0x200000f8
 8001778:	20000118 	.word	0x20000118
 800177c:	20000119 	.word	0x20000119
 8001780:	2000011c 	.word	0x2000011c
 8001784:	20000108 	.word	0x20000108

08001788 <touch_register_element>:
// Register element to the touch elements array.
uint8_t touch_register_element(uint8_t page,uint8_t layer,uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,uint16_t element_type, uint32_t element_pointer)
{
 8001788:	b490      	push	{r4, r7}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	4604      	mov	r4, r0
 8001790:	4608      	mov	r0, r1
 8001792:	4611      	mov	r1, r2
 8001794:	461a      	mov	r2, r3
 8001796:	4623      	mov	r3, r4
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	4603      	mov	r3, r0
 800179c:	71bb      	strb	r3, [r7, #6]
 800179e:	460b      	mov	r3, r1
 80017a0:	80bb      	strh	r3, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	807b      	strh	r3, [r7, #2]
	for(int i = 0;i<MAX_NUM_ELEMENTS;i++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	e097      	b.n	80018dc <touch_register_element+0x154>
	{
		if(touch_elements_register[page][layer][i].isAlive == 0)
 80017ac:	79f9      	ldrb	r1, [r7, #7]
 80017ae:	79ba      	ldrb	r2, [r7, #6]
 80017b0:	484f      	ldr	r0, [pc, #316]	; (80018f0 <touch_register_element+0x168>)
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	2264      	movs	r2, #100	; 0x64
 80017bc:	fb01 f202 	mul.w	r2, r1, r2
 80017c0:	441a      	add	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4413      	add	r3, r2
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	4403      	add	r3, r0
 80017ca:	3309      	adds	r3, #9
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f040 8081 	bne.w	80018d6 <touch_register_element+0x14e>
		{
			touch_elements_register[page][layer][i].x = x0;
 80017d4:	79f9      	ldrb	r1, [r7, #7]
 80017d6:	79ba      	ldrb	r2, [r7, #6]
 80017d8:	4845      	ldr	r0, [pc, #276]	; (80018f0 <touch_register_element+0x168>)
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	2264      	movs	r2, #100	; 0x64
 80017e4:	fb01 f202 	mul.w	r2, r1, r2
 80017e8:	441a      	add	r2, r3
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	4413      	add	r3, r2
 80017ee:	011b      	lsls	r3, r3, #4
 80017f0:	4403      	add	r3, r0
 80017f2:	88ba      	ldrh	r2, [r7, #4]
 80017f4:	801a      	strh	r2, [r3, #0]
			touch_elements_register[page][layer][i].x1 =x1;
 80017f6:	79f9      	ldrb	r1, [r7, #7]
 80017f8:	79ba      	ldrb	r2, [r7, #6]
 80017fa:	483d      	ldr	r0, [pc, #244]	; (80018f0 <touch_register_element+0x168>)
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	2264      	movs	r2, #100	; 0x64
 8001806:	fb01 f202 	mul.w	r2, r1, r2
 800180a:	441a      	add	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	4413      	add	r3, r2
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	4403      	add	r3, r0
 8001814:	3304      	adds	r3, #4
 8001816:	8b3a      	ldrh	r2, [r7, #24]
 8001818:	801a      	strh	r2, [r3, #0]
			touch_elements_register[page][layer][i].y =y0;
 800181a:	79f9      	ldrb	r1, [r7, #7]
 800181c:	79ba      	ldrb	r2, [r7, #6]
 800181e:	4834      	ldr	r0, [pc, #208]	; (80018f0 <touch_register_element+0x168>)
 8001820:	4613      	mov	r3, r2
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	2264      	movs	r2, #100	; 0x64
 800182a:	fb01 f202 	mul.w	r2, r1, r2
 800182e:	441a      	add	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4413      	add	r3, r2
 8001834:	011b      	lsls	r3, r3, #4
 8001836:	4403      	add	r3, r0
 8001838:	3302      	adds	r3, #2
 800183a:	887a      	ldrh	r2, [r7, #2]
 800183c:	801a      	strh	r2, [r3, #0]
			touch_elements_register[page][layer][i].y1 =y1;
 800183e:	79f9      	ldrb	r1, [r7, #7]
 8001840:	79ba      	ldrb	r2, [r7, #6]
 8001842:	482b      	ldr	r0, [pc, #172]	; (80018f0 <touch_register_element+0x168>)
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	2264      	movs	r2, #100	; 0x64
 800184e:	fb01 f202 	mul.w	r2, r1, r2
 8001852:	441a      	add	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	4413      	add	r3, r2
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	4403      	add	r3, r0
 800185c:	3306      	adds	r3, #6
 800185e:	8bba      	ldrh	r2, [r7, #28]
 8001860:	801a      	strh	r2, [r3, #0]
			touch_elements_register[page][layer][i].element_type = element_type;
 8001862:	79f9      	ldrb	r1, [r7, #7]
 8001864:	79ba      	ldrb	r2, [r7, #6]
 8001866:	8c3b      	ldrh	r3, [r7, #32]
 8001868:	b2dc      	uxtb	r4, r3
 800186a:	4821      	ldr	r0, [pc, #132]	; (80018f0 <touch_register_element+0x168>)
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	2264      	movs	r2, #100	; 0x64
 8001876:	fb01 f202 	mul.w	r2, r1, r2
 800187a:	441a      	add	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4413      	add	r3, r2
 8001880:	011b      	lsls	r3, r3, #4
 8001882:	4403      	add	r3, r0
 8001884:	3308      	adds	r3, #8
 8001886:	4622      	mov	r2, r4
 8001888:	701a      	strb	r2, [r3, #0]
			touch_elements_register[page][layer][i].element_pointer = element_pointer;
 800188a:	79f8      	ldrb	r0, [r7, #7]
 800188c:	79ba      	ldrb	r2, [r7, #6]
 800188e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001890:	4c17      	ldr	r4, [pc, #92]	; (80018f0 <touch_register_element+0x168>)
 8001892:	4613      	mov	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	2264      	movs	r2, #100	; 0x64
 800189c:	fb00 f202 	mul.w	r2, r0, r2
 80018a0:	441a      	add	r2, r3
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	4413      	add	r3, r2
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	4423      	add	r3, r4
 80018aa:	330c      	adds	r3, #12
 80018ac:	6019      	str	r1, [r3, #0]
			touch_elements_register[page][layer][i].isAlive = 1;
 80018ae:	79f9      	ldrb	r1, [r7, #7]
 80018b0:	79ba      	ldrb	r2, [r7, #6]
 80018b2:	480f      	ldr	r0, [pc, #60]	; (80018f0 <touch_register_element+0x168>)
 80018b4:	4613      	mov	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4413      	add	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	2264      	movs	r2, #100	; 0x64
 80018be:	fb01 f202 	mul.w	r2, r1, r2
 80018c2:	441a      	add	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4413      	add	r3, r2
 80018c8:	011b      	lsls	r3, r3, #4
 80018ca:	4403      	add	r3, r0
 80018cc:	3309      	adds	r3, #9
 80018ce:	2201      	movs	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
#if DEBUG_TOUCH == 1
			printf("\n\rElement registered with index: %d\n\r",i);
			printf("\n\rElement values: %d %d %d %d %d %d %d\n\r",x0,x1,y0,y1,element_pointer,element_type);
#endif
			return 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e007      	b.n	80018e6 <touch_register_element+0x15e>
	for(int i = 0;i<MAX_NUM_ELEMENTS;i++)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	3301      	adds	r3, #1
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2b13      	cmp	r3, #19
 80018e0:	f77f af64 	ble.w	80017ac <touch_register_element+0x24>
		}
	}

	return -1;
 80018e4:	23ff      	movs	r3, #255	; 0xff
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc90      	pop	{r4, r7}
 80018ee:	4770      	bx	lr
 80018f0:	2000011c 	.word	0x2000011c

080018f4 <HAL_GPIO_EXTI_Callback>:
//External interrupt from touc IC
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	80fb      	strh	r3, [r7, #6]
	touch.pressed=1;
 80018fe:	4b04      	ldr	r3, [pc, #16]	; (8001910 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001900:	2201      	movs	r2, #1
 8001902:	811a      	strh	r2, [r3, #8]
#if DEBUG_TOUCH == 1
	printf("Interrupt touch");
#endif
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	200000f8 	.word	0x200000f8

08001914 <touch_write_control>:
	touch_elements_register[page][layer][idx].element_pointer = 0;
}
/*----------------------------------------------Private function---------------------------------------------------*/
//Write to touch IC control command via I2C
static void touch_write_control(unsigned char ctrl)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af02      	add	r7, sp, #8
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status =0;
 800191e:	2300      	movs	r3, #0
 8001920:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Transmit(&hi2c1_touch, (uint16_t)SLAVE_ADDRESS_TOUCH, &ctrl, 1 ,I2C_DELAY);
 8001922:	1dfa      	adds	r2, r7, #7
 8001924:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2301      	movs	r3, #1
 800192c:	2190      	movs	r1, #144	; 0x90
 800192e:	4804      	ldr	r0, [pc, #16]	; (8001940 <touch_write_control+0x2c>)
 8001930:	f003 ff1c 	bl	800576c <HAL_I2C_Master_Transmit>
 8001934:	4603      	mov	r3, r0
 8001936:	73fb      	strb	r3, [r7, #15]
#if DEBUG_TOUCH == 1
	printf("Write control I2C\n\r");
	printf ("%d",status);
#endif
}
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200000a4 	.word	0x200000a4

08001944 <touch_write_register>:
//Write to touch IC data via I2C
static void touch_write_register(uint8_t adr, uint16_t val)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af04      	add	r7, sp, #16
 800194a:	4603      	mov	r3, r0
 800194c:	460a      	mov	r2, r1
 800194e:	71fb      	strb	r3, [r7, #7]
 8001950:	4613      	mov	r3, r2
 8001952:	80bb      	strh	r3, [r7, #4]

	HAL_StatusTypeDef status =0;
 8001954:	2300      	movs	r3, #0
 8001956:	73fb      	strb	r3, [r7, #15]
	uint8_t data[2];
	data[0] = val>>8;
 8001958:	88bb      	ldrh	r3, [r7, #4]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	b29b      	uxth	r3, r3
 800195e:	b2db      	uxtb	r3, r3
 8001960:	733b      	strb	r3, [r7, #12]
	data[1] = (uint8_t)val;
 8001962:	88bb      	ldrh	r3, [r7, #4]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Mem_Write(&hi2c1_touch, (uint16_t)SLAVE_ADDRESS_TOUCH,(adr<<3),I2C_MEMADD_SIZE_8BIT,data,2,I2C_DELAY);
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	b29b      	uxth	r3, r3
 800196c:	00db      	lsls	r3, r3, #3
 800196e:	b29a      	uxth	r2, r3
 8001970:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001974:	9302      	str	r3, [sp, #8]
 8001976:	2302      	movs	r3, #2
 8001978:	9301      	str	r3, [sp, #4]
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2301      	movs	r3, #1
 8001982:	2190      	movs	r1, #144	; 0x90
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <touch_write_register+0x54>)
 8001986:	f003 ffef 	bl	8005968 <HAL_I2C_Mem_Write>
 800198a:	4603      	mov	r3, r0
 800198c:	73fb      	strb	r3, [r7, #15]
#if DEBUG_TOUCH == 1
	printf ("I2C write register\n\r");
	printf ("status %d \n\r",status);
#endif
}
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200000a4 	.word	0x200000a4

0800199c <touch_read>:
//Read data via I2C from touch IC
static unsigned short touch_read(unsigned char adr)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af04      	add	r7, sp, #16
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
	unsigned char adr_i2c= 0x01;
 80019a6:	2301      	movs	r3, #1
 80019a8:	73fb      	strb	r3, [r7, #15]
	adr_i2c+=adr<<3;
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	4413      	add	r3, r2
 80019b4:	73fb      	strb	r3, [r7, #15]
	uint8_t data[2];
	HAL_StatusTypeDef status =0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Mem_Read(&hi2c1_touch, (uint16_t)SLAVE_ADDRESS_TOUCH ,adr_i2c,I2C_MEMADD_SIZE_8BIT,data, 2, I2C_DELAY);
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	b29a      	uxth	r2, r3
 80019be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019c2:	9302      	str	r3, [sp, #8]
 80019c4:	2302      	movs	r3, #2
 80019c6:	9301      	str	r3, [sp, #4]
 80019c8:	f107 0308 	add.w	r3, r7, #8
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	2301      	movs	r3, #1
 80019d0:	2190      	movs	r1, #144	; 0x90
 80019d2:	4809      	ldr	r0, [pc, #36]	; (80019f8 <touch_read+0x5c>)
 80019d4:	f004 f8c2 	bl	8005b5c <HAL_I2C_Mem_Read>
 80019d8:	4603      	mov	r3, r0
 80019da:	73bb      	strb	r3, [r7, #14]
	uint16_t result = (data[0] << 8) | (data[1] & 0xFF);
 80019dc:	7a3b      	ldrb	r3, [r7, #8]
 80019de:	021b      	lsls	r3, r3, #8
 80019e0:	b21a      	sxth	r2, r3
 80019e2:	7a7b      	ldrb	r3, [r7, #9]
 80019e4:	b21b      	sxth	r3, r3
 80019e6:	4313      	orrs	r3, r2
 80019e8:	b21b      	sxth	r3, r3
 80019ea:	81bb      	strh	r3, [r7, #12]
	return result;
 80019ec:	89bb      	ldrh	r3, [r7, #12]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200000a4 	.word	0x200000a4
 80019fc:	00000000 	.word	0x00000000

08001a00 <validate_touch_coordinates>:
//Transform and validate touch coordinates
static uint8_t validate_touch_coordinates(void)
{
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
	if(touch.x<MIN_X) return 0;
	if(touch.x>MAX_X) return 0;
 8001a06:	4b56      	ldr	r3, [pc, #344]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0e:	d901      	bls.n	8001a14 <validate_touch_coordinates+0x14>
 8001a10:	2300      	movs	r3, #0
 8001a12:	e087      	b.n	8001b24 <validate_touch_coordinates+0x124>
	if(touch.y<MIN_Y) return 0;
	if(touch.y>MAX_Y) return 0;
 8001a14:	4b52      	ldr	r3, [pc, #328]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a16:	885b      	ldrh	r3, [r3, #2]
 8001a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a1c:	d901      	bls.n	8001a22 <validate_touch_coordinates+0x22>
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e080      	b.n	8001b24 <validate_touch_coordinates+0x124>

	touch.x=touch.x - MIN_X;
 8001a22:	4b4f      	ldr	r3, [pc, #316]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a24:	881a      	ldrh	r2, [r3, #0]
 8001a26:	4b4e      	ldr	r3, [pc, #312]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a28:	801a      	strh	r2, [r3, #0]
	touch.y=touch.y - MIN_Y;
 8001a2a:	4b4d      	ldr	r3, [pc, #308]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a2c:	885a      	ldrh	r2, [r3, #2]
 8001a2e:	4b4c      	ldr	r3, [pc, #304]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a30:	805a      	strh	r2, [r3, #2]
#if LINEAR_INTERPOLATION == 1
	touch.x = linear_interpolation((long)touch.x,40,970,0,480);
	touch.y = linear_interpolation((long)touch.y,40,970,0,340);
#else
	double x,y;
	x = X_A* (int16_t)touch.x + X_B *(int16_t)touch.y +X_L;
 8001a32:	4b4b      	ldr	r3, [pc, #300]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b21b      	sxth	r3, r3
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fea5 	bl	8000788 <__aeabi_i2d>
 8001a3e:	a33c      	add	r3, pc, #240	; (adr r3, 8001b30 <validate_touch_coordinates+0x130>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe fc24 	bl	8000290 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4614      	mov	r4, r2
 8001a4e:	461d      	mov	r5, r3
 8001a50:	4b43      	ldr	r3, [pc, #268]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a52:	885b      	ldrh	r3, [r3, #2]
 8001a54:	b21b      	sxth	r3, r3
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fe96 	bl	8000788 <__aeabi_i2d>
 8001a5c:	a336      	add	r3, pc, #216	; (adr r3, 8001b38 <validate_touch_coordinates+0x138>)
 8001a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a62:	f7fe fc15 	bl	8000290 <__aeabi_dmul>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	4629      	mov	r1, r5
 8001a6e:	f7fe fd3f 	bl	80004f0 <__adddf3>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4610      	mov	r0, r2
 8001a78:	4619      	mov	r1, r3
 8001a7a:	a331      	add	r3, pc, #196	; (adr r3, 8001b40 <validate_touch_coordinates+0x140>)
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	f7fe fd34 	bl	80004ec <__aeabi_dsub>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	e9c7 2302 	strd	r2, r3, [r7, #8]
	y = Y_A* (int16_t)touch.x + Y_B *(int16_t)touch.y +Y_L;
 8001a8c:	4b34      	ldr	r3, [pc, #208]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	b21b      	sxth	r3, r3
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fe78 	bl	8000788 <__aeabi_i2d>
 8001a98:	a32b      	add	r3, pc, #172	; (adr r3, 8001b48 <validate_touch_coordinates+0x148>)
 8001a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9e:	f7fe fbf7 	bl	8000290 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4614      	mov	r4, r2
 8001aa8:	461d      	mov	r5, r3
 8001aaa:	4b2d      	ldr	r3, [pc, #180]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001aac:	885b      	ldrh	r3, [r3, #2]
 8001aae:	b21b      	sxth	r3, r3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fe69 	bl	8000788 <__aeabi_i2d>
 8001ab6:	a326      	add	r3, pc, #152	; (adr r3, 8001b50 <validate_touch_coordinates+0x150>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fbe8 	bl	8000290 <__aeabi_dmul>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	f7fe fd12 	bl	80004f0 <__adddf3>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	a320      	add	r3, pc, #128	; (adr r3, 8001b58 <validate_touch_coordinates+0x158>)
 8001ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ada:	f7fe fd07 	bl	80004ec <__aeabi_dsub>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	e9c7 2300 	strd	r2, r3, [r7]
	touch.x = (uint16_t)x;
 8001ae6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001aea:	f7fe feb7 	bl	800085c <__aeabi_d2uiz>
 8001aee:	4603      	mov	r3, r0
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001af4:	801a      	strh	r2, [r3, #0]
	touch.y = (uint16_t)y;
 8001af6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001afa:	f7fe feaf 	bl	800085c <__aeabi_d2uiz>
 8001afe:	4603      	mov	r3, r0
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001b04:	805a      	strh	r2, [r3, #2]
#endif
#if DEBUG_TOUCH == 1
	printf("TOUCH y %d\n\r", touch.y);
	printf("TOUCH X %d\n\r", touch.x);
#endif
	if (touch.x >= 0 && touch.x <= LCD_PIXEL_WIDTH)
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001b0e:	d801      	bhi.n	8001b14 <validate_touch_coordinates+0x114>
	{
		return 1;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e007      	b.n	8001b24 <validate_touch_coordinates+0x124>
	}
	if (touch.y >= 0 && touch.y <= LCD_PIXEL_HEIGHT)
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <validate_touch_coordinates+0x160>)
 8001b16:	885b      	ldrh	r3, [r3, #2]
 8001b18:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001b1c:	d801      	bhi.n	8001b22 <validate_touch_coordinates+0x122>
	{
		return 1;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <validate_touch_coordinates+0x124>
	}


	return 0;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b2c:	f3af 8000 	nop.w
 8001b30:	c7e28241 	.word	0xc7e28241
 8001b34:	3fe0bb98 	.word	0x3fe0bb98
 8001b38:	8db8bac7 	.word	0x8db8bac7
 8001b3c:	3f66f006 	.word	0x3f66f006
 8001b40:	b71758e2 	.word	0xb71758e2
 8001b44:	403fc0d1 	.word	0x403fc0d1
 8001b48:	d2f1a9fc 	.word	0xd2f1a9fc
 8001b4c:	bf70624d 	.word	0xbf70624d
 8001b50:	ab367a10 	.word	0xab367a10
 8001b54:	3fd7573e 	.word	0x3fd7573e
 8001b58:	e219652c 	.word	0xe219652c
 8001b5c:	4036d758 	.word	0x4036d758
 8001b60:	200000f8 	.word	0x200000f8

08001b64 <delay_ms>:
	{
		  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
	}
#endif
//Delay in ms
static void delay_ms(__IO uint32_t nCount1) {
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	__IO uint32_t nCount=nCount1*23666;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f645 4272 	movw	r2, #23666	; 0x5c72
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	60fb      	str	r3, [r7, #12]
	while(nCount--) {
 8001b78:	bf00      	nop
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1e5a      	subs	r2, r3, #1
 8001b7e:	60fa      	str	r2, [r7, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1fa      	bne.n	8001b7a <delay_ms+0x16>
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <configFromUart>:

/*
 * Attempts to read configuration data from UART and save them to external flash.
 * Returns: 0 when successful, 1 when no configuration data detected on uart, 2 or greater when configuration failed
 */
int configFromUart(){
 8001b94:	b590      	push	{r4, r7, lr}
 8001b96:	f2ad 4dc4 	subw	sp, sp, #1220	; 0x4c4
 8001b9a:	af7e      	add	r7, sp, #504	; 0x1f8

	char msg[128];

	int count = read_usart_message(msg, &huart1, sizeof(msg), NEWLINE);
 8001b9c:	f507 7011 	add.w	r0, r7, #580	; 0x244
 8001ba0:	230d      	movs	r3, #13
 8001ba2:	2280      	movs	r2, #128	; 0x80
 8001ba4:	4960      	ldr	r1, [pc, #384]	; (8001d28 <configFromUart+0x194>)
 8001ba6:	f003 f83b 	bl	8004c20 <read_usart_message>
 8001baa:	4603      	mov	r3, r0
 8001bac:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4

	if(count == 0){
 8001bb0:	f8d7 32c4 	ldr.w	r3, [r7, #708]	; 0x2c4
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d104      	bne.n	8001bc2 <configFromUart+0x2e>
		printf("[cl] No data on uart.\n\r");
 8001bb8:	485c      	ldr	r0, [pc, #368]	; (8001d2c <configFromUart+0x198>)
 8001bba:	f007 f9f7 	bl	8008fac <iprintf>
		return 1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e0ad      	b.n	8001d1e <configFromUart+0x18a>
	}

	msg[count-1] = 0; //replace newline delimiter with null-termination
 8001bc2:	f8d7 32c4 	ldr.w	r3, [r7, #708]	; 0x2c4
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 8001bcc:	443b      	add	r3, r7
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f803 2c84 	strb.w	r2, [r3, #-132]

	char configMsg[] = "config";
 8001bd4:	4a56      	ldr	r2, [pc, #344]	; (8001d30 <configFromUart+0x19c>)
 8001bd6:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8001bda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bde:	6018      	str	r0, [r3, #0]
 8001be0:	3304      	adds	r3, #4
 8001be2:	8019      	strh	r1, [r3, #0]
 8001be4:	3302      	adds	r3, #2
 8001be6:	0c0a      	lsrs	r2, r1, #16
 8001be8:	701a      	strb	r2, [r3, #0]
	char bitmapMsg[] = "bitmap";
 8001bea:	4a52      	ldr	r2, [pc, #328]	; (8001d34 <configFromUart+0x1a0>)
 8001bec:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001bf0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bf4:	6018      	str	r0, [r3, #0]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	8019      	strh	r1, [r3, #0]
 8001bfa:	3302      	adds	r3, #2
 8001bfc:	0c0a      	lsrs	r2, r1, #16
 8001bfe:	701a      	strb	r2, [r3, #0]
	char deleteMsg[] = "delete bitmaps";
 8001c00:	4b4d      	ldr	r3, [pc, #308]	; (8001d38 <configFromUart+0x1a4>)
 8001c02:	f507 7409 	add.w	r4, r7, #548	; 0x224
 8001c06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c08:	c407      	stmia	r4!, {r0, r1, r2}
 8001c0a:	8023      	strh	r3, [r4, #0]
 8001c0c:	3402      	adds	r4, #2
 8001c0e:	0c1b      	lsrs	r3, r3, #16
 8001c10:	7023      	strb	r3, [r4, #0]
	char sreportMsg[] = "report screens";
 8001c12:	4b4a      	ldr	r3, [pc, #296]	; (8001d3c <configFromUart+0x1a8>)
 8001c14:	f507 7405 	add.w	r4, r7, #532	; 0x214
 8001c18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c1a:	c407      	stmia	r4!, {r0, r1, r2}
 8001c1c:	8023      	strh	r3, [r4, #0]
 8001c1e:	3402      	adds	r4, #2
 8001c20:	0c1b      	lsrs	r3, r3, #16
 8001c22:	7023      	strb	r3, [r4, #0]
	char breportMsg[] = "report bitmpas";
 8001c24:	4b46      	ldr	r3, [pc, #280]	; (8001d40 <configFromUart+0x1ac>)
 8001c26:	f507 7401 	add.w	r4, r7, #516	; 0x204
 8001c2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c2c:	c407      	stmia	r4!, {r0, r1, r2}
 8001c2e:	8023      	strh	r3, [r4, #0]
 8001c30:	3402      	adds	r4, #2
 8001c32:	0c1b      	lsrs	r3, r3, #16
 8001c34:	7023      	strb	r3, [r4, #0]

	if(strcmp(configMsg, msg) == 0){
 8001c36:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8001c3a:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8001c3e:	4611      	mov	r1, r2
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fac5 	bl	80001d0 <strcmp>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d106      	bne.n	8001c5a <configFromUart+0xc6>
		printf("[cl] Okay, proceeding to configure screens.\n\r");
 8001c4c:	483d      	ldr	r0, [pc, #244]	; (8001d44 <configFromUart+0x1b0>)
 8001c4e:	f007 f9ad 	bl	8008fac <iprintf>
		return configScreensFromUart();
 8001c52:	f000 f8cb 	bl	8001dec <configScreensFromUart>
 8001c56:	4603      	mov	r3, r0
 8001c58:	e061      	b.n	8001d1e <configFromUart+0x18a>
	}
	else if(strcmp(bitmapMsg, msg) == 0){
 8001c5a:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8001c5e:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001c62:	4611      	mov	r1, r2
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fab3 	bl	80001d0 <strcmp>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d106      	bne.n	8001c7e <configFromUart+0xea>
		printf("[cl] Okay, proceeding to write bitmap.\n\r");
 8001c70:	4835      	ldr	r0, [pc, #212]	; (8001d48 <configFromUart+0x1b4>)
 8001c72:	f007 f99b 	bl	8008fac <iprintf>
		return configBitmapFromUart();
 8001c76:	f000 f873 	bl	8001d60 <configBitmapFromUart>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	e04f      	b.n	8001d1e <configFromUart+0x18a>
	}
	else if(strcmp(deleteMsg, msg) == 0){
 8001c7e:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8001c82:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7fe faa1 	bl	80001d0 <strcmp>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d106      	bne.n	8001ca2 <configFromUart+0x10e>
		printf("[cl] Okay, marking all bitmaps for deletion.\n\r");
 8001c94:	482d      	ldr	r0, [pc, #180]	; (8001d4c <configFromUart+0x1b8>)
 8001c96:	f007 f989 	bl	8008fac <iprintf>
		return configMarkBitmapsForDelete();
 8001c9a:	f000 f86f 	bl	8001d7c <configMarkBitmapsForDelete>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	e03d      	b.n	8001d1e <configFromUart+0x18a>
	}
	else if(strcmp(sreportMsg, msg) == 0){
 8001ca2:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8001ca6:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001caa:	4611      	mov	r1, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fa8f 	bl	80001d0 <strcmp>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d118      	bne.n	8001cea <configFromUart+0x156>
		printf("[cl] Okay, reporting screens.\n\r");
 8001cb8:	4825      	ldr	r0, [pc, #148]	; (8001d50 <configFromUart+0x1bc>)
 8001cba:	f007 f977 	bl	8008fac <iprintf>
		struct generalConfig gconf;
		readGeneralConfig(&gconf);
 8001cbe:	463b      	mov	r3, r7
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fedb 	bl	8002a7c <readGeneralConfig>
		printAllScreens(gconf);
 8001cc6:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001cca:	f5a3 7432 	sub.w	r4, r3, #712	; 0x2c8
 8001cce:	4668      	mov	r0, sp
 8001cd0:	f104 0310 	add.w	r3, r4, #16
 8001cd4:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f007 f951 	bl	8008f80 <memcpy>
 8001cde:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ce2:	f000 ffad 	bl	8002c40 <printAllScreens>
		return 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e019      	b.n	8001d1e <configFromUart+0x18a>
	}
	else if(strcmp(breportMsg, msg) == 0){
 8001cea:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8001cee:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe fa6b 	bl	80001d0 <strcmp>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d107      	bne.n	8001d10 <configFromUart+0x17c>
		printf("[cl] Okay, reporting bitmaps.\n\r");
 8001d00:	4814      	ldr	r0, [pc, #80]	; (8001d54 <configFromUart+0x1c0>)
 8001d02:	f007 f953 	bl	8008fac <iprintf>
		printf("NOT IMPLEMENTED");
 8001d06:	4814      	ldr	r0, [pc, #80]	; (8001d58 <configFromUart+0x1c4>)
 8001d08:	f007 f950 	bl	8008fac <iprintf>
		return 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e006      	b.n	8001d1e <configFromUart+0x18a>
		}
	else{
		printf("[cl] Unexpected first msg. Got %s, which is not a recognised command.\n\r", msg);
 8001d10:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001d14:	4619      	mov	r1, r3
 8001d16:	4811      	ldr	r0, [pc, #68]	; (8001d5c <configFromUart+0x1c8>)
 8001d18:	f007 f948 	bl	8008fac <iprintf>
		return 1;
 8001d1c:	2301      	movs	r3, #1
	}
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f507 7733 	add.w	r7, r7, #716	; 0x2cc
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd90      	pop	{r4, r7, pc}
 8001d28:	20002150 	.word	0x20002150
 8001d2c:	0800a008 	.word	0x0800a008
 8001d30:	0800a144 	.word	0x0800a144
 8001d34:	0800a14c 	.word	0x0800a14c
 8001d38:	0800a154 	.word	0x0800a154
 8001d3c:	0800a164 	.word	0x0800a164
 8001d40:	0800a174 	.word	0x0800a174
 8001d44:	0800a020 	.word	0x0800a020
 8001d48:	0800a050 	.word	0x0800a050
 8001d4c:	0800a07c 	.word	0x0800a07c
 8001d50:	0800a0ac 	.word	0x0800a0ac
 8001d54:	0800a0cc 	.word	0x0800a0cc
 8001d58:	0800a0ec 	.word	0x0800a0ec
 8001d5c:	0800a0fc 	.word	0x0800a0fc

08001d60 <configBitmapFromUart>:

int configBitmapFromUart(){
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b0a0      	sub	sp, #128	; 0x80
 8001d64:	af00      	add	r7, sp, #0
	int count;
	char msg[128];
	printf("[cl] Not yet implemented.\n\r");
 8001d66:	4804      	ldr	r0, [pc, #16]	; (8001d78 <configBitmapFromUart+0x18>)
 8001d68:	f007 f920 	bl	8008fac <iprintf>
	return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3780      	adds	r7, #128	; 0x80
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	0800a184 	.word	0x0800a184

08001d7c <configMarkBitmapsForDelete>:

int configMarkBitmapsForDelete(){
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
	ext_flash_erase_4kB(BITMAP_LIST_SECTOR*SECTOR_SIZE);
 8001d86:	f44f 2048 	mov.w	r0, #819200	; 0xc8000
 8001d8a:	f001 f955 	bl	8003038 <ext_flash_erase_4kB>
	struct bitmapList bl;
	bl.totalBitmaps = 2;
 8001d8e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001d92:	f103 0308 	add.w	r3, r3, #8
 8001d96:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	801a      	strh	r2, [r3, #0]
	uint8_t buff[sizeof(bl)];
	memcpy(buff, (uint8_t *) &bl, sizeof(bl));
 8001d9e:	f107 0308 	add.w	r3, r7, #8
 8001da2:	4619      	mov	r1, r3
 8001da4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001da8:	f103 0308 	add.w	r3, r3, #8
 8001dac:	f6a3 0204 	subw	r2, r3, #2052	; 0x804
 8001db0:	f1a1 0308 	sub.w	r3, r1, #8
 8001db4:	4611      	mov	r1, r2
 8001db6:	f640 0202 	movw	r2, #2050	; 0x802
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f007 f8e0 	bl	8008f80 <memcpy>
	ext_flash_write_multipage(BITMAP_LIST_SECTOR*SECTOR_SIZE, buff, sizeof(bl));
 8001dc0:	f107 0308 	add.w	r3, r7, #8
 8001dc4:	3b08      	subs	r3, #8
 8001dc6:	f640 0202 	movw	r2, #2050	; 0x802
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f44f 2048 	mov.w	r0, #819200	; 0xc8000
 8001dd0:	f001 fa4c 	bl	800326c <ext_flash_write_multipage>
	printf("[cl] Bitmaps marked for delete.\n\r");
 8001dd4:	4804      	ldr	r0, [pc, #16]	; (8001de8 <configMarkBitmapsForDelete+0x6c>)
 8001dd6:	f007 f8e9 	bl	8008fac <iprintf>
	return 0;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	0800a1a0 	.word	0x0800a1a0

08001dec <configScreensFromUart>:


int configScreensFromUart(){
 8001dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dee:	f5ad 5d4b 	sub.w	sp, sp, #12992	; 0x32c0
 8001df2:	b087      	sub	sp, #28
 8001df4:	af04      	add	r7, sp, #16
	int count;
	char msg[128];
	UART_READ_STRING(); //read general config - number of screens
 8001df6:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8001dfa:	f100 0020 	add.w	r0, r0, #32
 8001dfe:	230d      	movs	r3, #13
 8001e00:	2280      	movs	r2, #128	; 0x80
 8001e02:	4989      	ldr	r1, [pc, #548]	; (8002028 <configScreensFromUart+0x23c>)
 8001e04:	f002 ff0c 	bl	8004c20 <read_usart_message>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001e0e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001e18:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0e9      	beq.n	8001df6 <configScreensFromUart+0xa>
 8001e22:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001e26:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8001e32:	f103 0308 	add.w	r3, r3, #8
 8001e36:	443b      	add	r3, r7
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f803 2ca8 	strb.w	r2, [r3, #-168]
	int totalScreens = atoi(msg);
 8001e3e:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8001e42:	f103 0320 	add.w	r3, r3, #32
 8001e46:	4618      	mov	r0, r3
 8001e48:	f007 f86c 	bl	8008f24 <atoi>
 8001e4c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001e50:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001e54:	6018      	str	r0, [r3, #0]

	if(totalScreens < 1 || totalScreens >256){
 8001e56:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001e5a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	dd07      	ble.n	8001e74 <configScreensFromUart+0x88>
 8001e64:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001e68:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e72:	dd0a      	ble.n	8001e8a <configScreensFromUart+0x9e>
		printf("[cl] Got %d, which is not a valid number of screens.\n\r", totalScreens);
 8001e74:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001e78:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001e7c:	6819      	ldr	r1, [r3, #0]
 8001e7e:	486b      	ldr	r0, [pc, #428]	; (800202c <configScreensFromUart+0x240>)
 8001e80:	f007 f894 	bl	8008fac <iprintf>
		return 2;
 8001e84:	2302      	movs	r3, #2
 8001e86:	f000 bdee 	b.w	8002a66 <configScreensFromUart+0xc7a>
	}

	struct generalConfig gconf;

	memset(&gconf.screenSectors, 0, sizeof(gconf.screenSectors));
 8001e8a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001e8e:	f103 031c 	add.w	r3, r3, #28
 8001e92:	3302      	adds	r3, #2
 8001e94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e98:	2100      	movs	r1, #0
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f007 f87e 	bl	8008f9c <memset>
	gconf.totalScreens = totalScreens;
 8001ea0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001ea4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	b2da      	uxtb	r2, r3
 8001eac:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001eb0:	f103 0308 	add.w	r3, r3, #8
 8001eb4:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 8001eb8:	701a      	strb	r2, [r3, #0]

	printf("[cl] Ok, expecting %d screens worth of data.\n\r", totalScreens);
 8001eba:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001ebe:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001ec2:	6819      	ldr	r1, [r3, #0]
 8001ec4:	485a      	ldr	r0, [pc, #360]	; (8002030 <configScreensFromUart+0x244>)
 8001ec6:	f007 f871 	bl	8008fac <iprintf>

	uint8_t currentScreenIndex = -1;
 8001eca:	23ff      	movs	r3, #255	; 0xff
 8001ecc:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001ed0:	f102 0207 	add.w	r2, r2, #7
 8001ed4:	7013      	strb	r3, [r2, #0]
	uint16_t currentSector = GENERAL_CONFIG_SECTOR;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001edc:	f102 0204 	add.w	r2, r2, #4
 8001ee0:	8013      	strh	r3, [r2, #0]
	uint16_t currentScreenObjectsLeft = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001ee8:	f102 0202 	add.w	r2, r2, #2
 8001eec:	8013      	strh	r3, [r2, #0]

	char screenStr[] = "screen";
 8001eee:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001ef2:	f103 0308 	add.w	r3, r3, #8
 8001ef6:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 8001efa:	4a4e      	ldr	r2, [pc, #312]	; (8002034 <configScreensFromUart+0x248>)
 8001efc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f00:	6018      	str	r0, [r3, #0]
 8001f02:	3304      	adds	r3, #4
 8001f04:	8019      	strh	r1, [r3, #0]
 8001f06:	3302      	adds	r3, #2
 8001f08:	0c0a      	lsrs	r2, r1, #16
 8001f0a:	701a      	strb	r2, [r3, #0]

	#define MAX_DATA_SIZE 8192
	uint8_t sectorBuffer[SECTOR_SIZE]; //holds sector before writing to external flash
	int sectorBufferIndex = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001f12:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8001f16:	6013      	str	r3, [r2, #0]
	uint8_t dataBuffer[MAX_DATA_SIZE];
	int dataBufferIndex = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001f1e:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8001f22:	6013      	str	r3, [r2, #0]

	while(1){

		if(currentScreenIndex + 1 == totalScreens){
 8001f24:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001f28:	f103 0307 	add.w	r3, r3, #7
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001f34:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8001f38:	6812      	ldr	r2, [r2, #0]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d131      	bne.n	8001fa2 <configScreensFromUart+0x1b6>
			printf("[cl] All screens' data received.\n\r");
 8001f3e:	483e      	ldr	r0, [pc, #248]	; (8002038 <configScreensFromUart+0x24c>)
 8001f40:	f007 f834 	bl	8008fac <iprintf>
	}

	//all screens have been written.
	//Now save generic config, since sector address array has been completed:

	printf("Gconf screens %d \n\r", gconf.totalScreens);
 8001f44:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001f48:	f103 0308 	add.w	r3, r3, #8
 8001f4c:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	4619      	mov	r1, r3
 8001f54:	4839      	ldr	r0, [pc, #228]	; (800203c <configScreensFromUart+0x250>)
 8001f56:	f007 f829 	bl	8008fac <iprintf>

	sectorBufferIndex = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001f60:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8001f64:	6013      	str	r3, [r2, #0]
	memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &gconf, 100);//sizeof(gconf));
 8001f66:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001f6a:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001f74:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001f78:	3b14      	subs	r3, #20
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f507 5140 	add.w	r1, r7, #12288	; 0x3000
 8001f80:	f101 011c 	add.w	r1, r1, #28
 8001f84:	2264      	movs	r2, #100	; 0x64
 8001f86:	4618      	mov	r0, r3
 8001f88:	f006 fffa 	bl	8008f80 <memcpy>

	printf("J ");
 8001f8c:	482c      	ldr	r0, [pc, #176]	; (8002040 <configScreensFromUart+0x254>)
 8001f8e:	f007 f80d 	bl	8008fac <iprintf>
	int j;
	for(j=0; j<sizeof(gconf); j++){
 8001f92:	2300      	movs	r3, #0
 8001f94:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001f98:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	f000 bd41 	b.w	8002a24 <configScreensFromUart+0xc38>
		UART_READ_STRING();
 8001fa2:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8001fa6:	f100 0020 	add.w	r0, r0, #32
 8001faa:	230d      	movs	r3, #13
 8001fac:	2280      	movs	r2, #128	; 0x80
 8001fae:	491e      	ldr	r1, [pc, #120]	; (8002028 <configScreensFromUart+0x23c>)
 8001fb0:	f002 fe36 	bl	8004c20 <read_usart_message>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001fba:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001fbe:	6013      	str	r3, [r2, #0]
 8001fc0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001fc4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0e9      	beq.n	8001fa2 <configScreensFromUart+0x1b6>
 8001fce:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001fd2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8001fde:	f103 0308 	add.w	r3, r3, #8
 8001fe2:	443b      	add	r3, r7
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f803 2ca8 	strb.w	r2, [r3, #-168]
		if(strcmp(screenStr, msg) != 0){
 8001fea:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 8001fee:	f102 0220 	add.w	r2, r2, #32
 8001ff2:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001ff6:	f103 0314 	add.w	r3, r3, #20
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe f8e7 	bl	80001d0 <strcmp>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d01f      	beq.n	8002048 <configScreensFromUart+0x25c>
			printf("[cl] Unexpected input - wanted %s, got %s. \n\r",screenStr, msg);
 8002008:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 800200c:	f102 0220 	add.w	r2, r2, #32
 8002010:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8002014:	f103 0314 	add.w	r3, r3, #20
 8002018:	4619      	mov	r1, r3
 800201a:	480a      	ldr	r0, [pc, #40]	; (8002044 <configScreensFromUart+0x258>)
 800201c:	f006 ffc6 	bl	8008fac <iprintf>
			return 3;
 8002020:	2303      	movs	r3, #3
 8002022:	f000 bd20 	b.w	8002a66 <configScreensFromUart+0xc7a>
 8002026:	bf00      	nop
 8002028:	20002150 	.word	0x20002150
 800202c:	0800a1c4 	.word	0x0800a1c4
 8002030:	0800a1fc 	.word	0x0800a1fc
 8002034:	0800a480 	.word	0x0800a480
 8002038:	0800a22c 	.word	0x0800a22c
 800203c:	0800a250 	.word	0x0800a250
 8002040:	0800a264 	.word	0x0800a264
 8002044:	0800a268 	.word	0x0800a268
		UART_READ_STRING();
 8002048:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 800204c:	f100 0020 	add.w	r0, r0, #32
 8002050:	230d      	movs	r3, #13
 8002052:	2280      	movs	r2, #128	; 0x80
 8002054:	497b      	ldr	r1, [pc, #492]	; (8002244 <configScreensFromUart+0x458>)
 8002056:	f002 fde3 	bl	8004c20 <read_usart_message>
 800205a:	4603      	mov	r3, r0
 800205c:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002060:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800206a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0e9      	beq.n	8002048 <configScreensFromUart+0x25c>
 8002074:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002078:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	3b01      	subs	r3, #1
 8002080:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8002084:	f103 0308 	add.w	r3, r3, #8
 8002088:	443b      	add	r3, r7
 800208a:	2200      	movs	r2, #0
 800208c:	f803 2ca8 	strb.w	r2, [r3, #-168]
		currentScreenObjectsLeft = atoi(msg);
 8002090:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002094:	f103 0320 	add.w	r3, r3, #32
 8002098:	4618      	mov	r0, r3
 800209a:	f006 ff43 	bl	8008f24 <atoi>
 800209e:	4603      	mov	r3, r0
 80020a0:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80020a4:	f102 0202 	add.w	r2, r2, #2
 80020a8:	8013      	strh	r3, [r2, #0]
		printf("[cl] Ok, expecting %d objects for current screen.\n\r", currentScreenObjectsLeft);
 80020aa:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80020ae:	f103 0302 	add.w	r3, r3, #2
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	4864      	ldr	r0, [pc, #400]	; (8002248 <configScreensFromUart+0x45c>)
 80020b8:	f006 ff78 	bl	8008fac <iprintf>
		screenVar.objectCount = currentScreenObjectsLeft;
 80020bc:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80020c0:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 80020c4:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80020c8:	f102 0202 	add.w	r2, r2, #2
 80020cc:	8812      	ldrh	r2, [r2, #0]
 80020ce:	805a      	strh	r2, [r3, #2]
		screenVar.screenNumber = currentScreenIndex;
 80020d0:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80020d4:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 80020d8:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80020dc:	f102 0207 	add.w	r2, r2, #7
 80020e0:	7812      	ldrb	r2, [r2, #0]
 80020e2:	701a      	strb	r2, [r3, #0]
		currentSector += 1; //begin new sector -- screens are sector-aligned for easier access
 80020e4:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80020e8:	f103 0304 	add.w	r3, r3, #4
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	3301      	adds	r3, #1
 80020f0:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80020f4:	f102 0204 	add.w	r2, r2, #4
 80020f8:	8013      	strh	r3, [r2, #0]
		currentScreenIndex += 1;
 80020fa:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80020fe:	f103 0307 	add.w	r3, r3, #7
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	3301      	adds	r3, #1
 8002106:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800210a:	f102 0207 	add.w	r2, r2, #7
 800210e:	7013      	strb	r3, [r2, #0]
		gconf.screenSectors[currentScreenIndex] = currentSector;
 8002110:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002114:	f103 0307 	add.w	r3, r3, #7
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800211e:	f102 0208 	add.w	r2, r2, #8
 8002122:	f5a2 722b 	sub.w	r2, r2, #684	; 0x2ac
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4413      	add	r3, r2
 800212a:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800212e:	f102 0204 	add.w	r2, r2, #4
 8002132:	8812      	ldrh	r2, [r2, #0]
 8002134:	805a      	strh	r2, [r3, #2]
		ext_flash_erase_4kB(currentSector*SECTOR_SIZE);
 8002136:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800213a:	f103 0304 	add.w	r3, r3, #4
 800213e:	881b      	ldrh	r3, [r3, #0]
 8002140:	031b      	lsls	r3, r3, #12
 8002142:	4618      	mov	r0, r3
 8002144:	f000 ff78 	bl	8003038 <ext_flash_erase_4kB>
		memset(sectorBuffer, 0, SECTOR_SIZE);
 8002148:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800214c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002150:	3b14      	subs	r3, #20
 8002152:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002156:	2100      	movs	r1, #0
 8002158:	4618      	mov	r0, r3
 800215a:	f006 ff1f 	bl	8008f9c <memset>
		sectorBufferIndex = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002164:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8002168:	6013      	str	r3, [r2, #0]
		memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &screenVar, sizeof(screenVar));
 800216a:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800216e:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8002178:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800217c:	3b14      	subs	r3, #20
 800217e:	4413      	add	r3, r2
 8002180:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 8002184:	f5a2 722e 	sub.w	r2, r2, #696	; 0x2b8
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	601a      	str	r2, [r3, #0]
		sectorBufferIndex += sizeof(screenVar);
 800218c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002190:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	3304      	adds	r3, #4
 8002198:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800219c:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 80021a0:	6013      	str	r3, [r2, #0]
		while(currentScreenObjectsLeft > 0){
 80021a2:	f000 bc05 	b.w	80029b0 <configScreensFromUart+0xbc4>
			currentScreenObjectsLeft--;
 80021a6:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80021aa:	f103 0302 	add.w	r3, r3, #2
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	3b01      	subs	r3, #1
 80021b2:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80021b6:	f102 0202 	add.w	r2, r2, #2
 80021ba:	8013      	strh	r3, [r2, #0]
			UART_READ_STRING();
 80021bc:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 80021c0:	f100 0020 	add.w	r0, r0, #32
 80021c4:	230d      	movs	r3, #13
 80021c6:	2280      	movs	r2, #128	; 0x80
 80021c8:	491e      	ldr	r1, [pc, #120]	; (8002244 <configScreensFromUart+0x458>)
 80021ca:	f002 fd29 	bl	8004c20 <read_usart_message>
 80021ce:	4603      	mov	r3, r0
 80021d0:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80021d4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80021de:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0e9      	beq.n	80021bc <configScreensFromUart+0x3d0>
 80021e8:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80021ec:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	3b01      	subs	r3, #1
 80021f4:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 80021f8:	f103 0308 	add.w	r3, r3, #8
 80021fc:	443b      	add	r3, r7
 80021fe:	2200      	movs	r2, #0
 8002200:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.objectType = stringToObjectType(msg);
 8002204:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002208:	f103 0320 	add.w	r3, r3, #32
 800220c:	4618      	mov	r0, r3
 800220e:	f000 fed3 	bl	8002fb8 <stringToObjectType>
 8002212:	4603      	mov	r3, r0
 8002214:	461a      	mov	r2, r3
 8002216:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 800221a:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 800221e:	701a      	strb	r2, [r3, #0]
			if(currentObject.objectType == none){
 8002220:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002224:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d110      	bne.n	8002250 <configScreensFromUart+0x464>
				printf("[cl] Object type %s not recognized. \n\r", msg);
 800222e:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002232:	f103 0320 	add.w	r3, r3, #32
 8002236:	4619      	mov	r1, r3
 8002238:	4804      	ldr	r0, [pc, #16]	; (800224c <configScreensFromUart+0x460>)
 800223a:	f006 feb7 	bl	8008fac <iprintf>
				return 4;
 800223e:	2304      	movs	r3, #4
 8002240:	f000 bc11 	b.w	8002a66 <configScreensFromUart+0xc7a>
 8002244:	20002150 	.word	0x20002150
 8002248:	0800a298 	.word	0x0800a298
 800224c:	0800a2cc 	.word	0x0800a2cc
			UART_READ_STRING();
 8002250:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8002254:	f100 0020 	add.w	r0, r0, #32
 8002258:	230d      	movs	r3, #13
 800225a:	2280      	movs	r2, #128	; 0x80
 800225c:	49cf      	ldr	r1, [pc, #828]	; (800259c <configScreensFromUart+0x7b0>)
 800225e:	f002 fcdf 	bl	8004c20 <read_usart_message>
 8002262:	4603      	mov	r3, r0
 8002264:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002268:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002272:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0e9      	beq.n	8002250 <configScreensFromUart+0x464>
 800227c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002280:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	3b01      	subs	r3, #1
 8002288:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 800228c:	f103 0308 	add.w	r3, r3, #8
 8002290:	443b      	add	r3, r7
 8002292:	2200      	movs	r2, #0
 8002294:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.objectId = (uint16_t) atoi(msg);
 8002298:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 800229c:	f103 0320 	add.w	r3, r3, #32
 80022a0:	4618      	mov	r0, r3
 80022a2:	f006 fe3f 	bl	8008f24 <atoi>
 80022a6:	4603      	mov	r3, r0
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80022ae:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80022b2:	805a      	strh	r2, [r3, #2]
			UART_READ_STRING();
 80022b4:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 80022b8:	f100 0020 	add.w	r0, r0, #32
 80022bc:	230d      	movs	r3, #13
 80022be:	2280      	movs	r2, #128	; 0x80
 80022c0:	49b6      	ldr	r1, [pc, #728]	; (800259c <configScreensFromUart+0x7b0>)
 80022c2:	f002 fcad 	bl	8004c20 <read_usart_message>
 80022c6:	4603      	mov	r3, r0
 80022c8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80022cc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80022d6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0e9      	beq.n	80022b4 <configScreensFromUart+0x4c8>
 80022e0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80022e4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 80022f0:	f103 0308 	add.w	r3, r3, #8
 80022f4:	443b      	add	r3, r7
 80022f6:	2200      	movs	r2, #0
 80022f8:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.xstart = (uint16_t) atoi(msg);
 80022fc:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002300:	f103 0320 	add.w	r3, r3, #32
 8002304:	4618      	mov	r0, r3
 8002306:	f006 fe0d 	bl	8008f24 <atoi>
 800230a:	4603      	mov	r3, r0
 800230c:	b29a      	uxth	r2, r3
 800230e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002312:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002316:	809a      	strh	r2, [r3, #4]
			UART_READ_STRING();
 8002318:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 800231c:	f100 0020 	add.w	r0, r0, #32
 8002320:	230d      	movs	r3, #13
 8002322:	2280      	movs	r2, #128	; 0x80
 8002324:	499d      	ldr	r1, [pc, #628]	; (800259c <configScreensFromUart+0x7b0>)
 8002326:	f002 fc7b 	bl	8004c20 <read_usart_message>
 800232a:	4603      	mov	r3, r0
 800232c:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002330:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800233a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0e9      	beq.n	8002318 <configScreensFromUart+0x52c>
 8002344:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002348:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	3b01      	subs	r3, #1
 8002350:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8002354:	f103 0308 	add.w	r3, r3, #8
 8002358:	443b      	add	r3, r7
 800235a:	2200      	movs	r2, #0
 800235c:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.ystart = (uint16_t) atoi(msg);
 8002360:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002364:	f103 0320 	add.w	r3, r3, #32
 8002368:	4618      	mov	r0, r3
 800236a:	f006 fddb 	bl	8008f24 <atoi>
 800236e:	4603      	mov	r3, r0
 8002370:	b29a      	uxth	r2, r3
 8002372:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002376:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 800237a:	80da      	strh	r2, [r3, #6]
			UART_READ_STRING();
 800237c:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8002380:	f100 0020 	add.w	r0, r0, #32
 8002384:	230d      	movs	r3, #13
 8002386:	2280      	movs	r2, #128	; 0x80
 8002388:	4984      	ldr	r1, [pc, #528]	; (800259c <configScreensFromUart+0x7b0>)
 800238a:	f002 fc49 	bl	8004c20 <read_usart_message>
 800238e:	4603      	mov	r3, r0
 8002390:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002394:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002398:	6013      	str	r3, [r2, #0]
 800239a:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800239e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0e9      	beq.n	800237c <configScreensFromUart+0x590>
 80023a8:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80023ac:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 80023b8:	f103 0308 	add.w	r3, r3, #8
 80023bc:	443b      	add	r3, r7
 80023be:	2200      	movs	r2, #0
 80023c0:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.xend = (uint16_t) atoi(msg);
 80023c4:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 80023c8:	f103 0320 	add.w	r3, r3, #32
 80023cc:	4618      	mov	r0, r3
 80023ce:	f006 fda9 	bl	8008f24 <atoi>
 80023d2:	4603      	mov	r3, r0
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80023da:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80023de:	811a      	strh	r2, [r3, #8]
			UART_READ_STRING();
 80023e0:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 80023e4:	f100 0020 	add.w	r0, r0, #32
 80023e8:	230d      	movs	r3, #13
 80023ea:	2280      	movs	r2, #128	; 0x80
 80023ec:	496b      	ldr	r1, [pc, #428]	; (800259c <configScreensFromUart+0x7b0>)
 80023ee:	f002 fc17 	bl	8004c20 <read_usart_message>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80023f8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002402:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0e9      	beq.n	80023e0 <configScreensFromUart+0x5f4>
 800240c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002410:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	3b01      	subs	r3, #1
 8002418:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 800241c:	f103 0308 	add.w	r3, r3, #8
 8002420:	443b      	add	r3, r7
 8002422:	2200      	movs	r2, #0
 8002424:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.yend = (uint16_t) atoi(msg);
 8002428:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 800242c:	f103 0320 	add.w	r3, r3, #32
 8002430:	4618      	mov	r0, r3
 8002432:	f006 fd77 	bl	8008f24 <atoi>
 8002436:	4603      	mov	r3, r0
 8002438:	b29a      	uxth	r2, r3
 800243a:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 800243e:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002442:	815a      	strh	r2, [r3, #10]
			UART_READ_STRING();
 8002444:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8002448:	f100 0020 	add.w	r0, r0, #32
 800244c:	230d      	movs	r3, #13
 800244e:	2280      	movs	r2, #128	; 0x80
 8002450:	4952      	ldr	r1, [pc, #328]	; (800259c <configScreensFromUart+0x7b0>)
 8002452:	f002 fbe5 	bl	8004c20 <read_usart_message>
 8002456:	4603      	mov	r3, r0
 8002458:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800245c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002466:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0e9      	beq.n	8002444 <configScreensFromUart+0x658>
 8002470:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002474:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	3b01      	subs	r3, #1
 800247c:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8002480:	f103 0308 	add.w	r3, r3, #8
 8002484:	443b      	add	r3, r7
 8002486:	2200      	movs	r2, #0
 8002488:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.dataLen = (uint16_t) atoi(msg);
 800248c:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002490:	f103 0320 	add.w	r3, r3, #32
 8002494:	4618      	mov	r0, r3
 8002496:	f006 fd45 	bl	8008f24 <atoi>
 800249a:	4603      	mov	r3, r0
 800249c:	b29a      	uxth	r2, r3
 800249e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024a2:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024a6:	819a      	strh	r2, [r3, #12]
			PRINT_OBJECT_HEADER(currentObject);
 80024a8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024ac:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461c      	mov	r4, r3
 80024b4:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024b8:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024bc:	885b      	ldrh	r3, [r3, #2]
 80024be:	461d      	mov	r5, r3
 80024c0:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024c4:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024c8:	889b      	ldrh	r3, [r3, #4]
 80024ca:	461e      	mov	r6, r3
 80024cc:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024d0:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024d4:	88db      	ldrh	r3, [r3, #6]
 80024d6:	461a      	mov	r2, r3
 80024d8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024dc:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024e0:	891b      	ldrh	r3, [r3, #8]
 80024e2:	4619      	mov	r1, r3
 80024e4:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024e8:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024ec:	895b      	ldrh	r3, [r3, #10]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80024f4:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80024f8:	899b      	ldrh	r3, [r3, #12]
 80024fa:	9303      	str	r3, [sp, #12]
 80024fc:	9002      	str	r0, [sp, #8]
 80024fe:	9101      	str	r1, [sp, #4]
 8002500:	9200      	str	r2, [sp, #0]
 8002502:	4633      	mov	r3, r6
 8002504:	462a      	mov	r2, r5
 8002506:	4621      	mov	r1, r4
 8002508:	4825      	ldr	r0, [pc, #148]	; (80025a0 <configScreensFromUart+0x7b4>)
 800250a:	f006 fd4f 	bl	8008fac <iprintf>
			if(currentObject.dataLen > MAX_DATA_SIZE){
 800250e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002512:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002516:	899b      	ldrh	r3, [r3, #12]
 8002518:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800251c:	d90c      	bls.n	8002538 <configScreensFromUart+0x74c>
				printf("[cl] Object (id=%d) data exceeds MAX_DATA_SIZE = %d.\n\r", currentObject.objectId, MAX_DATA_SIZE);
 800251e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002522:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002526:	885b      	ldrh	r3, [r3, #2]
 8002528:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800252c:	4619      	mov	r1, r3
 800252e:	481d      	ldr	r0, [pc, #116]	; (80025a4 <configScreensFromUart+0x7b8>)
 8002530:	f006 fd3c 	bl	8008fac <iprintf>
				return 5;
 8002534:	2305      	movs	r3, #5
 8002536:	e23a      	b.n	80029ae <configScreensFromUart+0xbc2>
			int spaceLeft = SECTOR_SIZE - sectorBufferIndex;
 8002538:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800253c:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002546:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800254a:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800254e:	6013      	str	r3, [r2, #0]
			if(spaceLeft >= sizeof(currentObject)){
 8002550:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002554:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b0d      	cmp	r3, #13
 800255c:	d924      	bls.n	80025a8 <configScreensFromUart+0x7bc>
				memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &currentObject, sizeof(currentObject));
 800255e:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002562:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800256c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002570:	3b14      	subs	r3, #20
 8002572:	1898      	adds	r0, r3, r2
 8002574:	f107 0308 	add.w	r3, r7, #8
 8002578:	3b08      	subs	r3, #8
 800257a:	220e      	movs	r2, #14
 800257c:	4619      	mov	r1, r3
 800257e:	f006 fcff 	bl	8008f80 <memcpy>
				sectorBufferIndex += sizeof(currentObject);
 8002582:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002586:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	330e      	adds	r3, #14
 800258e:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002592:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	e093      	b.n	80026c2 <configScreensFromUart+0x8d6>
 800259a:	bf00      	nop
 800259c:	20002150 	.word	0x20002150
 80025a0:	0800a2f4 	.word	0x0800a2f4
 80025a4:	0800a330 	.word	0x0800a330
				memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &currentObject, spaceLeft);
 80025a8:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80025ac:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80025b6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80025ba:	3b14      	subs	r3, #20
 80025bc:	1898      	adds	r0, r3, r2
 80025be:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80025c2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	f107 0308 	add.w	r3, r7, #8
 80025cc:	3b08      	subs	r3, #8
 80025ce:	4619      	mov	r1, r3
 80025d0:	f006 fcd6 	bl	8008f80 <memcpy>
				ext_flash_write_multipage(currentSector*SECTOR_SIZE, sectorBuffer, SECTOR_SIZE);
 80025d4:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80025d8:	f103 0304 	add.w	r3, r3, #4
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	031b      	lsls	r3, r3, #12
 80025e0:	4618      	mov	r0, r3
 80025e2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80025e6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80025ea:	3b14      	subs	r3, #20
 80025ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025f0:	4619      	mov	r1, r3
 80025f2:	f000 fe3b 	bl	800326c <ext_flash_write_multipage>
				currentSector += 1;
 80025f6:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80025fa:	f103 0304 	add.w	r3, r3, #4
 80025fe:	881b      	ldrh	r3, [r3, #0]
 8002600:	3301      	adds	r3, #1
 8002602:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8002606:	f102 0204 	add.w	r2, r2, #4
 800260a:	8013      	strh	r3, [r2, #0]
				if(currentSector > MAX_SCREEN_SECTOR){
 800260c:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002610:	f103 0304 	add.w	r3, r3, #4
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	2bc7      	cmp	r3, #199	; 0xc7
 8002618:	d90a      	bls.n	8002630 <configScreensFromUart+0x844>
					printf("[cl] Screen memory size exceeded trying to save header of object id %d\n\r", currentObject.objectId);
 800261a:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 800261e:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002622:	885b      	ldrh	r3, [r3, #2]
 8002624:	4619      	mov	r1, r3
 8002626:	48cc      	ldr	r0, [pc, #816]	; (8002958 <configScreensFromUart+0xb6c>)
 8002628:	f006 fcc0 	bl	8008fac <iprintf>
					return 6;
 800262c:	2306      	movs	r3, #6
 800262e:	e1be      	b.n	80029ae <configScreensFromUart+0xbc2>
				ext_flash_erase_4kB(currentSector*SECTOR_SIZE);
 8002630:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002634:	f103 0304 	add.w	r3, r3, #4
 8002638:	881b      	ldrh	r3, [r3, #0]
 800263a:	031b      	lsls	r3, r3, #12
 800263c:	4618      	mov	r0, r3
 800263e:	f000 fcfb 	bl	8003038 <ext_flash_erase_4kB>
				memset(sectorBuffer, 0, SECTOR_SIZE);
 8002642:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8002646:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800264a:	3b14      	subs	r3, #20
 800264c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002650:	2100      	movs	r1, #0
 8002652:	4618      	mov	r0, r3
 8002654:	f006 fca2 	bl	8008f9c <memset>
				sectorBufferIndex = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800265e:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8002662:	6013      	str	r3, [r2, #0]
				memcpy(sectorBuffer+sectorBufferIndex, ((uint8_t *) &currentObject)+spaceLeft, (sizeof(currentObject) - spaceLeft));
 8002664:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002668:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8002672:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002676:	3b14      	subs	r3, #20
 8002678:	1898      	adds	r0, r3, r2
 800267a:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800267e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	f107 0308 	add.w	r3, r7, #8
 8002688:	3b08      	subs	r3, #8
 800268a:	1899      	adds	r1, r3, r2
 800268c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002690:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f1c3 030e 	rsb	r3, r3, #14
 800269a:	461a      	mov	r2, r3
 800269c:	f006 fc70 	bl	8008f80 <memcpy>
				sectorBufferIndex += (sizeof(currentObject) - spaceLeft);
 80026a0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80026a4:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80026ae:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	330e      	adds	r3, #14
 80026b8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80026bc:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 80026c0:	6013      	str	r3, [r2, #0]
			uint16_t objectDataBytesLeft = currentObject.dataLen;
 80026c2:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80026c6:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80026ca:	899b      	ldrh	r3, [r3, #12]
 80026cc:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80026d0:	f102 0236 	add.w	r2, r2, #54	; 0x36
 80026d4:	8013      	strh	r3, [r2, #0]
			dataBufferIndex = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80026dc:	f102 0238 	add.w	r2, r2, #56	; 0x38
 80026e0:	6013      	str	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 80026e2:	e062      	b.n	80027aa <configScreensFromUart+0x9be>
				do{count = read_usart_message(msg, &huart1, 2, NEWLINE);} while (count==0);
 80026e4:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 80026e8:	f100 0020 	add.w	r0, r0, #32
 80026ec:	230d      	movs	r3, #13
 80026ee:	2202      	movs	r2, #2
 80026f0:	499a      	ldr	r1, [pc, #616]	; (800295c <configScreensFromUart+0xb70>)
 80026f2:	f002 fa95 	bl	8004c20 <read_usart_message>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80026fc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002706:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0e9      	beq.n	80026e4 <configScreensFromUart+0x8f8>
				if(count!=2){
 8002710:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002714:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b02      	cmp	r3, #2
 800271c:	d00a      	beq.n	8002734 <configScreensFromUart+0x948>
					printf("[cl] Error reading hex data of object with id %d \n\r", currentObject.objectId);
 800271e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002722:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8002726:	885b      	ldrh	r3, [r3, #2]
 8002728:	4619      	mov	r1, r3
 800272a:	488d      	ldr	r0, [pc, #564]	; (8002960 <configScreensFromUart+0xb74>)
 800272c:	f006 fc3e 	bl	8008fac <iprintf>
					return 7;
 8002730:	2307      	movs	r3, #7
 8002732:	e13c      	b.n	80029ae <configScreensFromUart+0xbc2>
				msg[2] = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 800273a:	f102 0222 	add.w	r2, r2, #34	; 0x22
 800273e:	7013      	strb	r3, [r2, #0]
				uint8_t deHexedByte = (uint8_t) strtol(msg, NULL, 16);
 8002740:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8002744:	f103 0320 	add.w	r3, r3, #32
 8002748:	2210      	movs	r2, #16
 800274a:	2100      	movs	r1, #0
 800274c:	4618      	mov	r0, r3
 800274e:	f006 fccf 	bl	80090f0 <strtol>
 8002752:	4603      	mov	r3, r0
 8002754:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002758:	f102 0223 	add.w	r2, r2, #35	; 0x23
 800275c:	7013      	strb	r3, [r2, #0]
				dataBuffer[dataBufferIndex] = deHexedByte;
 800275e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002762:	f5a3 722d 	sub.w	r2, r3, #692	; 0x2b4
 8002766:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800276a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4413      	add	r3, r2
 8002772:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002776:	f102 0223 	add.w	r2, r2, #35	; 0x23
 800277a:	7812      	ldrb	r2, [r2, #0]
 800277c:	701a      	strb	r2, [r3, #0]
				dataBufferIndex++;
 800277e:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002782:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	3301      	adds	r3, #1
 800278a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800278e:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8002792:	6013      	str	r3, [r2, #0]
				objectDataBytesLeft--;
 8002794:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002798:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	3b01      	subs	r3, #1
 80027a0:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80027a4:	f102 0236 	add.w	r2, r2, #54	; 0x36
 80027a8:	8013      	strh	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 80027aa:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80027ae:	f103 0336 	add.w	r3, r3, #54	; 0x36
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d195      	bne.n	80026e4 <configScreensFromUart+0x8f8>
			read_usart_message(msg, &huart1, 2, NEWLINE); //to remove newline character from uart input buffer
 80027b8:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 80027bc:	f100 0020 	add.w	r0, r0, #32
 80027c0:	230d      	movs	r3, #13
 80027c2:	2202      	movs	r2, #2
 80027c4:	4965      	ldr	r1, [pc, #404]	; (800295c <configScreensFromUart+0xb70>)
 80027c6:	f002 fa2b 	bl	8004c20 <read_usart_message>
			objectDataBytesLeft = currentObject.dataLen;
 80027ca:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80027ce:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80027d2:	899b      	ldrh	r3, [r3, #12]
 80027d4:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80027d8:	f102 0236 	add.w	r2, r2, #54	; 0x36
 80027dc:	8013      	strh	r3, [r2, #0]
			dataBufferIndex = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80027e4:	f102 0238 	add.w	r2, r2, #56	; 0x38
 80027e8:	6013      	str	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 80027ea:	e0d7      	b.n	800299c <configScreensFromUart+0xbb0>
				spaceLeft = SECTOR_SIZE - sectorBufferIndex;
 80027ec:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80027f0:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80027fa:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80027fe:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8002802:	6013      	str	r3, [r2, #0]
				if(spaceLeft >= objectDataBytesLeft){
 8002804:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002808:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002812:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8002816:	6812      	ldr	r2, [r2, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	db32      	blt.n	8002882 <configScreensFromUart+0xa96>
					memcpy(sectorBuffer+sectorBufferIndex, dataBuffer + dataBufferIndex, objectDataBytesLeft);
 800281c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002820:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800282a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800282e:	3b14      	subs	r3, #20
 8002830:	1898      	adds	r0, r3, r2
 8002832:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002836:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002840:	3b34      	subs	r3, #52	; 0x34
 8002842:	4413      	add	r3, r2
 8002844:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002848:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800284c:	8812      	ldrh	r2, [r2, #0]
 800284e:	4619      	mov	r1, r3
 8002850:	f006 fb96 	bl	8008f80 <memcpy>
					sectorBufferIndex += objectDataBytesLeft;
 8002854:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002858:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002862:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8002866:	6812      	ldr	r2, [r2, #0]
 8002868:	4413      	add	r3, r2
 800286a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800286e:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8002872:	6013      	str	r3, [r2, #0]
					objectDataBytesLeft = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800287a:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800287e:	8013      	strh	r3, [r2, #0]
 8002880:	e08c      	b.n	800299c <configScreensFromUart+0xbb0>
					memcpy(sectorBuffer+sectorBufferIndex, dataBuffer + dataBufferIndex, spaceLeft);
 8002882:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002886:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8002890:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002894:	3b14      	subs	r3, #20
 8002896:	1898      	adds	r0, r3, r2
 8002898:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800289c:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80028a6:	3b34      	subs	r3, #52	; 0x34
 80028a8:	4413      	add	r3, r2
 80028aa:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80028ae:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80028b2:	6812      	ldr	r2, [r2, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	f006 fb63 	bl	8008f80 <memcpy>
					dataBufferIndex += spaceLeft;
 80028ba:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80028be:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80028c8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4413      	add	r3, r2
 80028d0:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80028d4:	f102 0238 	add.w	r2, r2, #56	; 0x38
 80028d8:	6013      	str	r3, [r2, #0]
					objectDataBytesLeft -= spaceLeft;
 80028da:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80028de:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80028ea:	f102 0236 	add.w	r2, r2, #54	; 0x36
 80028ee:	8812      	ldrh	r2, [r2, #0]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80028f6:	f102 0236 	add.w	r2, r2, #54	; 0x36
 80028fa:	8013      	strh	r3, [r2, #0]
					ext_flash_write_multipage(currentSector*SECTOR_SIZE, sectorBuffer, SECTOR_SIZE);
 80028fc:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002900:	f103 0304 	add.w	r3, r3, #4
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	031b      	lsls	r3, r3, #12
 8002908:	4618      	mov	r0, r3
 800290a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800290e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002912:	3b14      	subs	r3, #20
 8002914:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002918:	4619      	mov	r1, r3
 800291a:	f000 fca7 	bl	800326c <ext_flash_write_multipage>
					currentSector += 1;
 800291e:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002922:	f103 0304 	add.w	r3, r3, #4
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	3301      	adds	r3, #1
 800292a:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800292e:	f102 0204 	add.w	r2, r2, #4
 8002932:	8013      	strh	r3, [r2, #0]
					if(currentSector > MAX_SCREEN_SECTOR){
 8002934:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002938:	f103 0304 	add.w	r3, r3, #4
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	2bc7      	cmp	r3, #199	; 0xc7
 8002940:	d912      	bls.n	8002968 <configScreensFromUart+0xb7c>
						printf("[cl] Screen memory size exceeded while trying to save data of object id %d\n\r", currentObject.objectId);
 8002942:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002946:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 800294a:	885b      	ldrh	r3, [r3, #2]
 800294c:	4619      	mov	r1, r3
 800294e:	4805      	ldr	r0, [pc, #20]	; (8002964 <configScreensFromUart+0xb78>)
 8002950:	f006 fb2c 	bl	8008fac <iprintf>
						return 8;
 8002954:	2308      	movs	r3, #8
 8002956:	e02a      	b.n	80029ae <configScreensFromUart+0xbc2>
 8002958:	0800a368 	.word	0x0800a368
 800295c:	20002150 	.word	0x20002150
 8002960:	0800a3b4 	.word	0x0800a3b4
 8002964:	0800a3e8 	.word	0x0800a3e8
					ext_flash_erase_4kB(currentSector*SECTOR_SIZE);
 8002968:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800296c:	f103 0304 	add.w	r3, r3, #4
 8002970:	881b      	ldrh	r3, [r3, #0]
 8002972:	031b      	lsls	r3, r3, #12
 8002974:	4618      	mov	r0, r3
 8002976:	f000 fb5f 	bl	8003038 <ext_flash_erase_4kB>
					memset(sectorBuffer, 0, SECTOR_SIZE);
 800297a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800297e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002982:	3b14      	subs	r3, #20
 8002984:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002988:	2100      	movs	r1, #0
 800298a:	4618      	mov	r0, r3
 800298c:	f006 fb06 	bl	8008f9c <memset>
					sectorBufferIndex = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002996:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800299a:	6013      	str	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 800299c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80029a0:	f103 0336 	add.w	r3, r3, #54	; 0x36
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f47f af20 	bne.w	80027ec <configScreensFromUart+0xa00>
 80029ac:	e000      	b.n	80029b0 <configScreensFromUart+0xbc4>
			return 3;
 80029ae:	e05a      	b.n	8002a66 <configScreensFromUart+0xc7a>
		while(currentScreenObjectsLeft > 0){
 80029b0:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80029b4:	f103 0302 	add.w	r3, r3, #2
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f47f abf3 	bne.w	80021a6 <configScreensFromUart+0x3ba>
		ext_flash_write_multipage(currentSector*SECTOR_SIZE, sectorBuffer, sectorBufferIndex);
 80029c0:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80029c4:	f103 0304 	add.w	r3, r3, #4
 80029c8:	881b      	ldrh	r3, [r3, #0]
 80029ca:	031b      	lsls	r3, r3, #12
 80029cc:	4618      	mov	r0, r3
 80029ce:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80029d2:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80029dc:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80029e0:	3b14      	subs	r3, #20
 80029e2:	4619      	mov	r1, r3
 80029e4:	f000 fc42 	bl	800326c <ext_flash_write_multipage>
	while(1){
 80029e8:	f7ff ba9c 	b.w	8001f24 <configScreensFromUart+0x138>
		printf("%x ", sectorBuffer[j]);
 80029ec:	f507 530b 	add.w	r3, r7, #8896	; 0x22c0
 80029f0:	f103 0308 	add.w	r3, r3, #8
 80029f4:	f5a3 722d 	sub.w	r2, r3, #692	; 0x2b4
 80029f8:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80029fc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4413      	add	r3, r2
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	4619      	mov	r1, r3
 8002a08:	481a      	ldr	r0, [pc, #104]	; (8002a74 <configScreensFromUart+0xc88>)
 8002a0a:	f006 facf 	bl	8008fac <iprintf>
	for(j=0; j<sizeof(gconf); j++){
 8002a0e:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002a12:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8002a1e:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8002a22:	6013      	str	r3, [r2, #0]
 8002a24:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8002a28:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f240 2201 	movw	r2, #513	; 0x201
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d9da      	bls.n	80029ec <configScreensFromUart+0xc00>
	}

	ext_flash_erase_4kB(GENERAL_CONFIG_SECTOR*SECTOR_SIZE);
 8002a36:	2000      	movs	r0, #0
 8002a38:	f000 fafe 	bl	8003038 <ext_flash_erase_4kB>
	ext_flash_write_multipage(GENERAL_CONFIG_SECTOR*SECTOR_SIZE, sectorBuffer, sizeof(gconf));
 8002a3c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8002a40:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002a44:	3b14      	subs	r3, #20
 8002a46:	f240 2202 	movw	r2, #514	; 0x202
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	2000      	movs	r0, #0
 8002a4e:	f000 fc0d 	bl	800326c <ext_flash_write_multipage>
	printf("[cl] Config from UART finished. Furthest sector written to: %d \n\r", currentSector);
 8002a52:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8002a56:	f103 0304 	add.w	r3, r3, #4
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4806      	ldr	r0, [pc, #24]	; (8002a78 <configScreensFromUart+0xc8c>)
 8002a60:	f006 faa4 	bl	8008fac <iprintf>

	return 0;
 8002a64:	2300      	movs	r3, #0

}
 8002a66:	4618      	mov	r0, r3
 8002a68:	f507 574b 	add.w	r7, r7, #12992	; 0x32c0
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a72:	bf00      	nop
 8002a74:	0800a438 	.word	0x0800a438
 8002a78:	0800a43c 	.word	0x0800a43c

08002a7c <readGeneralConfig>:

/*
 * Reads the general configuration struct from external flash into variable pointed at by @destination.
 */
void readGeneralConfig(struct generalConfig *destination){
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002a88:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8002a8c:	6018      	str	r0, [r3, #0]
	uint8_t buffer[sizeof(struct generalConfig)];
	ext_flash_read(GENERAL_CONFIG_SECTOR*SECTOR_SIZE, buffer, sizeof(struct generalConfig));
 8002a8e:	f107 030c 	add.w	r3, r7, #12
 8002a92:	f240 2202 	movw	r2, #514	; 0x202
 8002a96:	4619      	mov	r1, r3
 8002a98:	2000      	movs	r0, #0
 8002a9a:	f000 fb1c 	bl	80030d6 <ext_flash_read>
	*destination = *((struct generalConfig *) buffer);
 8002a9e:	f107 020c 	add.w	r2, r7, #12
 8002aa2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002aa6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	4611      	mov	r1, r2
 8002ab0:	f240 2302 	movw	r3, #514	; 0x202
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	f006 fa63 	bl	8008f80 <memcpy>
	/*int i;
	for(i = 0; i<sizeof(struct generalConfig); i++){
		printf("%x,", buffer[i]);
	}
	printf("\n\r");*/
}
 8002aba:	bf00      	nop
 8002abc:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <readBitmapList>:

/*
 * Reads the list of bitmaps struct from external flash into variable pointed at by @destination.
 */
void readBitmapList(struct bitmapList *destination){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002ad0:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002ad4:	6018      	str	r0, [r3, #0]
	uint8_t buffer[sizeof(struct bitmapList)];
	ext_flash_read(BITMAP_LIST_SECTOR*SECTOR_SIZE, buffer, sizeof(struct bitmapList));
 8002ad6:	f107 030c 	add.w	r3, r7, #12
 8002ada:	f640 0202 	movw	r2, #2050	; 0x802
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f44f 2048 	mov.w	r0, #819200	; 0xc8000
 8002ae4:	f000 faf7 	bl	80030d6 <ext_flash_read>
	*destination = *((struct bitmapList *) buffer);
 8002ae8:	f107 020c 	add.w	r2, r7, #12
 8002aec:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002af0:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	4611      	mov	r1, r2
 8002afa:	f640 0302 	movw	r3, #2050	; 0x802
 8002afe:	461a      	mov	r2, r3
 8002b00:	f006 fa3e 	bl	8008f80 <memcpy>
}
 8002b04:	bf00      	nop
 8002b06:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <openScreen>:
 *
 *	@returns: number of objects read. If maxData and maxObjects are sufficient, this will be the same as @screenHeader.objectCount. If @maxObjects limit was reached,
 *	then return value will be equal to @maxObjects. If @maxData limit was reached, then return value will be lower than @maxObjects.
 *
 */
int openScreen(uint16_t screenSector, struct screen *screenHeader, struct object *objectArray, uint8_t *dataArray, uint8_t **dataPointerArray, uint16_t maxData, uint16_t maxObjects){
 8002b10:	b590      	push	{r4, r7, lr}
 8002b12:	b08d      	sub	sp, #52	; 0x34
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60b9      	str	r1, [r7, #8]
 8002b18:	607a      	str	r2, [r7, #4]
 8002b1a:	603b      	str	r3, [r7, #0]
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	81fb      	strh	r3, [r7, #14]
	uint32_t flashAddr = screenSector*SECTOR_SIZE;
 8002b20:	89fb      	ldrh	r3, [r7, #14]
 8002b22:	031b      	lsls	r3, r3, #12
 8002b24:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t screenHeaderBuffer[sizeof(struct screen)];
	ext_flash_read(flashAddr, screenHeaderBuffer, sizeof(struct screen));
 8002b26:	f107 0320 	add.w	r3, r7, #32
 8002b2a:	2204      	movs	r2, #4
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b30:	f000 fad1 	bl	80030d6 <ext_flash_read>
	flashAddr += sizeof(struct screen);
 8002b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b36:	3304      	adds	r3, #4
 8002b38:	62fb      	str	r3, [r7, #44]	; 0x2c
	*screenHeader = *((struct screen *) screenHeaderBuffer);
 8002b3a:	f107 0320 	add.w	r3, r7, #32
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6013      	str	r3, [r2, #0]

	uint16_t objectsToRead = (*screenHeader).objectCount;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	885b      	ldrh	r3, [r3, #2]
 8002b48:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t objectIndex = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t dataIndex = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(objectsToRead > maxObjects){
 8002b52:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8002b54:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d964      	bls.n	8002c26 <openScreen+0x116>
		printf("[cl] Limiting objects to be read from screen to maxObjects! (down to %d from %d)", maxObjects, objectsToRead);
 8002b5c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b60:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8002b62:	4619      	mov	r1, r3
 8002b64:	4834      	ldr	r0, [pc, #208]	; (8002c38 <openScreen+0x128>)
 8002b66:	f006 fa21 	bl	8008fac <iprintf>
		objectsToRead = maxObjects;
 8002b6a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b6e:	857b      	strh	r3, [r7, #42]	; 0x2a
	}

	uint8_t objectHeaderBuffer[sizeof(struct object)];
	while(objectIndex < objectsToRead){
 8002b70:	e059      	b.n	8002c26 <openScreen+0x116>
		ext_flash_read(flashAddr, objectHeaderBuffer, sizeof(struct object));
 8002b72:	f107 0310 	add.w	r3, r7, #16
 8002b76:	220e      	movs	r2, #14
 8002b78:	4619      	mov	r1, r3
 8002b7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b7c:	f000 faab 	bl	80030d6 <ext_flash_read>
		flashAddr += sizeof(struct object);
 8002b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b82:	330e      	adds	r3, #14
 8002b84:	62fb      	str	r3, [r7, #44]	; 0x2c
		*(objectArray + objectIndex) = *((struct object *) objectHeaderBuffer);
 8002b86:	f107 0110 	add.w	r1, r7, #16
 8002b8a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	461a      	mov	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4413      	add	r3, r2
 8002b9a:	460a      	mov	r2, r1
 8002b9c:	6814      	ldr	r4, [r2, #0]
 8002b9e:	6850      	ldr	r0, [r2, #4]
 8002ba0:	6891      	ldr	r1, [r2, #8]
 8002ba2:	601c      	str	r4, [r3, #0]
 8002ba4:	6058      	str	r0, [r3, #4]
 8002ba6:	6099      	str	r1, [r3, #8]
 8002ba8:	8992      	ldrh	r2, [r2, #12]
 8002baa:	819a      	strh	r2, [r3, #12]
		uint16_t currentObjectDataLen = (objectArray + objectIndex)->dataLen;
 8002bac:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002bae:	4613      	mov	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4413      	add	r3, r2
 8002bbc:	899b      	ldrh	r3, [r3, #12]
 8002bbe:	84bb      	strh	r3, [r7, #36]	; 0x24
		if(currentObjectDataLen > 0){
 8002bc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d026      	beq.n	8002c14 <openScreen+0x104>
			if(dataIndex + currentObjectDataLen > maxData){
 8002bc6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002bc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002bca:	441a      	add	r2, r3
 8002bcc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	dd06      	ble.n	8002be2 <openScreen+0xd2>
				printf("[cl] Ran out of data buffer when trying to add object #%d \n\r", objectIndex);
 8002bd4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	4818      	ldr	r0, [pc, #96]	; (8002c3c <openScreen+0x12c>)
 8002bda:	f006 f9e7 	bl	8008fac <iprintf>
				return(objectIndex);
 8002bde:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002be0:	e026      	b.n	8002c30 <openScreen+0x120>
			}
			//object data fits in buffer
			ext_flash_read(flashAddr, (dataArray + dataIndex), currentObjectDataLen);
 8002be2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	4413      	add	r3, r2
 8002be8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bea:	4619      	mov	r1, r3
 8002bec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bee:	f000 fa72 	bl	80030d6 <ext_flash_read>
			*(dataPointerArray + objectIndex) = (dataArray + dataIndex);
 8002bf2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002bf4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002bfa:	440b      	add	r3, r1
 8002bfc:	6839      	ldr	r1, [r7, #0]
 8002bfe:	440a      	add	r2, r1
 8002c00:	601a      	str	r2, [r3, #0]
			flashAddr += currentObjectDataLen;
 8002c02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c06:	4413      	add	r3, r2
 8002c08:	62fb      	str	r3, [r7, #44]	; 0x2c
			dataIndex += currentObjectDataLen;
 8002c0a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002c0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c0e:	4413      	add	r3, r2
 8002c10:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c12:	e005      	b.n	8002c20 <openScreen+0x110>
			}
		else{
			*(dataPointerArray + objectIndex) = NULL;
 8002c14:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c1a:	4413      	add	r3, r2
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
		}

		objectIndex++;
 8002c20:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002c22:	3301      	adds	r3, #1
 8002c24:	853b      	strh	r3, [r7, #40]	; 0x28
	while(objectIndex < objectsToRead){
 8002c26:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002c28:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d3a1      	bcc.n	8002b72 <openScreen+0x62>
	}

	return objectIndex;
 8002c2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28

}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3734      	adds	r7, #52	; 0x34
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd90      	pop	{r4, r7, pc}
 8002c38:	0800a488 	.word	0x0800a488
 8002c3c:	0800a4dc 	.word	0x0800a4dc

08002c40 <printAllScreens>:

/*
 * debug function to check what is actually stored in flash
 */
void printAllScreens(struct generalConfig gconf){
 8002c40:	b084      	sub	sp, #16
 8002c42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c46:	b0a9      	sub	sp, #164	; 0xa4
 8002c48:	af04      	add	r7, sp, #16
 8002c4a:	f107 06b8 	add.w	r6, r7, #184	; 0xb8
 8002c4e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8002c52:	466b      	mov	r3, sp
 8002c54:	607b      	str	r3, [r7, #4]
	uint8_t screenIndex = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	printf("[PAS] Supplied gconf says there are %d screens.\n\r", gconf.totalScreens);
 8002c5c:	f897 30b8 	ldrb.w	r3, [r7, #184]	; 0xb8
 8002c60:	4619      	mov	r1, r3
 8002c62:	48b8      	ldr	r0, [pc, #736]	; (8002f44 <printAllScreens+0x304>)
 8002c64:	f006 f9a2 	bl	8008fac <iprintf>
	uint16_t maxObjects = 128;
 8002c68:	2380      	movs	r3, #128	; 0x80
 8002c6a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	uint16_t maxData = SECTOR_SIZE*4;
 8002c6e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c72:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a

	struct screen screenHeader;
	struct object objArr[maxObjects];
 8002c76:	f8b7 6088 	ldrh.w	r6, [r7, #136]	; 0x88
 8002c7a:	4633      	mov	r3, r6
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002c82:	b2b3      	uxth	r3, r6
 8002c84:	2200      	movs	r2, #0
 8002c86:	469a      	mov	sl, r3
 8002c88:	4693      	mov	fp, r2
 8002c8a:	4652      	mov	r2, sl
 8002c8c:	465b      	mov	r3, fp
 8002c8e:	f04f 0000 	mov.w	r0, #0
 8002c92:	f04f 0100 	mov.w	r1, #0
 8002c96:	00d9      	lsls	r1, r3, #3
 8002c98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c9c:	00d0      	lsls	r0, r2, #3
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	ebb2 040a 	subs.w	r4, r2, sl
 8002ca6:	eb63 050b 	sbc.w	r5, r3, fp
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	012b      	lsls	r3, r5, #4
 8002cb4:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002cb8:	0122      	lsls	r2, r4, #4
 8002cba:	b2b3      	uxth	r3, r6
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cc2:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8002cc6:	4622      	mov	r2, r4
 8002cc8:	462b      	mov	r3, r5
 8002cca:	f04f 0000 	mov.w	r0, #0
 8002cce:	f04f 0100 	mov.w	r1, #0
 8002cd2:	00d9      	lsls	r1, r3, #3
 8002cd4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002cd8:	00d0      	lsls	r0, r2, #3
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4621      	mov	r1, r4
 8002ce0:	ebb2 0801 	subs.w	r8, r2, r1
 8002ce4:	4629      	mov	r1, r5
 8002ce6:	eb63 0901 	sbc.w	r9, r3, r1
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f04f 0300 	mov.w	r3, #0
 8002cf2:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8002cf6:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8002cfa:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8002cfe:	4632      	mov	r2, r6
 8002d00:	4613      	mov	r3, r2
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	1a9b      	subs	r3, r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	3307      	adds	r3, #7
 8002d0a:	08db      	lsrs	r3, r3, #3
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	ebad 0d03 	sub.w	sp, sp, r3
 8002d12:	ab04      	add	r3, sp, #16
 8002d14:	3301      	adds	r3, #1
 8002d16:	085b      	lsrs	r3, r3, #1
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	67bb      	str	r3, [r7, #120]	; 0x78
	uint8_t dataArr[maxData];
 8002d1c:	f8b7 108a 	ldrh.w	r1, [r7, #138]	; 0x8a
 8002d20:	460b      	mov	r3, r1
 8002d22:	3b01      	subs	r3, #1
 8002d24:	677b      	str	r3, [r7, #116]	; 0x74
 8002d26:	b28b      	uxth	r3, r1
 8002d28:	2200      	movs	r2, #0
 8002d2a:	623b      	str	r3, [r7, #32]
 8002d2c:	627a      	str	r2, [r7, #36]	; 0x24
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	f04f 0300 	mov.w	r3, #0
 8002d36:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002d3a:	4628      	mov	r0, r5
 8002d3c:	00c3      	lsls	r3, r0, #3
 8002d3e:	4620      	mov	r0, r4
 8002d40:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002d44:	4620      	mov	r0, r4
 8002d46:	00c2      	lsls	r2, r0, #3
 8002d48:	b28b      	uxth	r3, r1
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	61bb      	str	r3, [r7, #24]
 8002d4e:	61fa      	str	r2, [r7, #28]
 8002d50:	f04f 0200 	mov.w	r2, #0
 8002d54:	f04f 0300 	mov.w	r3, #0
 8002d58:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002d5c:	4628      	mov	r0, r5
 8002d5e:	00c3      	lsls	r3, r0, #3
 8002d60:	4620      	mov	r0, r4
 8002d62:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002d66:	4620      	mov	r0, r4
 8002d68:	00c2      	lsls	r2, r0, #3
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	3307      	adds	r3, #7
 8002d6e:	08db      	lsrs	r3, r3, #3
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	ebad 0d03 	sub.w	sp, sp, r3
 8002d76:	ab04      	add	r3, sp, #16
 8002d78:	3300      	adds	r3, #0
 8002d7a:	673b      	str	r3, [r7, #112]	; 0x70
	uint8_t *pointerArray[maxObjects];
 8002d7c:	f8b7 1088 	ldrh.w	r1, [r7, #136]	; 0x88
 8002d80:	460b      	mov	r3, r1
 8002d82:	3b01      	subs	r3, #1
 8002d84:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d86:	b28b      	uxth	r3, r1
 8002d88:	2200      	movs	r2, #0
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	617a      	str	r2, [r7, #20]
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	f04f 0300 	mov.w	r3, #0
 8002d96:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d9a:	4628      	mov	r0, r5
 8002d9c:	0143      	lsls	r3, r0, #5
 8002d9e:	4620      	mov	r0, r4
 8002da0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002da4:	4620      	mov	r0, r4
 8002da6:	0142      	lsls	r2, r0, #5
 8002da8:	b28b      	uxth	r3, r1
 8002daa:	2200      	movs	r2, #0
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	60fa      	str	r2, [r7, #12]
 8002db0:	f04f 0200 	mov.w	r2, #0
 8002db4:	f04f 0300 	mov.w	r3, #0
 8002db8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	0143      	lsls	r3, r0, #5
 8002dc0:	4620      	mov	r0, r4
 8002dc2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002dc6:	4620      	mov	r0, r4
 8002dc8:	0142      	lsls	r2, r0, #5
 8002dca:	460b      	mov	r3, r1
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	3307      	adds	r3, #7
 8002dd0:	08db      	lsrs	r3, r3, #3
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	ebad 0d03 	sub.w	sp, sp, r3
 8002dd8:	ab04      	add	r3, sp, #16
 8002dda:	3303      	adds	r3, #3
 8002ddc:	089b      	lsrs	r3, r3, #2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	66bb      	str	r3, [r7, #104]	; 0x68

	while(screenIndex < gconf.totalScreens){
 8002de2:	e09c      	b.n	8002f1e <printAllScreens+0x2de>
		printf("[PAS] Opening screen #%d stored @%d \n\r", screenIndex, gconf.screenSectors[screenIndex]);
 8002de4:	f897 1087 	ldrb.w	r1, [r7, #135]	; 0x87
 8002de8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	3388      	adds	r3, #136	; 0x88
 8002df0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002df4:	4413      	add	r3, r2
 8002df6:	885b      	ldrh	r3, [r3, #2]
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4853      	ldr	r0, [pc, #332]	; (8002f48 <printAllScreens+0x308>)
 8002dfc:	f006 f8d6 	bl	8008fac <iprintf>
		int objectsRead = openScreen(gconf.screenSectors[screenIndex], &screenHeader, objArr, dataArr, pointerArray, maxData, maxObjects);
 8002e00:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	3388      	adds	r3, #136	; 0x88
 8002e08:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002e0c:	4413      	add	r3, r2
 8002e0e:	8858      	ldrh	r0, [r3, #2]
 8002e10:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8002e14:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002e18:	9302      	str	r3, [sp, #8]
 8002e1a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8002e1e:	9301      	str	r3, [sp, #4]
 8002e20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e26:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002e28:	f7ff fe72 	bl	8002b10 <openScreen>
 8002e2c:	6678      	str	r0, [r7, #100]	; 0x64
		printf("[PAS] [%d / %d] objects have been read.\n\r", objectsRead, screenHeader.objectCount);
 8002e2e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8002e32:	461a      	mov	r2, r3
 8002e34:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002e36:	4845      	ldr	r0, [pc, #276]	; (8002f4c <printAllScreens+0x30c>)
 8002e38:	f006 f8b8 	bl	8008fac <iprintf>
		printf("[PAS] Object report:\n\r");
 8002e3c:	4844      	ldr	r0, [pc, #272]	; (8002f50 <printAllScreens+0x310>)
 8002e3e:	f006 f8b5 	bl	8008fac <iprintf>
		uint16_t objectIndex = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
		while(objectIndex < objectsRead){
 8002e48:	e059      	b.n	8002efe <printAllScreens+0x2be>
			struct object thisObject = *(objArr + objectIndex);
 8002e4a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002e4e:	4613      	mov	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	1a9b      	subs	r3, r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	461a      	mov	r2, r3
 8002e58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e5a:	441a      	add	r2, r3
 8002e5c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002e60:	4614      	mov	r4, r2
 8002e62:	6820      	ldr	r0, [r4, #0]
 8002e64:	6861      	ldr	r1, [r4, #4]
 8002e66:	68a2      	ldr	r2, [r4, #8]
 8002e68:	c307      	stmia	r3!, {r0, r1, r2}
 8002e6a:	89a2      	ldrh	r2, [r4, #12]
 8002e6c:	801a      	strh	r2, [r3, #0]
			char typeStr[30];
			objectTypeToString(thisObject.objectType, typeStr);
 8002e6e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002e72:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002e76:	4611      	mov	r1, r2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 f875 	bl	8002f68 <objectTypeToString>
			printf("[PAS] %s id=%d from (%d, %d) to (%d,%d), hex data (%db) =[", typeStr, thisObject.objectId, thisObject.xstart, thisObject.ystart, thisObject.xend, thisObject.yend, thisObject.dataLen);
 8002e7e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002e82:	461d      	mov	r5, r3
 8002e84:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002e88:	461e      	mov	r6, r3
 8002e8a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002e8e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8002e92:	f8b7 105a 	ldrh.w	r1, [r7, #90]	; 0x5a
 8002e96:	4608      	mov	r0, r1
 8002e98:	f8b7 105c 	ldrh.w	r1, [r7, #92]	; 0x5c
 8002e9c:	460c      	mov	r4, r1
 8002e9e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002ea2:	9403      	str	r4, [sp, #12]
 8002ea4:	9002      	str	r0, [sp, #8]
 8002ea6:	9201      	str	r2, [sp, #4]
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	4633      	mov	r3, r6
 8002eac:	462a      	mov	r2, r5
 8002eae:	4829      	ldr	r0, [pc, #164]	; (8002f54 <printAllScreens+0x314>)
 8002eb0:	f006 f87c 	bl	8008fac <iprintf>
			int dataIndex = 0;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while(dataIndex < thisObject.dataLen){
 8002eba:	e011      	b.n	8002ee0 <printAllScreens+0x2a0>
				printf("%02x", *(pointerArray[objectIndex] + dataIndex));
 8002ebc:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002ec0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ec2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002ec6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002eca:	4413      	add	r3, r2
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4821      	ldr	r0, [pc, #132]	; (8002f58 <printAllScreens+0x318>)
 8002ed2:	f006 f86b 	bl	8008fac <iprintf>
				dataIndex++;
 8002ed6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002eda:	3301      	adds	r3, #1
 8002edc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while(dataIndex < thisObject.dataLen){
 8002ee0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002eea:	4293      	cmp	r3, r2
 8002eec:	dbe6      	blt.n	8002ebc <printAllScreens+0x27c>
			}
			printf("]\n\r");
 8002eee:	481b      	ldr	r0, [pc, #108]	; (8002f5c <printAllScreens+0x31c>)
 8002ef0:	f006 f85c 	bl	8008fac <iprintf>
			objectIndex++;
 8002ef4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002ef8:	3301      	adds	r3, #1
 8002efa:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
		while(objectIndex < objectsRead){
 8002efe:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002f02:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002f04:	429a      	cmp	r2, r3
 8002f06:	dca0      	bgt.n	8002e4a <printAllScreens+0x20a>
		}
		printf("[PAS] End of screen #%d \n\r", screenIndex);
 8002f08:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4814      	ldr	r0, [pc, #80]	; (8002f60 <printAllScreens+0x320>)
 8002f10:	f006 f84c 	bl	8008fac <iprintf>
		screenIndex++;
 8002f14:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002f18:	3301      	adds	r3, #1
 8002f1a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	while(screenIndex < gconf.totalScreens){
 8002f1e:	f897 30b8 	ldrb.w	r3, [r7, #184]	; 0xb8
 8002f22:	f897 2087 	ldrb.w	r2, [r7, #135]	; 0x87
 8002f26:	429a      	cmp	r2, r3
 8002f28:	f4ff af5c 	bcc.w	8002de4 <printAllScreens+0x1a4>
	}

	printf("[PAS] Finished. \n\n\n\r");
 8002f2c:	480d      	ldr	r0, [pc, #52]	; (8002f64 <printAllScreens+0x324>)
 8002f2e:	f006 f83d 	bl	8008fac <iprintf>
 8002f32:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 8002f36:	bf00      	nop
 8002f38:	3794      	adds	r7, #148	; 0x94
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f40:	b004      	add	sp, #16
 8002f42:	4770      	bx	lr
 8002f44:	0800a51c 	.word	0x0800a51c
 8002f48:	0800a550 	.word	0x0800a550
 8002f4c:	0800a578 	.word	0x0800a578
 8002f50:	0800a5a4 	.word	0x0800a5a4
 8002f54:	0800a5bc 	.word	0x0800a5bc
 8002f58:	0800a5f8 	.word	0x0800a5f8
 8002f5c:	0800a600 	.word	0x0800a600
 8002f60:	0800a604 	.word	0x0800a604
 8002f64:	0800a620 	.word	0x0800a620

08002f68 <objectTypeToString>:
const char *typeNames[] 	= 		{"rectangle", "button", "label", "bitmap"};
const objectType_t types[] 	= 		{rectangle, button, label, bitmap};
const int typeCount = 3;

// Make sure that str is long enough for longest member of typeNames!
void objectTypeToString(objectType_t type, char *str){
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	6039      	str	r1, [r7, #0]
 8002f72:	71fb      	strb	r3, [r7, #7]
	int i;
	for(i=0; i<typeCount; i++){
 8002f74:	2300      	movs	r3, #0
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	e012      	b.n	8002fa0 <objectTypeToString+0x38>
		if(type == types[i]){
 8002f7a:	4a0d      	ldr	r2, [pc, #52]	; (8002fb0 <objectTypeToString+0x48>)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	79fa      	ldrb	r2, [r7, #7]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d108      	bne.n	8002f9a <objectTypeToString+0x32>
			strcpy(str, typeNames[i]);
 8002f88:	4a0a      	ldr	r2, [pc, #40]	; (8002fb4 <objectTypeToString+0x4c>)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f90:	4619      	mov	r1, r3
 8002f92:	6838      	ldr	r0, [r7, #0]
 8002f94:	f006 f822 	bl	8008fdc <strcpy>
			return;
 8002f98:	e006      	b.n	8002fa8 <objectTypeToString+0x40>
	for(i=0; i<typeCount; i++){
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	2203      	movs	r2, #3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	dbe8      	blt.n	8002f7a <objectTypeToString+0x12>
		}
	}

}
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	0800a85c 	.word	0x0800a85c
 8002fb4:	20000000 	.word	0x20000000

08002fb8 <stringToObjectType>:

objectType_t stringToObjectType(char *str){
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; i<typeCount; i++){
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	e012      	b.n	8002fec <stringToObjectType+0x34>
		if(strcmp(typeNames[i], str) == 0){
 8002fc6:	4a0e      	ldr	r2, [pc, #56]	; (8003000 <stringToObjectType+0x48>)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd f8fd 	bl	80001d0 <strcmp>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d104      	bne.n	8002fe6 <stringToObjectType+0x2e>
			return types[i];
 8002fdc:	4a09      	ldr	r2, [pc, #36]	; (8003004 <stringToObjectType+0x4c>)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	e007      	b.n	8002ff6 <stringToObjectType+0x3e>
	for(i=0; i<typeCount; i++){
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	2203      	movs	r2, #3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	dbe8      	blt.n	8002fc6 <stringToObjectType+0xe>
		}
	}
	return none;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000000 	.word	0x20000000
 8003004:	0800a85c 	.word	0x0800a85c

08003008 <flashCSSet>:
#include <string.h>

#define FLASHWRITE_DEBUG_PRINT 0


void flashCSSet(){
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800300c:	2201      	movs	r2, #1
 800300e:	2110      	movs	r1, #16
 8003010:	4802      	ldr	r0, [pc, #8]	; (800301c <flashCSSet+0x14>)
 8003012:	f002 fa35 	bl	8005480 <HAL_GPIO_WritePin>
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40020000 	.word	0x40020000

08003020 <flashCSReset>:

void flashCSReset(){
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8003024:	2200      	movs	r2, #0
 8003026:	2110      	movs	r1, #16
 8003028:	4802      	ldr	r0, [pc, #8]	; (8003034 <flashCSReset+0x14>)
 800302a:	f002 fa29 	bl	8005480 <HAL_GPIO_WritePin>
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40020000 	.word	0x40020000

08003038 <ext_flash_erase_4kB>:
		}
	}
}

void ext_flash_erase_4kB(unsigned int address)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
	unsigned int i;

	printf("erase at %d \n\r", address);
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	481a      	ldr	r0, [pc, #104]	; (80030ac <ext_flash_erase_4kB+0x74>)
 8003044:	f005 ffb2 	bl	8008fac <iprintf>

	ext_flash_wren();
 8003048:	f000 f86c 	bl	8003124 <ext_flash_wren>

	flashCSReset();
 800304c:	f7ff ffe8 	bl	8003020 <flashCSReset>
	SPI1_Transfer(0x20);
 8003050:	2020      	movs	r0, #32
 8003052:	f001 f90f 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer((address>>16)&0xFF);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	0c1b      	lsrs	r3, r3, #16
 800305a:	b2db      	uxtb	r3, r3
 800305c:	4618      	mov	r0, r3
 800305e:	f001 f909 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer((address>>8)&0xFF);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	0a1b      	lsrs	r3, r3, #8
 8003066:	b2db      	uxtb	r3, r3
 8003068:	4618      	mov	r0, r3
 800306a:	f001 f903 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer(address&0xFF);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	4618      	mov	r0, r3
 8003074:	f001 f8fe 	bl	8004274 <SPI1_Transfer>
	flashCSSet();
 8003078:	f7ff ffc6 	bl	8003008 <flashCSSet>

	for(i=0;i<1000;i++)
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	e00a      	b.n	8003098 <ext_flash_erase_4kB+0x60>
	{
		HAL_Delay(1);
 8003082:	2001      	movs	r0, #1
 8003084:	f001 fe98 	bl	8004db8 <HAL_Delay>
		if(ext_flash_read_status_register_1()==0x00)
 8003088:	f000 f838 	bl	80030fc <ext_flash_read_status_register_1>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d007      	beq.n	80030a2 <ext_flash_erase_4kB+0x6a>
	for(i=0;i<1000;i++)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	3301      	adds	r3, #1
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800309e:	d3f0      	bcc.n	8003082 <ext_flash_erase_4kB+0x4a>
		{
			break;
		}
	}
}
 80030a0:	e000      	b.n	80030a4 <ext_flash_erase_4kB+0x6c>
			break;
 80030a2:	bf00      	nop
}
 80030a4:	bf00      	nop
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	0800a654 	.word	0x0800a654

080030b0 <ext_flash_write>:




void ext_flash_write(unsigned int address, unsigned char *buff, unsigned int len)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
	ext_flash_continuous_write_begin(address);
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 f87c 	bl	80031ba <ext_flash_continuous_write_begin>
	ext_flash_continuous_write_write(buff, len);
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	68b8      	ldr	r0, [r7, #8]
 80030c6:	f000 f898 	bl	80031fa <ext_flash_continuous_write_write>
	ext_flash_continuous_write_finish();
 80030ca:	f000 f8b1 	bl	8003230 <ext_flash_continuous_write_finish>
}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <ext_flash_read>:
void ext_flash_read(unsigned int address, unsigned char *buff, unsigned int len)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b084      	sub	sp, #16
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
	ext_flash_continuous_read_begin(address);
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f000 f829 	bl	800313a <ext_flash_continuous_read_begin>
	ext_flash_continuous_read_read(buff, len);
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	68b8      	ldr	r0, [r7, #8]
 80030ec:	f000 f843 	bl	8003176 <ext_flash_continuous_read_read>
	ext_flash_continuous_read_finish();
 80030f0:	f000 f85d 	bl	80031ae <ext_flash_continuous_read_finish>
}
 80030f4:	bf00      	nop
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <ext_flash_read_status_register_1>:

	return data;
}

unsigned char ext_flash_read_status_register_1()
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
	char data;
	flashCSReset();
 8003102:	f7ff ff8d 	bl	8003020 <flashCSReset>
	SPI1_Transfer(0x05);
 8003106:	2005      	movs	r0, #5
 8003108:	f001 f8b4 	bl	8004274 <SPI1_Transfer>
	data=SPI1_Transfer(0x00);
 800310c:	2000      	movs	r0, #0
 800310e:	f001 f8b1 	bl	8004274 <SPI1_Transfer>
 8003112:	4603      	mov	r3, r0
 8003114:	71fb      	strb	r3, [r7, #7]
	flashCSSet();
 8003116:	f7ff ff77 	bl	8003008 <flashCSSet>

	return data;
 800311a:	79fb      	ldrb	r3, [r7, #7]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <ext_flash_wren>:

void ext_flash_wren()
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
	flashCSReset();
 8003128:	f7ff ff7a 	bl	8003020 <flashCSReset>
	SPI1_Transfer(0x06);
 800312c:	2006      	movs	r0, #6
 800312e:	f001 f8a1 	bl	8004274 <SPI1_Transfer>
	flashCSSet();
 8003132:	f7ff ff69 	bl	8003008 <flashCSSet>
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}

0800313a <ext_flash_continuous_read_begin>:


//Continuous functions below keep conection open while reading, allowing for access to data not aligned to 4kB sectors
void ext_flash_continuous_read_begin(unsigned int address){
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
	command[0]=0x03;
	command[1]=((char *)&address)[3];
	command[2]=((char *)&address)[2];
	command[3]=((char *)&address)[1];*/

	flashCSReset();
 8003142:	f7ff ff6d 	bl	8003020 <flashCSReset>

	SPI1_Transfer(0x03);
 8003146:	2003      	movs	r0, #3
 8003148:	f001 f894 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer((address>>16)&0xFF);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	0c1b      	lsrs	r3, r3, #16
 8003150:	b2db      	uxtb	r3, r3
 8003152:	4618      	mov	r0, r3
 8003154:	f001 f88e 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer((address>>8)&0xFF);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	0a1b      	lsrs	r3, r3, #8
 800315c:	b2db      	uxtb	r3, r3
 800315e:	4618      	mov	r0, r3
 8003160:	f001 f888 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer(address&0xFF);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	b2db      	uxtb	r3, r3
 8003168:	4618      	mov	r0, r3
 800316a:	f001 f883 	bl	8004274 <SPI1_Transfer>
}
 800316e:	bf00      	nop
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <ext_flash_continuous_read_read>:

void ext_flash_continuous_read_read(unsigned char *buff, unsigned int len){
 8003176:	b590      	push	{r4, r7, lr}
 8003178:	b085      	sub	sp, #20
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0; i<len; i++){
 8003180:	2300      	movs	r3, #0
 8003182:	60fb      	str	r3, [r7, #12]
 8003184:	e00a      	b.n	800319c <ext_flash_continuous_read_read+0x26>
		*(buff+i) = SPI1_Transfer(0x00);
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	18d4      	adds	r4, r2, r3
 800318c:	2000      	movs	r0, #0
 800318e:	f001 f871 	bl	8004274 <SPI1_Transfer>
 8003192:	4603      	mov	r3, r0
 8003194:	7023      	strb	r3, [r4, #0]
	for(unsigned int i = 0; i<len; i++){
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	3301      	adds	r3, #1
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d3f0      	bcc.n	8003186 <ext_flash_continuous_read_read+0x10>
	}
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd90      	pop	{r4, r7, pc}

080031ae <ext_flash_continuous_read_finish>:
void ext_flash_continuous_read_skip(unsigned int len){
	for(unsigned int i = 0; i<len; i++){
			SPI1_Transfer(0x00);
	}
}
void ext_flash_continuous_read_finish(){
 80031ae:	b580      	push	{r7, lr}
 80031b0:	af00      	add	r7, sp, #0
	flashCSSet();
 80031b2:	f7ff ff29 	bl	8003008 <flashCSSet>
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}

080031ba <ext_flash_continuous_write_begin>:

void ext_flash_continuous_write_begin(unsigned int address){
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b082      	sub	sp, #8
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
	ext_flash_wren();
 80031c2:	f7ff ffaf 	bl	8003124 <ext_flash_wren>
	flashCSReset();
 80031c6:	f7ff ff2b 	bl	8003020 <flashCSReset>
	SPI1_Transfer(0x02);
 80031ca:	2002      	movs	r0, #2
 80031cc:	f001 f852 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer((address>>16)&0xFF);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	0c1b      	lsrs	r3, r3, #16
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 f84c 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer((address>>8)&0xFF);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0a1b      	lsrs	r3, r3, #8
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	4618      	mov	r0, r3
 80031e4:	f001 f846 	bl	8004274 <SPI1_Transfer>
	SPI1_Transfer(address&0xFF);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	4618      	mov	r0, r3
 80031ee:	f001 f841 	bl	8004274 <SPI1_Transfer>
	if(FLASHWRITE_DEBUG_PRINT){printf("FLASHWRITE @ %x :", address);};
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <ext_flash_continuous_write_write>:
void ext_flash_continuous_write_write(unsigned char *buff, unsigned int len){
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b084      	sub	sp, #16
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
 8003202:	6039      	str	r1, [r7, #0]
	unsigned int i;

	for(i=0;i<len;i++)
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	e009      	b.n	800321e <ext_flash_continuous_write_write+0x24>
		{
			SPI1_Transfer(buff[i]);
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4413      	add	r3, r2
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f001 f82e 	bl	8004274 <SPI1_Transfer>
	for(i=0;i<len;i++)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	3301      	adds	r3, #1
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	429a      	cmp	r2, r3
 8003224:	d3f1      	bcc.n	800320a <ext_flash_continuous_write_write+0x10>
			if(FLASHWRITE_DEBUG_PRINT){printf(" %x ", buff[i]);};
		}
	if(FLASHWRITE_DEBUG_PRINT){printf("\n\r");};
}
 8003226:	bf00      	nop
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <ext_flash_continuous_write_finish>:
void ext_flash_continuous_write_finish(){
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
	flashCSSet();
 8003236:	f7ff fee7 	bl	8003008 <flashCSSet>
	unsigned int i;
	for(i=0;i<1000;i++)
 800323a:	2300      	movs	r3, #0
 800323c:	607b      	str	r3, [r7, #4]
 800323e:	e00a      	b.n	8003256 <ext_flash_continuous_write_finish+0x26>
	{
		HAL_Delay(1);
 8003240:	2001      	movs	r0, #1
 8003242:	f001 fdb9 	bl	8004db8 <HAL_Delay>
		if(ext_flash_read_status_register_1()==0x00)
 8003246:	f7ff ff59 	bl	80030fc <ext_flash_read_status_register_1>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d007      	beq.n	8003260 <ext_flash_continuous_write_finish+0x30>
	for(i=0;i<1000;i++)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3301      	adds	r3, #1
 8003254:	607b      	str	r3, [r7, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800325c:	d3f0      	bcc.n	8003240 <ext_flash_continuous_write_finish+0x10>
		{
			break;
		}
	}
}
 800325e:	e000      	b.n	8003262 <ext_flash_continuous_write_finish+0x32>
			break;
 8003260:	bf00      	nop
}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <ext_flash_write_multipage>:

}



void ext_flash_write_multipage(unsigned int address, unsigned char *buff, unsigned int len){
 800326c:	b580      	push	{r7, lr}
 800326e:	b0c8      	sub	sp, #288	; 0x120
 8003270:	af00      	add	r7, sp, #0
 8003272:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003276:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800327a:	6018      	str	r0, [r3, #0]
 800327c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003280:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003284:	6019      	str	r1, [r3, #0]
 8003286:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800328a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800328e:	601a      	str	r2, [r3, #0]
	printf("Multipage write [%d]b@%d \n\r", len, address);
 8003290:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003294:	f5a3 728a 	sub.w	r2, r3, #276	; 0x114
 8003298:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800329c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	6819      	ldr	r1, [r3, #0]
 80032a4:	4830      	ldr	r0, [pc, #192]	; (8003368 <ext_flash_write_multipage+0xfc>)
 80032a6:	f005 fe81 	bl	8008fac <iprintf>
	unsigned char pageBuff[PAGE_SIZE];
	unsigned int bytesLeft = len;
 80032aa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80032ae:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	unsigned int buffIndex = 0;
 80032b8:	2300      	movs	r3, #0
 80032ba:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	unsigned int addrIncrement = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	while(bytesLeft > 0){
 80032c4:	e045      	b.n	8003352 <ext_flash_write_multipage+0xe6>
		if(bytesLeft <= PAGE_SIZE){
 80032c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80032ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ce:	d812      	bhi.n	80032f6 <ext_flash_write_multipage+0x8a>
			memcpy(pageBuff, buff + buffIndex, bytesLeft);
 80032d0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80032d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032de:	18d1      	adds	r1, r2, r3
 80032e0:	f107 0314 	add.w	r3, r7, #20
 80032e4:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80032e8:	4618      	mov	r0, r3
 80032ea:	f005 fe49 	bl	8008f80 <memcpy>
			bytesLeft = 0;
 80032ee:	2300      	movs	r3, #0
 80032f0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80032f4:	e018      	b.n	8003328 <ext_flash_write_multipage+0xbc>
		}
		else{
			memcpy(pageBuff, buff + buffIndex, PAGE_SIZE);
 80032f6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80032fa:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003304:	441a      	add	r2, r3
 8003306:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800330a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800330e:	4618      	mov	r0, r3
 8003310:	4611      	mov	r1, r2
 8003312:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003316:	461a      	mov	r2, r3
 8003318:	f005 fe32 	bl	8008f80 <memcpy>
			bytesLeft -= PAGE_SIZE;
 800331c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003320:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003324:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
		}
		ext_flash_write(address + addrIncrement, pageBuff, PAGE_SIZE);
 8003328:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800332c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003336:	4413      	add	r3, r2
 8003338:	f107 0114 	add.w	r1, r7, #20
 800333c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff feb5 	bl	80030b0 <ext_flash_write>
		addrIncrement += PAGE_SIZE;
 8003346:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800334a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800334e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	while(bytesLeft > 0){
 8003352:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1b5      	bne.n	80032c6 <ext_flash_write_multipage+0x5a>
	}

}
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	0800a688 	.word	0x0800a688

0800336c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800336c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003370:	f6ad 4d8c 	subw	sp, sp, #3212	; 0xc8c
 8003374:	af7e      	add	r7, sp, #504	; 0x1f8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003376:	f001 fcad 	bl	8004cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800337a:	f000 fa3d 	bl	80037f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800337e:	f000 fbff 	bl	8003b80 <MX_GPIO_Init>
  MX_FSMC_Init();
 8003382:	f000 fca3 	bl	8003ccc <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8003386:	f000 fb97 	bl	8003ab8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800338a:	f000 fa9f 	bl	80038cc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800338e:	f000 fbc5 	bl	8003b1c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8003392:	f000 fad1 	bl	8003938 <MX_SPI1_Init>
  MX_TIM1_Init();
 8003396:	f000 fb0d 	bl	80039b4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  //enable uart interrupt
  uint16_t count = 0;
 800339a:	2300      	movs	r3, #0
 800339c:	f8a7 3a7a 	strh.w	r3, [r7, #2682]	; 0xa7a
  Init_LCD();
 80033a0:	f7fd fbfe 	bl	8000ba0 <Init_LCD>

  touch_reset();
 80033a4:	f7fe f904 	bl	80015b0 <touch_reset>
  touch_init(hi2c1);
 80033a8:	4cdd      	ldr	r4, [pc, #884]	; (8003720 <main+0x3b4>)
 80033aa:	4668      	mov	r0, sp
 80033ac:	f104 0110 	add.w	r1, r4, #16
 80033b0:	2344      	movs	r3, #68	; 0x44
 80033b2:	461a      	mov	r2, r3
 80033b4:	f005 fde4 	bl	8008f80 <memcpy>
 80033b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80033bc:	f7fe f818 	bl	80013f0 <touch_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  printf("Entering main loop\n\r");
 80033c0:	48d8      	ldr	r0, [pc, #864]	; (8003724 <main+0x3b8>)
 80033c2:	f005 fdf3 	bl	8008fac <iprintf>


  	int loopNumber = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	f8c7 3a7c 	str.w	r3, [r7, #2684]	; 0xa7c



	LCD_fillRect(0,0,50,50,WHITE);
 80033cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	2332      	movs	r3, #50	; 0x32
 80033d4:	2232      	movs	r2, #50	; 0x32
 80033d6:	2100      	movs	r1, #0
 80033d8:	2000      	movs	r0, #0
 80033da:	f7fd fbef 	bl	8000bbc <LCD_fillRect>
	LCD_fillRect(470,0,50,50,RED);
 80033de:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	2332      	movs	r3, #50	; 0x32
 80033e6:	2232      	movs	r2, #50	; 0x32
 80033e8:	2100      	movs	r1, #0
 80033ea:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 80033ee:	f7fd fbe5 	bl	8000bbc <LCD_fillRect>
	LCD_fillRect(256,154,50,50,RED);
 80033f2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2332      	movs	r3, #50	; 0x32
 80033fa:	2232      	movs	r2, #50	; 0x32
 80033fc:	219a      	movs	r1, #154	; 0x9a
 80033fe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003402:	f7fd fbdb 	bl	8000bbc <LCD_fillRect>
	LCD_fillRect(100,100,50,50,YELLOW);
 8003406:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	2332      	movs	r3, #50	; 0x32
 800340e:	2232      	movs	r2, #50	; 0x32
 8003410:	2164      	movs	r1, #100	; 0x64
 8003412:	2064      	movs	r0, #100	; 0x64
 8003414:	f7fd fbd2 	bl	8000bbc <LCD_fillRect>
	printf("Register result: %d\n\r",touch_register_element(0,0,0,0,50,50,0,0));
 8003418:	2300      	movs	r3, #0
 800341a:	9303      	str	r3, [sp, #12]
 800341c:	2300      	movs	r3, #0
 800341e:	9302      	str	r3, [sp, #8]
 8003420:	2332      	movs	r3, #50	; 0x32
 8003422:	9301      	str	r3, [sp, #4]
 8003424:	2332      	movs	r3, #50	; 0x32
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	2300      	movs	r3, #0
 800342a:	2200      	movs	r2, #0
 800342c:	2100      	movs	r1, #0
 800342e:	2000      	movs	r0, #0
 8003430:	f7fe f9aa 	bl	8001788 <touch_register_element>
 8003434:	4603      	mov	r3, r0
 8003436:	4619      	mov	r1, r3
 8003438:	48bb      	ldr	r0, [pc, #748]	; (8003728 <main+0x3bc>)
 800343a:	f005 fdb7 	bl	8008fac <iprintf>
	printf("Register result: %d\n\r",touch_register_element(0,0,470,0,470+50,50,0,0));
 800343e:	2300      	movs	r3, #0
 8003440:	9303      	str	r3, [sp, #12]
 8003442:	2300      	movs	r3, #0
 8003444:	9302      	str	r3, [sp, #8]
 8003446:	2332      	movs	r3, #50	; 0x32
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	2300      	movs	r3, #0
 8003452:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8003456:	2100      	movs	r1, #0
 8003458:	2000      	movs	r0, #0
 800345a:	f7fe f995 	bl	8001788 <touch_register_element>
 800345e:	4603      	mov	r3, r0
 8003460:	4619      	mov	r1, r3
 8003462:	48b1      	ldr	r0, [pc, #708]	; (8003728 <main+0x3bc>)
 8003464:	f005 fda2 	bl	8008fac <iprintf>
	printf("Register result: %d\n\r",touch_register_element(0,0,256,154,256+50,154+50,0,0));
 8003468:	2300      	movs	r3, #0
 800346a:	9303      	str	r3, [sp, #12]
 800346c:	2300      	movs	r3, #0
 800346e:	9302      	str	r3, [sp, #8]
 8003470:	23cc      	movs	r3, #204	; 0xcc
 8003472:	9301      	str	r3, [sp, #4]
 8003474:	f44f 7399 	mov.w	r3, #306	; 0x132
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	239a      	movs	r3, #154	; 0x9a
 800347c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003480:	2100      	movs	r1, #0
 8003482:	2000      	movs	r0, #0
 8003484:	f7fe f980 	bl	8001788 <touch_register_element>
 8003488:	4603      	mov	r3, r0
 800348a:	4619      	mov	r1, r3
 800348c:	48a6      	ldr	r0, [pc, #664]	; (8003728 <main+0x3bc>)
 800348e:	f005 fd8d 	bl	8008fac <iprintf>
	printf("Register result: %d\n\r",touch_register_element(0,0,100,100,150,150,0,0));
 8003492:	2300      	movs	r3, #0
 8003494:	9303      	str	r3, [sp, #12]
 8003496:	2300      	movs	r3, #0
 8003498:	9302      	str	r3, [sp, #8]
 800349a:	2396      	movs	r3, #150	; 0x96
 800349c:	9301      	str	r3, [sp, #4]
 800349e:	2396      	movs	r3, #150	; 0x96
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	2364      	movs	r3, #100	; 0x64
 80034a4:	2264      	movs	r2, #100	; 0x64
 80034a6:	2100      	movs	r1, #0
 80034a8:	2000      	movs	r0, #0
 80034aa:	f7fe f96d 	bl	8001788 <touch_register_element>
 80034ae:	4603      	mov	r3, r0
 80034b0:	4619      	mov	r1, r3
 80034b2:	489d      	ldr	r0, [pc, #628]	; (8003728 <main+0x3bc>)
 80034b4:	f005 fd7a 	bl	8008fac <iprintf>

	int notYetDrawnFlag = 1;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f8c7 3a80 	str.w	r3, [r7, #2688]	; 0xa80
	struct generalConfig gConf;
	int currentScreen = 1;
 80034be:	2301      	movs	r3, #1
 80034c0:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74

	//arrays for holding object data loaded from flash
	uint16_t maxObjects = 128;
 80034c4:	2380      	movs	r3, #128	; 0x80
 80034c6:	f8a7 3a72 	strh.w	r3, [r7, #2674]	; 0xa72
	uint16_t maxData = SECTOR_SIZE*4;
 80034ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034ce:	f8a7 3a70 	strh.w	r3, [r7, #2672]	; 0xa70
	struct screen screenHeader;
	struct object objArr[maxObjects];
 80034d2:	f8b7 4a72 	ldrh.w	r4, [r7, #2674]	; 0xa72
 80034d6:	4623      	mov	r3, r4
 80034d8:	3b01      	subs	r3, #1
 80034da:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
 80034de:	b2a3      	uxth	r3, r4
 80034e0:	2200      	movs	r2, #0
 80034e2:	623b      	str	r3, [r7, #32]
 80034e4:	627a      	str	r2, [r7, #36]	; 0x24
 80034e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034ea:	f04f 0000 	mov.w	r0, #0
 80034ee:	f04f 0100 	mov.w	r1, #0
 80034f2:	00d9      	lsls	r1, r3, #3
 80034f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034f8:	00d0      	lsls	r0, r2, #3
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	6a39      	ldr	r1, [r7, #32]
 8003500:	ebb2 0801 	subs.w	r8, r2, r1
 8003504:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003506:	eb63 0901 	sbc.w	r9, r3, r1
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8003516:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800351a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800351e:	b2a3      	uxth	r3, r4
 8003520:	2200      	movs	r2, #0
 8003522:	61bb      	str	r3, [r7, #24]
 8003524:	61fa      	str	r2, [r7, #28]
 8003526:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800352a:	4642      	mov	r2, r8
 800352c:	464b      	mov	r3, r9
 800352e:	f04f 0000 	mov.w	r0, #0
 8003532:	f04f 0100 	mov.w	r1, #0
 8003536:	00d9      	lsls	r1, r3, #3
 8003538:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800353c:	00d0      	lsls	r0, r2, #3
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4641      	mov	r1, r8
 8003544:	ebb2 0a01 	subs.w	sl, r2, r1
 8003548:	4649      	mov	r1, r9
 800354a:	eb63 0b01 	sbc.w	fp, r3, r1
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	f04f 0300 	mov.w	r3, #0
 8003556:	ea4f 130b 	mov.w	r3, fp, lsl #4
 800355a:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800355e:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8003562:	4622      	mov	r2, r4
 8003564:	4613      	mov	r3, r2
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	3307      	adds	r3, #7
 800356e:	08db      	lsrs	r3, r3, #3
 8003570:	00db      	lsls	r3, r3, #3
 8003572:	ebad 0d03 	sub.w	sp, sp, r3
 8003576:	ab7e      	add	r3, sp, #504	; 0x1f8
 8003578:	3301      	adds	r3, #1
 800357a:	085b      	lsrs	r3, r3, #1
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
	uint8_t dataArr[maxData];
 8003582:	f8b7 1a70 	ldrh.w	r1, [r7, #2672]	; 0xa70
 8003586:	460b      	mov	r3, r1
 8003588:	3b01      	subs	r3, #1
 800358a:	f8c7 3a64 	str.w	r3, [r7, #2660]	; 0xa64
 800358e:	b28b      	uxth	r3, r1
 8003590:	2200      	movs	r2, #0
 8003592:	613b      	str	r3, [r7, #16]
 8003594:	617a      	str	r2, [r7, #20]
 8003596:	f04f 0200 	mov.w	r2, #0
 800359a:	f04f 0300 	mov.w	r3, #0
 800359e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80035a2:	4648      	mov	r0, r9
 80035a4:	00c3      	lsls	r3, r0, #3
 80035a6:	4640      	mov	r0, r8
 80035a8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80035ac:	4640      	mov	r0, r8
 80035ae:	00c2      	lsls	r2, r0, #3
 80035b0:	b28b      	uxth	r3, r1
 80035b2:	2200      	movs	r2, #0
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	60fa      	str	r2, [r7, #12]
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80035c4:	4648      	mov	r0, r9
 80035c6:	00c3      	lsls	r3, r0, #3
 80035c8:	4640      	mov	r0, r8
 80035ca:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80035ce:	4640      	mov	r0, r8
 80035d0:	00c2      	lsls	r2, r0, #3
 80035d2:	460b      	mov	r3, r1
 80035d4:	3307      	adds	r3, #7
 80035d6:	08db      	lsrs	r3, r3, #3
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	ebad 0d03 	sub.w	sp, sp, r3
 80035de:	ab7e      	add	r3, sp, #504	; 0x1f8
 80035e0:	3300      	adds	r3, #0
 80035e2:	f8c7 3a60 	str.w	r3, [r7, #2656]	; 0xa60
	uint8_t *pointerArr[maxObjects];
 80035e6:	f8b7 1a72 	ldrh.w	r1, [r7, #2674]	; 0xa72
 80035ea:	460b      	mov	r3, r1
 80035ec:	3b01      	subs	r3, #1
 80035ee:	f8c7 3a5c 	str.w	r3, [r7, #2652]	; 0xa5c
 80035f2:	b28b      	uxth	r3, r1
 80035f4:	2200      	movs	r2, #0
 80035f6:	603b      	str	r3, [r7, #0]
 80035f8:	607a      	str	r2, [r7, #4]
 80035fa:	f04f 0200 	mov.w	r2, #0
 80035fe:	f04f 0300 	mov.w	r3, #0
 8003602:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003606:	4648      	mov	r0, r9
 8003608:	0143      	lsls	r3, r0, #5
 800360a:	4640      	mov	r0, r8
 800360c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003610:	4640      	mov	r0, r8
 8003612:	0142      	lsls	r2, r0, #5
 8003614:	b28b      	uxth	r3, r1
 8003616:	2200      	movs	r2, #0
 8003618:	461d      	mov	r5, r3
 800361a:	4616      	mov	r6, r2
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	0173      	lsls	r3, r6, #5
 8003626:	ea43 63d5 	orr.w	r3, r3, r5, lsr #27
 800362a:	016a      	lsls	r2, r5, #5
 800362c:	460b      	mov	r3, r1
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	3307      	adds	r3, #7
 8003632:	08db      	lsrs	r3, r3, #3
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	ebad 0d03 	sub.w	sp, sp, r3
 800363a:	ab7e      	add	r3, sp, #504	; 0x1f8
 800363c:	3303      	adds	r3, #3
 800363e:	089b      	lsrs	r3, r3, #2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58


	while (1)
	{

		loopNumber++;
 8003646:	f8d7 3a7c 	ldr.w	r3, [r7, #2684]	; 0xa7c
 800364a:	3301      	adds	r3, #1
 800364c:	f8c7 3a7c 	str.w	r3, [r7, #2684]	; 0xa7c
		int configResult = 1; //1 = no data on uart
 8003650:	2301      	movs	r3, #1
 8003652:	f8c7 3a84 	str.w	r3, [r7, #2692]	; 0xa84
		if(loopNumber % 6000000 == 0){
 8003656:	f8d7 2a7c 	ldr.w	r2, [r7, #2684]	; 0xa7c
 800365a:	4b34      	ldr	r3, [pc, #208]	; (800372c <main+0x3c0>)
 800365c:	fb83 1302 	smull	r1, r3, r3, r2
 8003660:	14d9      	asrs	r1, r3, #19
 8003662:	17d3      	asrs	r3, r2, #31
 8003664:	1acb      	subs	r3, r1, r3
 8003666:	4932      	ldr	r1, [pc, #200]	; (8003730 <main+0x3c4>)
 8003668:	fb01 f303 	mul.w	r3, r1, r3
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d12f      	bne.n	80036d2 <main+0x366>
			 configResult = configFromUart(); //check if there's incoming data on config uart, if yes, attempt to read configuration
 8003672:	f7fe fa8f 	bl	8001b94 <configFromUart>
 8003676:	f8c7 0a84 	str.w	r0, [r7, #2692]	; 0xa84
			 char str[] = "You fight \nlike a dairy\nfarmer!";
 800367a:	f507 6329 	add.w	r3, r7, #2704	; 0xa90
 800367e:	f6a3 2364 	subw	r3, r3, #2660	; 0xa64
 8003682:	4a2c      	ldr	r2, [pc, #176]	; (8003734 <main+0x3c8>)
 8003684:	461c      	mov	r4, r3
 8003686:	4615      	mov	r5, r2
 8003688:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800368a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800368c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003690:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			 drawStringToLcd5x7(100, 20, 5, 0xAA, 0, 0xFF, 3, 5, str);
 8003694:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003698:	9304      	str	r3, [sp, #16]
 800369a:	2305      	movs	r3, #5
 800369c:	9303      	str	r3, [sp, #12]
 800369e:	2303      	movs	r3, #3
 80036a0:	9302      	str	r3, [sp, #8]
 80036a2:	23ff      	movs	r3, #255	; 0xff
 80036a4:	9301      	str	r3, [sp, #4]
 80036a6:	2300      	movs	r3, #0
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	23aa      	movs	r3, #170	; 0xaa
 80036ac:	2205      	movs	r2, #5
 80036ae:	2114      	movs	r1, #20
 80036b0:	2064      	movs	r0, #100	; 0x64
 80036b2:	f000 fced 	bl	8004090 <drawStringToLcd5x7>

			 //debug
			 struct bitmapList bl;
			 readBitmapList(&bl);
 80036b6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff fa02 	bl	8002ac4 <readBitmapList>
			 printf("total bitmaps: >> %d \n\r", bl.totalBitmaps);
 80036c0:	f507 6329 	add.w	r3, r7, #2704	; 0xa90
 80036c4:	f6a3 2344 	subw	r3, r3, #2628	; 0xa44
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	4619      	mov	r1, r3
 80036cc:	481a      	ldr	r0, [pc, #104]	; (8003738 <main+0x3cc>)
 80036ce:	f005 fc6d 	bl	8008fac <iprintf>
		}

		//redraw display
		if(notYetDrawnFlag || configResult != 1){
 80036d2:	f8d7 3a80 	ldr.w	r3, [r7, #2688]	; 0xa80
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d104      	bne.n	80036e4 <main+0x378>
 80036da:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 80036de:	2b01      	cmp	r3, #1
 80036e0:	f000 8087 	beq.w	80037f2 <main+0x486>
			notYetDrawnFlag = 0;
 80036e4:	2300      	movs	r3, #0
 80036e6:	f8c7 3a80 	str.w	r3, [r7, #2688]	; 0xa80
			readGeneralConfig(&gConf);
 80036ea:	f607 0354 	addw	r3, r7, #2132	; 0x854
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff f9c4 	bl	8002a7c <readGeneralConfig>
			printf("Redrawing display. Just FYI:\n\r");
 80036f4:	4811      	ldr	r0, [pc, #68]	; (800373c <main+0x3d0>)
 80036f6:	f005 fc59 	bl	8008fac <iprintf>
			printAllScreens(gConf);
 80036fa:	f507 6329 	add.w	r3, r7, #2704	; 0xa90
 80036fe:	f5a3 740f 	sub.w	r4, r3, #572	; 0x23c
 8003702:	4668      	mov	r0, sp
 8003704:	f104 0310 	add.w	r3, r4, #16
 8003708:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
 800370c:	4619      	mov	r1, r3
 800370e:	f005 fc37 	bl	8008f80 <memcpy>
 8003712:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003716:	f7ff fa93 	bl	8002c40 <printAllScreens>
			int objectsRead = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	e010      	b.n	8003740 <main+0x3d4>
 800371e:	bf00      	nop
 8003720:	2000205c 	.word	0x2000205c
 8003724:	0800a6a4 	.word	0x0800a6a4
 8003728:	0800a6bc 	.word	0x0800a6bc
 800372c:	165e9f81 	.word	0x165e9f81
 8003730:	005b8d80 	.word	0x005b8d80
 8003734:	0800a70c 	.word	0x0800a70c
 8003738:	0800a6d4 	.word	0x0800a6d4
 800373c:	0800a6ec 	.word	0x0800a6ec
 8003740:	f8c7 3a88 	str.w	r3, [r7, #2696]	; 0xa88
			currentScreen = 0;
 8003744:	2300      	movs	r3, #0
 8003746:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
			if(currentScreen < gConf.totalScreens){
 800374a:	f507 6329 	add.w	r3, r7, #2704	; 0xa90
 800374e:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	f8d7 3a74 	ldr.w	r3, [r7, #2676]	; 0xa74
 800375a:	4293      	cmp	r3, r2
 800375c:	da1b      	bge.n	8003796 <main+0x42a>
				objectsRead = openScreen(gConf.screenSectors[currentScreen], &screenHeader, objArr, dataArr, pointerArr, maxData, maxObjects);
 800375e:	f507 6329 	add.w	r3, r7, #2704	; 0xa90
 8003762:	f5a3 720f 	sub.w	r2, r3, #572	; 0x23c
 8003766:	f8d7 3a74 	ldr.w	r3, [r7, #2676]	; 0xa74
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	4413      	add	r3, r2
 800376e:	8858      	ldrh	r0, [r3, #2]
 8003770:	f507 6105 	add.w	r1, r7, #2128	; 0x850
 8003774:	f8b7 3a72 	ldrh.w	r3, [r7, #2674]	; 0xa72
 8003778:	9302      	str	r3, [sp, #8]
 800377a:	f8b7 3a70 	ldrh.w	r3, [r7, #2672]	; 0xa70
 800377e:	9301      	str	r3, [sp, #4]
 8003780:	f8d7 3a58 	ldr.w	r3, [r7, #2648]	; 0xa58
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	f8d7 3a60 	ldr.w	r3, [r7, #2656]	; 0xa60
 800378a:	f8d7 2a68 	ldr.w	r2, [r7, #2664]	; 0xa68
 800378e:	f7ff f9bf 	bl	8002b10 <openScreen>
 8003792:	f8c7 0a88 	str.w	r0, [r7, #2696]	; 0xa88
			}
			int i;
			for(i = 0; i<objectsRead; i++){
 8003796:	2300      	movs	r3, #0
 8003798:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c
 800379c:	e023      	b.n	80037e6 <main+0x47a>
				drawObjectToLcd(objArr[i], pointerArr[i], 0);
 800379e:	f8d7 3a58 	ldr.w	r3, [r7, #2648]	; 0xa58
 80037a2:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 80037a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80037aa:	f8d7 0a68 	ldr.w	r0, [r7, #2664]	; 0xa68
 80037ae:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 80037b2:	4613      	mov	r3, r2
 80037b4:	00db      	lsls	r3, r3, #3
 80037b6:	1a9b      	subs	r3, r3, r2
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	4403      	add	r3, r0
 80037bc:	2200      	movs	r2, #0
 80037be:	9201      	str	r2, [sp, #4]
 80037c0:	9100      	str	r1, [sp, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	4610      	mov	r0, r2
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	4611      	mov	r1, r2
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	4614      	mov	r4, r2
 80037ce:	899a      	ldrh	r2, [r3, #12]
 80037d0:	2300      	movs	r3, #0
 80037d2:	f362 030f 	bfi	r3, r2, #0, #16
 80037d6:	4622      	mov	r2, r4
 80037d8:	f000 faf8 	bl	8003dcc <drawObjectToLcd>
			for(i = 0; i<objectsRead; i++){
 80037dc:	f8d7 3a8c 	ldr.w	r3, [r7, #2700]	; 0xa8c
 80037e0:	3301      	adds	r3, #1
 80037e2:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c
 80037e6:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 80037ea:	f8d7 3a88 	ldr.w	r3, [r7, #2696]	; 0xa88
 80037ee:	429a      	cmp	r2, r3
 80037f0:	dbd5      	blt.n	800379e <main+0x432>
			}
		}



		touch_periodic_process();
 80037f2:	f7fd fef3 	bl	80015dc <touch_periodic_process>
	{
 80037f6:	e726      	b.n	8003646 <main+0x2da>

080037f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b094      	sub	sp, #80	; 0x50
 80037fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037fe:	f107 0320 	add.w	r3, r7, #32
 8003802:	2230      	movs	r2, #48	; 0x30
 8003804:	2100      	movs	r1, #0
 8003806:	4618      	mov	r0, r3
 8003808:	f005 fbc8 	bl	8008f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800380c:	f107 030c 	add.w	r3, r7, #12
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	60da      	str	r2, [r3, #12]
 800381a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800381c:	2300      	movs	r3, #0
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	4b28      	ldr	r3, [pc, #160]	; (80038c4 <SystemClock_Config+0xcc>)
 8003822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003824:	4a27      	ldr	r2, [pc, #156]	; (80038c4 <SystemClock_Config+0xcc>)
 8003826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800382a:	6413      	str	r3, [r2, #64]	; 0x40
 800382c:	4b25      	ldr	r3, [pc, #148]	; (80038c4 <SystemClock_Config+0xcc>)
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003834:	60bb      	str	r3, [r7, #8]
 8003836:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003838:	2300      	movs	r3, #0
 800383a:	607b      	str	r3, [r7, #4]
 800383c:	4b22      	ldr	r3, [pc, #136]	; (80038c8 <SystemClock_Config+0xd0>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a21      	ldr	r2, [pc, #132]	; (80038c8 <SystemClock_Config+0xd0>)
 8003842:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003846:	6013      	str	r3, [r2, #0]
 8003848:	4b1f      	ldr	r3, [pc, #124]	; (80038c8 <SystemClock_Config+0xd0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003850:	607b      	str	r3, [r7, #4]
 8003852:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003854:	2301      	movs	r3, #1
 8003856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800385c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800385e:	2302      	movs	r3, #2
 8003860:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003862:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003866:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003868:	2308      	movs	r3, #8
 800386a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800386c:	23a8      	movs	r3, #168	; 0xa8
 800386e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003870:	2302      	movs	r3, #2
 8003872:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003874:	2304      	movs	r3, #4
 8003876:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003878:	f107 0320 	add.w	r3, r7, #32
 800387c:	4618      	mov	r0, r3
 800387e:	f002 ff71 	bl	8006764 <HAL_RCC_OscConfig>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003888:	f000 fa9a 	bl	8003dc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800388c:	230f      	movs	r3, #15
 800388e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003890:	2302      	movs	r3, #2
 8003892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003898:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800389c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800389e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038a4:	f107 030c 	add.w	r3, r7, #12
 80038a8:	2105      	movs	r1, #5
 80038aa:	4618      	mov	r0, r3
 80038ac:	f003 f9d2 	bl	8006c54 <HAL_RCC_ClockConfig>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038b6:	f000 fa83 	bl	8003dc0 <Error_Handler>
  }
}
 80038ba:	bf00      	nop
 80038bc:	3750      	adds	r7, #80	; 0x50
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800
 80038c8:	40007000 	.word	0x40007000

080038cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038d0:	4b16      	ldr	r3, [pc, #88]	; (800392c <MX_I2C1_Init+0x60>)
 80038d2:	4a17      	ldr	r2, [pc, #92]	; (8003930 <MX_I2C1_Init+0x64>)
 80038d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80038d6:	4b15      	ldr	r3, [pc, #84]	; (800392c <MX_I2C1_Init+0x60>)
 80038d8:	4a16      	ldr	r2, [pc, #88]	; (8003934 <MX_I2C1_Init+0x68>)
 80038da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80038dc:	4b13      	ldr	r3, [pc, #76]	; (800392c <MX_I2C1_Init+0x60>)
 80038de:	2200      	movs	r2, #0
 80038e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80038e2:	4b12      	ldr	r3, [pc, #72]	; (800392c <MX_I2C1_Init+0x60>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038e8:	4b10      	ldr	r3, [pc, #64]	; (800392c <MX_I2C1_Init+0x60>)
 80038ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038f0:	4b0e      	ldr	r3, [pc, #56]	; (800392c <MX_I2C1_Init+0x60>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80038f6:	4b0d      	ldr	r3, [pc, #52]	; (800392c <MX_I2C1_Init+0x60>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038fc:	4b0b      	ldr	r3, [pc, #44]	; (800392c <MX_I2C1_Init+0x60>)
 80038fe:	2200      	movs	r2, #0
 8003900:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003902:	4b0a      	ldr	r3, [pc, #40]	; (800392c <MX_I2C1_Init+0x60>)
 8003904:	2200      	movs	r2, #0
 8003906:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003908:	4808      	ldr	r0, [pc, #32]	; (800392c <MX_I2C1_Init+0x60>)
 800390a:	f001 fdeb 	bl	80054e4 <HAL_I2C_Init>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003914:	f000 fa54 	bl	8003dc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  __HAL_I2C_ENABLE(&hi2c1);
 8003918:	4b04      	ldr	r3, [pc, #16]	; (800392c <MX_I2C1_Init+0x60>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	4b03      	ldr	r3, [pc, #12]	; (800392c <MX_I2C1_Init+0x60>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0201 	orr.w	r2, r2, #1
 8003926:	601a      	str	r2, [r3, #0]
  /* USER CODE END I2C1_Init 2 */

}
 8003928:	bf00      	nop
 800392a:	bd80      	pop	{r7, pc}
 800392c:	2000205c 	.word	0x2000205c
 8003930:	40005400 	.word	0x40005400
 8003934:	000186a0 	.word	0x000186a0

08003938 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800393c:	4b1b      	ldr	r3, [pc, #108]	; (80039ac <MX_SPI1_Init+0x74>)
 800393e:	4a1c      	ldr	r2, [pc, #112]	; (80039b0 <MX_SPI1_Init+0x78>)
 8003940:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003942:	4b1a      	ldr	r3, [pc, #104]	; (80039ac <MX_SPI1_Init+0x74>)
 8003944:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003948:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800394a:	4b18      	ldr	r3, [pc, #96]	; (80039ac <MX_SPI1_Init+0x74>)
 800394c:	2200      	movs	r2, #0
 800394e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003950:	4b16      	ldr	r3, [pc, #88]	; (80039ac <MX_SPI1_Init+0x74>)
 8003952:	2200      	movs	r2, #0
 8003954:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003956:	4b15      	ldr	r3, [pc, #84]	; (80039ac <MX_SPI1_Init+0x74>)
 8003958:	2202      	movs	r2, #2
 800395a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800395c:	4b13      	ldr	r3, [pc, #76]	; (80039ac <MX_SPI1_Init+0x74>)
 800395e:	2201      	movs	r2, #1
 8003960:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003962:	4b12      	ldr	r3, [pc, #72]	; (80039ac <MX_SPI1_Init+0x74>)
 8003964:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003968:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800396a:	4b10      	ldr	r3, [pc, #64]	; (80039ac <MX_SPI1_Init+0x74>)
 800396c:	2200      	movs	r2, #0
 800396e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003970:	4b0e      	ldr	r3, [pc, #56]	; (80039ac <MX_SPI1_Init+0x74>)
 8003972:	2200      	movs	r2, #0
 8003974:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003976:	4b0d      	ldr	r3, [pc, #52]	; (80039ac <MX_SPI1_Init+0x74>)
 8003978:	2200      	movs	r2, #0
 800397a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800397c:	4b0b      	ldr	r3, [pc, #44]	; (80039ac <MX_SPI1_Init+0x74>)
 800397e:	2200      	movs	r2, #0
 8003980:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003982:	4b0a      	ldr	r3, [pc, #40]	; (80039ac <MX_SPI1_Init+0x74>)
 8003984:	220a      	movs	r2, #10
 8003986:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003988:	4808      	ldr	r0, [pc, #32]	; (80039ac <MX_SPI1_Init+0x74>)
 800398a:	f003 fb81 	bl	8007090 <HAL_SPI_Init>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003994:	f000 fa14 	bl	8003dc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8003998:	4b04      	ldr	r3, [pc, #16]	; (80039ac <MX_SPI1_Init+0x74>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	4b03      	ldr	r3, [pc, #12]	; (80039ac <MX_SPI1_Init+0x74>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039a6:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 80039a8:	bf00      	nop
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	200020b0 	.word	0x200020b0
 80039b0:	40013000 	.word	0x40013000

080039b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b092      	sub	sp, #72	; 0x48
 80039b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	605a      	str	r2, [r3, #4]
 80039ce:	609a      	str	r2, [r3, #8]
 80039d0:	60da      	str	r2, [r3, #12]
 80039d2:	611a      	str	r2, [r3, #16]
 80039d4:	615a      	str	r2, [r3, #20]
 80039d6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039d8:	1d3b      	adds	r3, r7, #4
 80039da:	2220      	movs	r2, #32
 80039dc:	2100      	movs	r1, #0
 80039de:	4618      	mov	r0, r3
 80039e0:	f005 fadc 	bl	8008f9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80039e4:	4b32      	ldr	r3, [pc, #200]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 80039e6:	4a33      	ldr	r2, [pc, #204]	; (8003ab4 <MX_TIM1_Init+0x100>)
 80039e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80039ea:	4b31      	ldr	r3, [pc, #196]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039f0:	4b2f      	ldr	r3, [pc, #188]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80039f6:	4b2e      	ldr	r3, [pc, #184]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 80039f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039fe:	4b2c      	ldr	r3, [pc, #176]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003a04:	4b2a      	ldr	r3, [pc, #168]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a0a:	4b29      	ldr	r3, [pc, #164]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003a10:	4827      	ldr	r0, [pc, #156]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a12:	f003 fc0e 	bl	8007232 <HAL_TIM_PWM_Init>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8003a1c:	f000 f9d0 	bl	8003dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a20:	2300      	movs	r3, #0
 8003a22:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a24:	2300      	movs	r3, #0
 8003a26:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003a28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	4820      	ldr	r0, [pc, #128]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a30:	f004 f8be 	bl	8007bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8003a3a:	f000 f9c1 	bl	8003dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a3e:	2360      	movs	r3, #96	; 0x60
 8003a40:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 65535;
 8003a42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a50:	2300      	movs	r3, #0
 8003a52:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a54:	2300      	movs	r3, #0
 8003a56:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a5c:	220c      	movs	r2, #12
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4813      	ldr	r0, [pc, #76]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a62:	f003 fd6d 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8003a6c:	f000 f9a8 	bl	8003dc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a70:	2300      	movs	r3, #0
 8003a72:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a80:	2300      	movs	r3, #0
 8003a82:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a8e:	1d3b      	adds	r3, r7, #4
 8003a90:	4619      	mov	r1, r3
 8003a92:	4807      	ldr	r0, [pc, #28]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003a94:	f004 f908 	bl	8007ca8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8003a9e:	f000 f98f 	bl	8003dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003aa2:	4803      	ldr	r0, [pc, #12]	; (8003ab0 <MX_TIM1_Init+0xfc>)
 8003aa4:	f000 fcec 	bl	8004480 <HAL_TIM_MspPostInit>

}
 8003aa8:	bf00      	nop
 8003aaa:	3748      	adds	r7, #72	; 0x48
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20002108 	.word	0x20002108
 8003ab4:	40010000 	.word	0x40010000

08003ab8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003abc:	4b15      	ldr	r3, [pc, #84]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003abe:	4a16      	ldr	r2, [pc, #88]	; (8003b18 <MX_USART1_UART_Init+0x60>)
 8003ac0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003ac2:	4b14      	ldr	r3, [pc, #80]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003ac4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ac8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003aca:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ad0:	4b10      	ldr	r3, [pc, #64]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ad6:	4b0f      	ldr	r3, [pc, #60]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003adc:	4b0d      	ldr	r3, [pc, #52]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003ade:	220c      	movs	r2, #12
 8003ae0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003aee:	4809      	ldr	r0, [pc, #36]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003af0:	f004 f92c 	bl	8007d4c <HAL_UART_Init>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003afa:	f000 f961 	bl	8003dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE); //turn on rx interrupt forever
 8003afe:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	4b03      	ldr	r3, [pc, #12]	; (8003b14 <MX_USART1_UART_Init+0x5c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f042 0220 	orr.w	r2, r2, #32
 8003b0c:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 8003b0e:	bf00      	nop
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20002150 	.word	0x20002150
 8003b18:	40011000 	.word	0x40011000

08003b1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b20:	4b15      	ldr	r3, [pc, #84]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b22:	4a16      	ldr	r2, [pc, #88]	; (8003b7c <MX_USART2_UART_Init+0x60>)
 8003b24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003b26:	4b14      	ldr	r3, [pc, #80]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b2e:	4b12      	ldr	r3, [pc, #72]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b34:	4b10      	ldr	r3, [pc, #64]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b3a:	4b0f      	ldr	r3, [pc, #60]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b40:	4b0d      	ldr	r3, [pc, #52]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b42:	220c      	movs	r2, #12
 8003b44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b46:	4b0c      	ldr	r3, [pc, #48]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b4c:	4b0a      	ldr	r3, [pc, #40]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b52:	4809      	ldr	r0, [pc, #36]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b54:	f004 f8fa 	bl	8007d4c <HAL_UART_Init>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003b5e:	f000 f92f 	bl	8003dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE); //turn on rx interrupt forever
 8003b62:	4b05      	ldr	r3, [pc, #20]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	4b03      	ldr	r3, [pc, #12]	; (8003b78 <MX_USART2_UART_Init+0x5c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f042 0220 	orr.w	r2, r2, #32
 8003b70:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART2_Init 2 */

}
 8003b72:	bf00      	nop
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	20002194 	.word	0x20002194
 8003b7c:	40004400 	.word	0x40004400

08003b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b08a      	sub	sp, #40	; 0x28
 8003b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b86:	f107 0314 	add.w	r3, r7, #20
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	605a      	str	r2, [r3, #4]
 8003b90:	609a      	str	r2, [r3, #8]
 8003b92:	60da      	str	r2, [r3, #12]
 8003b94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b96:	2300      	movs	r3, #0
 8003b98:	613b      	str	r3, [r7, #16]
 8003b9a:	4b49      	ldr	r3, [pc, #292]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9e:	4a48      	ldr	r2, [pc, #288]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003ba0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ba6:	4b46      	ldr	r3, [pc, #280]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	4b42      	ldr	r3, [pc, #264]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	4a41      	ldr	r2, [pc, #260]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bbc:	f043 0301 	orr.w	r3, r3, #1
 8003bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003bc2:	4b3f      	ldr	r3, [pc, #252]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	4b3b      	ldr	r3, [pc, #236]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd6:	4a3a      	ldr	r2, [pc, #232]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bd8:	f043 0310 	orr.w	r3, r3, #16
 8003bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bde:	4b38      	ldr	r3, [pc, #224]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	60bb      	str	r3, [r7, #8]
 8003be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	607b      	str	r3, [r7, #4]
 8003bee:	4b34      	ldr	r3, [pc, #208]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf2:	4a33      	ldr	r2, [pc, #204]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bf4:	f043 0302 	orr.w	r3, r3, #2
 8003bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bfa:	4b31      	ldr	r3, [pc, #196]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	607b      	str	r3, [r7, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c06:	2300      	movs	r3, #0
 8003c08:	603b      	str	r3, [r7, #0]
 8003c0a:	4b2d      	ldr	r3, [pc, #180]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	4a2c      	ldr	r2, [pc, #176]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003c10:	f043 0308 	orr.w	r3, r3, #8
 8003c14:	6313      	str	r3, [r2, #48]	; 0x30
 8003c16:	4b2a      	ldr	r3, [pc, #168]	; (8003cc0 <MX_GPIO_Init+0x140>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	603b      	str	r3, [r7, #0]
 8003c20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LCD_RES_Pin, GPIO_PIN_RESET);
 8003c22:	2200      	movs	r2, #0
 8003c24:	f241 0110 	movw	r1, #4112	; 0x1010
 8003c28:	4826      	ldr	r0, [pc, #152]	; (8003cc4 <MX_GPIO_Init+0x144>)
 8003c2a:	f001 fc29 	bl	8005480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 8003c2e:	2200      	movs	r2, #0
 8003c30:	2128      	movs	r1, #40	; 0x28
 8003c32:	4825      	ldr	r0, [pc, #148]	; (8003cc8 <MX_GPIO_Init+0x148>)
 8003c34:	f001 fc24 	bl	8005480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003c38:	2310      	movs	r3, #16
 8003c3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c40:	2300      	movs	r3, #0
 8003c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c44:	2300      	movs	r3, #0
 8003c46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c48:	f107 0314 	add.w	r3, r7, #20
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	481d      	ldr	r0, [pc, #116]	; (8003cc4 <MX_GPIO_Init+0x144>)
 8003c50:	f001 fa7a 	bl	8005148 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 8003c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c62:	2303      	movs	r3, #3
 8003c64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 8003c66:	f107 0314 	add.w	r3, r7, #20
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4815      	ldr	r0, [pc, #84]	; (8003cc4 <MX_GPIO_Init+0x144>)
 8003c6e:	f001 fa6b 	bl	8005148 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003c72:	2328      	movs	r3, #40	; 0x28
 8003c74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c82:	f107 0314 	add.w	r3, r7, #20
 8003c86:	4619      	mov	r1, r3
 8003c88:	480f      	ldr	r0, [pc, #60]	; (8003cc8 <MX_GPIO_Init+0x148>)
 8003c8a:	f001 fa5d 	bl	8005148 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003c8e:	2310      	movs	r3, #16
 8003c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c92:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c9c:	f107 0314 	add.w	r3, r7, #20
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	4809      	ldr	r0, [pc, #36]	; (8003cc8 <MX_GPIO_Init+0x148>)
 8003ca4:	f001 fa50 	bl	8005148 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003ca8:	2200      	movs	r2, #0
 8003caa:	2100      	movs	r1, #0
 8003cac:	200a      	movs	r0, #10
 8003cae:	f001 f982 	bl	8004fb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003cb2:	200a      	movs	r0, #10
 8003cb4:	f001 f99b 	bl	8004fee <HAL_NVIC_EnableIRQ>

}
 8003cb8:	bf00      	nop
 8003cba:	3728      	adds	r7, #40	; 0x28
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	40023800 	.word	0x40023800
 8003cc4:	40020000 	.word	0x40020000
 8003cc8:	40020400 	.word	0x40020400

08003ccc <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b08e      	sub	sp, #56	; 0x38
 8003cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003cd2:	f107 031c 	add.w	r3, r7, #28
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	605a      	str	r2, [r3, #4]
 8003cdc:	609a      	str	r2, [r3, #8]
 8003cde:	60da      	str	r2, [r3, #12]
 8003ce0:	611a      	str	r2, [r3, #16]
 8003ce2:	615a      	str	r2, [r3, #20]
 8003ce4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8003ce6:	463b      	mov	r3, r7
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	605a      	str	r2, [r3, #4]
 8003cee:	609a      	str	r2, [r3, #8]
 8003cf0:	60da      	str	r2, [r3, #12]
 8003cf2:	611a      	str	r2, [r3, #16]
 8003cf4:	615a      	str	r2, [r3, #20]
 8003cf6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003cf8:	4b2f      	ldr	r3, [pc, #188]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003cfa:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003cfe:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003d00:	4b2d      	ldr	r3, [pc, #180]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d02:	4a2e      	ldr	r2, [pc, #184]	; (8003dbc <MX_FSMC_Init+0xf0>)
 8003d04:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003d06:	4b2c      	ldr	r3, [pc, #176]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003d0c:	4b2a      	ldr	r3, [pc, #168]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003d12:	4b29      	ldr	r3, [pc, #164]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003d18:	4b27      	ldr	r3, [pc, #156]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d1a:	2210      	movs	r2, #16
 8003d1c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003d1e:	4b26      	ldr	r3, [pc, #152]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003d24:	4b24      	ldr	r3, [pc, #144]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003d2a:	4b23      	ldr	r3, [pc, #140]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003d30:	4b21      	ldr	r3, [pc, #132]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003d36:	4b20      	ldr	r3, [pc, #128]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d3c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003d3e:	4b1e      	ldr	r3, [pc, #120]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8003d44:	4b1c      	ldr	r3, [pc, #112]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003d4c:	4b1a      	ldr	r3, [pc, #104]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003d52:	4b19      	ldr	r3, [pc, #100]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8003d58:	4b17      	ldr	r3, [pc, #92]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003d5e:	230f      	movs	r3, #15
 8003d60:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8003d62:	230f      	movs	r3, #15
 8003d64:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 40;
 8003d66:	2328      	movs	r3, #40	; 0x28
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8003d6e:	2310      	movs	r3, #16
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8003d72:	2311      	movs	r3, #17
 8003d74:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003d76:	2300      	movs	r3, #0
 8003d78:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 2;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8003d7e:	230f      	movs	r3, #15
 8003d80:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 4;
 8003d82:	2304      	movs	r3, #4
 8003d84:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8003d8a:	2310      	movs	r3, #16
 8003d8c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8003d8e:	2311      	movs	r3, #17
 8003d90:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8003d92:	2300      	movs	r3, #0
 8003d94:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8003d96:	463a      	mov	r2, r7
 8003d98:	f107 031c 	add.w	r3, r7, #28
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4806      	ldr	r0, [pc, #24]	; (8003db8 <MX_FSMC_Init+0xec>)
 8003da0:	f003 f9ff 	bl	80071a2 <HAL_SRAM_Init>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8003daa:	f000 f809 	bl	8003dc0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003dae:	bf00      	nop
 8003db0:	3738      	adds	r7, #56	; 0x38
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	200021d8 	.word	0x200021d8
 8003dbc:	a0000104 	.word	0xa0000104

08003dc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003dc4:	b672      	cpsid	i
}
 8003dc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003dc8:	e7fe      	b.n	8003dc8 <Error_Handler+0x8>
	...

08003dcc <drawObjectToLcd>:

void drawCharToLcd5x7(int x, int y, int pixelScaling, uint16_t textColor, int useBackground, uint16_t bgColor, char c);
void drawStringToLcd5x7(int x, int y, int pixelScaling, uint16_t textColor, int useBackground, uint16_t bgColor, int hSpacing, int vSpacing, char *string);


int drawObjectToLcd(struct object o, uint8_t *data, int state){
 8003dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003dd0:	b09f      	sub	sp, #124	; 0x7c
 8003dd2:	af06      	add	r7, sp, #24
 8003dd4:	463e      	mov	r6, r7
 8003dd6:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	char objName[30];
	objectTypeToString(o.objectType, objName);
 8003dda:	783b      	ldrb	r3, [r7, #0]
 8003ddc:	f107 0214 	add.w	r2, r7, #20
 8003de0:	4611      	mov	r1, r2
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff f8c0 	bl	8002f68 <objectTypeToString>
		printf("[OV] Error: width or height of object id %d is negative.\n\r", o.objectId);
		return 1;
	}
	*/

	printf("[OV] Drawing %s id %d \n\r", objName, o.objectId);
 8003de8:	887b      	ldrh	r3, [r7, #2]
 8003dea:	461a      	mov	r2, r3
 8003dec:	f107 0314 	add.w	r3, r7, #20
 8003df0:	4619      	mov	r1, r3
 8003df2:	48a2      	ldr	r0, [pc, #648]	; (800407c <drawObjectToLcd+0x2b0>)
 8003df4:	f005 f8da 	bl	8008fac <iprintf>

	if(o.objectType == rectangle){
 8003df8:	783b      	ldrb	r3, [r7, #0]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d122      	bne.n	8003e44 <drawObjectToLcd+0x78>
		uint16_t color = BLACK;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
		if(o.dataLen<2){
 8003e04:	89bb      	ldrh	r3, [r7, #12]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d805      	bhi.n	8003e16 <drawObjectToLcd+0x4a>
			printf("[OV] Warning: missing color byte in object id %d! Falling back on black. \n\r", o.objectId);
 8003e0a:	887b      	ldrh	r3, [r7, #2]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	489c      	ldr	r0, [pc, #624]	; (8004080 <drawObjectToLcd+0x2b4>)
 8003e10:	f005 f8cc 	bl	8008fac <iprintf>
 8003e14:	e004      	b.n	8003e20 <drawObjectToLcd+0x54>
		}
		else{
			color = *((uint16_t *) data);
 8003e16:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e1a:	881b      	ldrh	r3, [r3, #0]
 8003e1c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
		}
		LCD_fillRect(o.xstart, o.ystart, (o.xend - o.xstart), (o.yend - o.ystart), color);
 8003e20:	88b8      	ldrh	r0, [r7, #4]
 8003e22:	88f9      	ldrh	r1, [r7, #6]
 8003e24:	893a      	ldrh	r2, [r7, #8]
 8003e26:	88bb      	ldrh	r3, [r7, #4]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	b29c      	uxth	r4, r3
 8003e2c:	897a      	ldrh	r2, [r7, #10]
 8003e2e:	88fb      	ldrh	r3, [r7, #6]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	f7fc febd 	bl	8000bbc <LCD_fillRect>
 8003e42:	e115      	b.n	8004070 <drawObjectToLcd+0x2a4>
	}
	else if(o.objectType == bitmap){
 8003e44:	783b      	ldrb	r3, [r7, #0]
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d156      	bne.n	8003ef8 <drawObjectToLcd+0x12c>
		uint16_t xpos = o.xstart;
 8003e4a:	88bb      	ldrh	r3, [r7, #4]
 8003e4c:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		uint16_t ypos = o.ystart;
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		if(o.dataLen < (o.xend - o.xstart)*(o.yend - o.ystart)){
 8003e56:	89bb      	ldrh	r3, [r7, #12]
 8003e58:	4619      	mov	r1, r3
 8003e5a:	893b      	ldrh	r3, [r7, #8]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	88bb      	ldrh	r3, [r7, #4]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	897a      	ldrh	r2, [r7, #10]
 8003e64:	4610      	mov	r0, r2
 8003e66:	88fa      	ldrh	r2, [r7, #6]
 8003e68:	1a82      	subs	r2, r0, r2
 8003e6a:	fb02 f303 	mul.w	r3, r2, r3
 8003e6e:	4299      	cmp	r1, r3
 8003e70:	da11      	bge.n	8003e96 <drawObjectToLcd+0xca>
			printf("[OV] Error: %d pixel bytes needed for bitmap id %d but only got %d. \n\r", (o.xend - o.xstart)*(o.yend - o.ystart), o.objectId, o.dataLen);
 8003e72:	893b      	ldrh	r3, [r7, #8]
 8003e74:	461a      	mov	r2, r3
 8003e76:	88bb      	ldrh	r3, [r7, #4]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	897a      	ldrh	r2, [r7, #10]
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	88fa      	ldrh	r2, [r7, #6]
 8003e80:	1a8a      	subs	r2, r1, r2
 8003e82:	fb02 f103 	mul.w	r1, r2, r3
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	89bb      	ldrh	r3, [r7, #12]
 8003e8c:	487d      	ldr	r0, [pc, #500]	; (8004084 <drawObjectToLcd+0x2b8>)
 8003e8e:	f005 f88d 	bl	8008fac <iprintf>
			return 2;
 8003e92:	2302      	movs	r3, #2
 8003e94:	e0ed      	b.n	8004072 <drawObjectToLcd+0x2a6>
		}
		uint16_t *colorArray = (uint16_t *) data;
 8003e96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e9a:	637b      	str	r3, [r7, #52]	; 0x34
		uint32_t dataIndex = 0;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	657b      	str	r3, [r7, #84]	; 0x54
		while(1){
			uint16_t color = *(colorArray + dataIndex);
 8003ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ea6:	4413      	add	r3, r2
 8003ea8:	881b      	ldrh	r3, [r3, #0]
 8003eaa:	867b      	strh	r3, [r7, #50]	; 0x32
			dataIndex++;
 8003eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eae:	3301      	adds	r3, #1
 8003eb0:	657b      	str	r3, [r7, #84]	; 0x54
			LCD_fillRect(xpos, ypos, 1, 1, color);
 8003eb2:	f8b7 105e 	ldrh.w	r1, [r7, #94]	; 0x5e
 8003eb6:	f8b7 005c 	ldrh.w	r0, [r7, #92]	; 0x5c
 8003eba:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f7fc fe7b 	bl	8000bbc <LCD_fillRect>
			xpos++;
 8003ec6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003eca:	3301      	adds	r3, #1
 8003ecc:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			if(xpos>o.xend){
 8003ed0:	893b      	ldrh	r3, [r7, #8]
 8003ed2:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d9e2      	bls.n	8003ea0 <drawObjectToLcd+0xd4>
				xpos = o.xstart;
 8003eda:	88bb      	ldrh	r3, [r7, #4]
 8003edc:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
				ypos++;
 8003ee0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
				if(ypos>o.yend){
 8003eea:	897b      	ldrh	r3, [r7, #10]
 8003eec:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	f200 80bc 	bhi.w	800406e <drawObjectToLcd+0x2a2>
		while(1){
 8003ef6:	e7d3      	b.n	8003ea0 <drawObjectToLcd+0xd4>
					break;
				}
			}
		}
	}
	else if(o.objectType==label){
 8003ef8:	783b      	ldrb	r3, [r7, #0]
 8003efa:	2b03      	cmp	r3, #3
 8003efc:	f040 80af 	bne.w	800405e <drawObjectToLcd+0x292>
 8003f00:	466b      	mov	r3, sp
 8003f02:	461e      	mov	r6, r3
		int expectedChars = o.dataLen - 8;
 8003f04:	89bb      	ldrh	r3, [r7, #12]
 8003f06:	3b08      	subs	r3, #8
 8003f08:	64bb      	str	r3, [r7, #72]	; 0x48
		if(expectedChars < 0){
 8003f0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	da07      	bge.n	8003f20 <drawObjectToLcd+0x154>
			printf("[OV] Error: Too few data bytes to draw string id %d. \n\r", o.objectId);
 8003f10:	887b      	ldrh	r3, [r7, #2]
 8003f12:	4619      	mov	r1, r3
 8003f14:	485c      	ldr	r0, [pc, #368]	; (8004088 <drawObjectToLcd+0x2bc>)
 8003f16:	f005 f849 	bl	8008fac <iprintf>
			return 3;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	46b5      	mov	sp, r6
 8003f1e:	e0a8      	b.n	8004072 <drawObjectToLcd+0x2a6>
		}
		int dIndex = 0;
 8003f20:	2300      	movs	r3, #0
 8003f22:	653b      	str	r3, [r7, #80]	; 0x50
		uint8_t pixelScaling = *((uint8_t *) (data + dIndex++));
 8003f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	653a      	str	r2, [r7, #80]	; 0x50
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f30:	4413      	add	r3, r2
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		uint8_t hSpace = *((uint8_t *) (data + dIndex++));
 8003f38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	653a      	str	r2, [r7, #80]	; 0x50
 8003f3e:	461a      	mov	r2, r3
 8003f40:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f44:	4413      	add	r3, r2
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		uint8_t vSpace = *((uint8_t *) (data + dIndex++));
 8003f4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	653a      	str	r2, [r7, #80]	; 0x50
 8003f52:	461a      	mov	r2, r3
 8003f54:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f58:	4413      	add	r3, r2
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
		uint8_t useBg = *((uint8_t *) (data + dIndex++));
 8003f60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	653a      	str	r2, [r7, #80]	; 0x50
 8003f66:	461a      	mov	r2, r3
 8003f68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f6c:	4413      	add	r3, r2
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
		uint16_t textColor = *((uint16_t *) (data + dIndex));
 8003f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003f7a:	4413      	add	r3, r2
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		dIndex += 2;
 8003f82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f84:	3302      	adds	r3, #2
 8003f86:	653b      	str	r3, [r7, #80]	; 0x50
		uint16_t bgColor = *((uint16_t *) (data + dIndex));
 8003f88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003f8e:	4413      	add	r3, r2
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		dIndex += 2;
 8003f96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f98:	3302      	adds	r3, #2
 8003f9a:	653b      	str	r3, [r7, #80]	; 0x50

		char labelString[expectedChars + 1];
 8003f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f9e:	1c59      	adds	r1, r3, #1
 8003fa0:	1e4b      	subs	r3, r1, #1
 8003fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fa4:	460a      	mov	r2, r1
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	4690      	mov	r8, r2
 8003faa:	4699      	mov	r9, r3
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fb8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fbc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fc0:	460a      	mov	r2, r1
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	461d      	mov	r5, r3
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	00eb      	lsls	r3, r5, #3
 8003fd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fd6:	00e2      	lsls	r2, r4, #3
 8003fd8:	460b      	mov	r3, r1
 8003fda:	3307      	adds	r3, #7
 8003fdc:	08db      	lsrs	r3, r3, #3
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	ebad 0d03 	sub.w	sp, sp, r3
 8003fe4:	ab06      	add	r3, sp, #24
 8003fe6:	3300      	adds	r3, #0
 8003fe8:	63bb      	str	r3, [r7, #56]	; 0x38
		int i;
		for(i = 0; i<expectedChars;i++){
 8003fea:	2300      	movs	r3, #0
 8003fec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fee:	e00f      	b.n	8004010 <drawObjectToLcd+0x244>
			labelString[i] = *((uint8_t *) (data + dIndex++));
 8003ff0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	653a      	str	r2, [r7, #80]	; 0x50
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ffc:	4413      	add	r3, r2
 8003ffe:	7819      	ldrb	r1, [r3, #0]
 8004000:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004004:	4413      	add	r3, r2
 8004006:	460a      	mov	r2, r1
 8004008:	701a      	strb	r2, [r3, #0]
		for(i = 0; i<expectedChars;i++){
 800400a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800400c:	3301      	adds	r3, #1
 800400e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004010:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004014:	429a      	cmp	r2, r3
 8004016:	dbeb      	blt.n	8003ff0 <drawObjectToLcd+0x224>
		}
		labelString[expectedChars] = 0;
 8004018:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800401a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800401c:	4413      	add	r3, r2
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
		drawStringToLcd5x7(o.xstart, o.ystart, pixelScaling, textColor, useBg, bgColor, hSpace, vSpace, labelString);
 8004022:	88bb      	ldrh	r3, [r7, #4]
 8004024:	469c      	mov	ip, r3
 8004026:	88fb      	ldrh	r3, [r7, #6]
 8004028:	469e      	mov	lr, r3
 800402a:	f897 4047 	ldrb.w	r4, [r7, #71]	; 0x47
 800402e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8004032:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8004036:	f897 1045 	ldrb.w	r1, [r7, #69]	; 0x45
 800403a:	f8b7 5042 	ldrh.w	r5, [r7, #66]	; 0x42
 800403e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004040:	9004      	str	r0, [sp, #16]
 8004042:	9103      	str	r1, [sp, #12]
 8004044:	9202      	str	r2, [sp, #8]
 8004046:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800404a:	9201      	str	r2, [sp, #4]
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	462b      	mov	r3, r5
 8004050:	4622      	mov	r2, r4
 8004052:	4671      	mov	r1, lr
 8004054:	4660      	mov	r0, ip
 8004056:	f000 f81b 	bl	8004090 <drawStringToLcd5x7>
 800405a:	46b5      	mov	sp, r6
 800405c:	e008      	b.n	8004070 <drawObjectToLcd+0x2a4>
	}
	else{
		printf("[OV] Error: drawObjectToLcd() not implemented for object type [%s]. \n\r", objName);
 800405e:	f107 0314 	add.w	r3, r7, #20
 8004062:	4619      	mov	r1, r3
 8004064:	4809      	ldr	r0, [pc, #36]	; (800408c <drawObjectToLcd+0x2c0>)
 8004066:	f004 ffa1 	bl	8008fac <iprintf>
		return 100;
 800406a:	2364      	movs	r3, #100	; 0x64
 800406c:	e001      	b.n	8004072 <drawObjectToLcd+0x2a6>
					break;
 800406e:	bf00      	nop
	}
	return 0;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3764      	adds	r7, #100	; 0x64
 8004076:	46bd      	mov	sp, r7
 8004078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800407c:	0800a72c 	.word	0x0800a72c
 8004080:	0800a748 	.word	0x0800a748
 8004084:	0800a794 	.word	0x0800a794
 8004088:	0800a7dc 	.word	0x0800a7dc
 800408c:	0800a814 	.word	0x0800a814

08004090 <drawStringToLcd5x7>:
 * (example - if pixelscaling == 5, a single char will occupy 25x35 pixels on the LCD). If useBackground is 1, then
 * background of chars will be filled with bgColor, otherwise, it will be left as-is.
 * hSpacing and vSpacing define the horizontal and vertical separation of chars in lcd pixels (independent of pixelScaling).
 * Newlines in string are treated as newline + cariiage return.
 */
void drawStringToLcd5x7(int x, int y, int pixelScaling, uint16_t textColor, int useBackground, uint16_t bgColor, int hSpacing, int vSpacing, char *string){
 8004090:	b580      	push	{r7, lr}
 8004092:	b08c      	sub	sp, #48	; 0x30
 8004094:	af04      	add	r7, sp, #16
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	807b      	strh	r3, [r7, #2]

	uint16_t charX = x;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	83fb      	strh	r3, [r7, #30]
	uint16_t charY = y;
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	83bb      	strh	r3, [r7, #28]

	int strIndex = 0;
 80040a6:	2300      	movs	r3, #0
 80040a8:	61bb      	str	r3, [r7, #24]
	while(1){
		char c = *(string + strIndex++);
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	1c5a      	adds	r2, r3, #1
 80040ae:	61ba      	str	r2, [r7, #24]
 80040b0:	461a      	mov	r2, r3
 80040b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b4:	4413      	add	r3, r2
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	75fb      	strb	r3, [r7, #23]
		if(c==0){
 80040ba:	7dfb      	ldrb	r3, [r7, #23]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d03d      	beq.n	800413c <drawStringToLcd5x7+0xac>
			break;
		}
		else if(c=='\r'){ //probably not needed, but just in case
 80040c0:	7dfb      	ldrb	r3, [r7, #23]
 80040c2:	2b0d      	cmp	r3, #13
 80040c4:	d102      	bne.n	80040cc <drawStringToLcd5x7+0x3c>
			charX = x;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	83fb      	strh	r3, [r7, #30]
 80040ca:	e7ee      	b.n	80040aa <drawStringToLcd5x7+0x1a>
		}
		else if(c == '\n'){
 80040cc:	7dfb      	ldrb	r3, [r7, #23]
 80040ce:	2b0a      	cmp	r3, #10
 80040d0:	d10f      	bne.n	80040f2 <drawStringToLcd5x7+0x62>
			charX = x;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	83fb      	strh	r3, [r7, #30]
			charY += 7*pixelScaling + vSpacing;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	461a      	mov	r2, r3
 80040dc:	00d2      	lsls	r2, r2, #3
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	4413      	add	r3, r2
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	8bbb      	ldrh	r3, [r7, #28]
 80040ec:	4413      	add	r3, r2
 80040ee:	83bb      	strh	r3, [r7, #28]
 80040f0:	e7db      	b.n	80040aa <drawStringToLcd5x7+0x1a>
		}
		else{ //normal character, presumably.
			if(charY > LCD_PIXEL_HEIGHT){
 80040f2:	8bbb      	ldrh	r3, [r7, #28]
 80040f4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80040f8:	d822      	bhi.n	8004140 <drawStringToLcd5x7+0xb0>
				break;
			}
			if(charX > LCD_PIXEL_WIDTH){
 80040fa:	8bfb      	ldrh	r3, [r7, #30]
 80040fc:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004100:	d81a      	bhi.n	8004138 <drawStringToLcd5x7+0xa8>
				continue; //because there might be a newline later in string
			}
			drawCharToLcd5x7(charX, charY, pixelScaling, textColor, useBackground, bgColor, c);
 8004102:	8bf8      	ldrh	r0, [r7, #30]
 8004104:	8bb9      	ldrh	r1, [r7, #28]
 8004106:	887a      	ldrh	r2, [r7, #2]
 8004108:	7dfb      	ldrb	r3, [r7, #23]
 800410a:	9302      	str	r3, [sp, #8]
 800410c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800410e:	9301      	str	r3, [sp, #4]
 8004110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	4613      	mov	r3, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	f000 f818 	bl	800414c <drawCharToLcd5x7>
			charX += 5*pixelScaling + hSpacing;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	b29b      	uxth	r3, r3
 8004120:	461a      	mov	r2, r3
 8004122:	0092      	lsls	r2, r2, #2
 8004124:	4413      	add	r3, r2
 8004126:	b29a      	uxth	r2, r3
 8004128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412a:	b29b      	uxth	r3, r3
 800412c:	4413      	add	r3, r2
 800412e:	b29a      	uxth	r2, r3
 8004130:	8bfb      	ldrh	r3, [r7, #30]
 8004132:	4413      	add	r3, r2
 8004134:	83fb      	strh	r3, [r7, #30]
 8004136:	e7b8      	b.n	80040aa <drawStringToLcd5x7+0x1a>
				continue; //because there might be a newline later in string
 8004138:	bf00      	nop
	while(1){
 800413a:	e7b6      	b.n	80040aa <drawStringToLcd5x7+0x1a>
			break;
 800413c:	bf00      	nop
 800413e:	e000      	b.n	8004142 <drawStringToLcd5x7+0xb2>
				break;
 8004140:	bf00      	nop
		}
	}

}
 8004142:	bf00      	nop
 8004144:	3720      	adds	r7, #32
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
	...

0800414c <drawCharToLcd5x7>:

void drawCharToLcd5x7(int x, int y, int pixelScaling, uint16_t textColor, int useBackground, uint16_t bgColor, char c){
 800414c:	b590      	push	{r4, r7, lr}
 800414e:	b08f      	sub	sp, #60	; 0x3c
 8004150:	af02      	add	r7, sp, #8
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	807b      	strh	r3, [r7, #2]
	int ascii = (int) c;
 800415a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800415e:	61fb      	str	r3, [r7, #28]
	char *charFont = font5x7 + (5*ascii);
 8004160:	69fa      	ldr	r2, [r7, #28]
 8004162:	4613      	mov	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4413      	add	r3, r2
 8004168:	461a      	mov	r2, r3
 800416a:	4b41      	ldr	r3, [pc, #260]	; (8004270 <drawCharToLcd5x7+0x124>)
 800416c:	4413      	add	r3, r2
 800416e:	61bb      	str	r3, [r7, #24]
	int i;
	//printf("Drawing char %c @ [%d, %d] \n\r", c, x, y);

	//font is stored as columns!
	int column, row;
	for(column = 0; column < 5; column++){
 8004170:	2300      	movs	r3, #0
 8004172:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004174:	e074      	b.n	8004260 <drawCharToLcd5x7+0x114>
		uint8_t columnByte = *(charFont + column);
 8004176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	4413      	add	r3, r2
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	75fb      	strb	r3, [r7, #23]
		uint8_t mask = 0x01;
 8004180:	2301      	movs	r3, #1
 8004182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		for(row = 0; row < 7; row++){
 8004186:	2300      	movs	r3, #0
 8004188:	62bb      	str	r3, [r7, #40]	; 0x28
 800418a:	e063      	b.n	8004254 <drawCharToLcd5x7+0x108>
			uint16_t pixelColor = bgColor;
 800418c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004190:	84bb      	strh	r3, [r7, #36]	; 0x24
			if(columnByte & mask){
 8004192:	7dfa      	ldrb	r2, [r7, #23]
 8004194:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004198:	4013      	ands	r3, r2
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d002      	beq.n	80041a6 <drawCharToLcd5x7+0x5a>
				pixelColor = textColor;
 80041a0:	887b      	ldrh	r3, [r7, #2]
 80041a2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80041a4:	e008      	b.n	80041b8 <drawCharToLcd5x7+0x6c>
			}
			else{
				if(!useBackground){
 80041a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d105      	bne.n	80041b8 <drawCharToLcd5x7+0x6c>
					mask = mask << 1;
 80041ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					continue;
 80041b6:	e04a      	b.n	800424e <drawCharToLcd5x7+0x102>
				}
			}

			uint16_t pixel_x_1 = x + pixelScaling*column;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041be:	b29b      	uxth	r3, r3
 80041c0:	fb12 f303 	smulbb	r3, r2, r3
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	4413      	add	r3, r2
 80041cc:	82bb      	strh	r3, [r7, #20]
			uint16_t pixel_y_1 = y + pixelScaling*row;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	fb12 f303 	smulbb	r3, r2, r3
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	b29b      	uxth	r3, r3
 80041e0:	4413      	add	r3, r2
 80041e2:	827b      	strh	r3, [r7, #18]
			uint16_t pixel_x_2 = pixel_x_1 + pixelScaling;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	8abb      	ldrh	r3, [r7, #20]
 80041ea:	4413      	add	r3, r2
 80041ec:	847b      	strh	r3, [r7, #34]	; 0x22
			uint16_t pixel_y_2 = pixel_y_1 + pixelScaling;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	8a7b      	ldrh	r3, [r7, #18]
 80041f4:	4413      	add	r3, r2
 80041f6:	843b      	strh	r3, [r7, #32]

			if(pixel_x_1 >= LCD_PIXEL_WIDTH || pixel_y_1 >= LCD_PIXEL_HEIGHT){
 80041f8:	8abb      	ldrh	r3, [r7, #20]
 80041fa:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80041fe:	d22c      	bcs.n	800425a <drawCharToLcd5x7+0x10e>
 8004200:	8a7b      	ldrh	r3, [r7, #18]
 8004202:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004206:	d228      	bcs.n	800425a <drawCharToLcd5x7+0x10e>
				break;
			}

			if(pixel_x_2 >= LCD_PIXEL_WIDTH){
 8004208:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800420a:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800420e:	d302      	bcc.n	8004216 <drawCharToLcd5x7+0xca>
				pixel_x_2 = LCD_PIXEL_WIDTH - 1;
 8004210:	f240 13df 	movw	r3, #479	; 0x1df
 8004214:	847b      	strh	r3, [r7, #34]	; 0x22
			}
			if(pixel_y_2 >= LCD_PIXEL_HEIGHT){
 8004216:	8c3b      	ldrh	r3, [r7, #32]
 8004218:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800421c:	d302      	bcc.n	8004224 <drawCharToLcd5x7+0xd8>
				pixel_y_2 = LCD_PIXEL_HEIGHT - 1;
 800421e:	f240 133f 	movw	r3, #319	; 0x13f
 8004222:	843b      	strh	r3, [r7, #32]
			}

			LCD_fillRect(pixel_x_1, pixel_y_1, pixel_x_2-pixel_x_1, pixel_y_2 - pixel_y_1, pixelColor);
 8004224:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004226:	8abb      	ldrh	r3, [r7, #20]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	b29c      	uxth	r4, r3
 800422c:	8c3a      	ldrh	r2, [r7, #32]
 800422e:	8a7b      	ldrh	r3, [r7, #18]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	b29a      	uxth	r2, r3
 8004234:	8a79      	ldrh	r1, [r7, #18]
 8004236:	8ab8      	ldrh	r0, [r7, #20]
 8004238:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	4613      	mov	r3, r2
 800423e:	4622      	mov	r2, r4
 8004240:	f7fc fcbc 	bl	8000bbc <LCD_fillRect>
			mask = mask << 1;
 8004244:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		for(row = 0; row < 7; row++){
 800424e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004250:	3301      	adds	r3, #1
 8004252:	62bb      	str	r3, [r7, #40]	; 0x28
 8004254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004256:	2b06      	cmp	r3, #6
 8004258:	dd98      	ble.n	800418c <drawCharToLcd5x7+0x40>
	for(column = 0; column < 5; column++){
 800425a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425c:	3301      	adds	r3, #1
 800425e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004262:	2b04      	cmp	r3, #4
 8004264:	dd87      	ble.n	8004176 <drawCharToLcd5x7+0x2a>
		}
	}

}
 8004266:	bf00      	nop
 8004268:	bf00      	nop
 800426a:	3734      	adds	r7, #52	; 0x34
 800426c:	46bd      	mov	sp, r7
 800426e:	bd90      	pop	{r4, r7, pc}
 8004270:	0800a860 	.word	0x0800a860

08004274 <SPI1_Transfer>:
#include <stm32f4xx_hal_gpio.h>
#include <stdio.h>


uint8_t SPI1_Transfer(uint8_t data)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
	SPI_TypeDef *SPI1inst = hspi1.Instance;
 800427e:	4b12      	ldr	r3, [pc, #72]	; (80042c8 <SPI1_Transfer+0x54>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	60fb      	str	r3, [r7, #12]
    SPI1inst->DR = data;
 8004284:	79fa      	ldrb	r2, [r7, #7]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	60da      	str	r2, [r3, #12]
    while (!(SPI1inst->SR & (SPI_FLAG_TXE)));
 800428a:	bf00      	nop
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f9      	beq.n	800428c <SPI1_Transfer+0x18>
    while (!(SPI1inst->SR & (SPI_FLAG_RXNE)));
 8004298:	bf00      	nop
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d0f9      	beq.n	800429a <SPI1_Transfer+0x26>
    while (SPI1inst->SR & (SPI_FLAG_BSY));
 80042a6:	bf00      	nop
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1f9      	bne.n	80042a8 <SPI1_Transfer+0x34>
    return SPI1inst->DR;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	b2db      	uxtb	r3, r3
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3714      	adds	r7, #20
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	200020b0 	.word	0x200020b0

080042cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
 80042d6:	4b10      	ldr	r3, [pc, #64]	; (8004318 <HAL_MspInit+0x4c>)
 80042d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042da:	4a0f      	ldr	r2, [pc, #60]	; (8004318 <HAL_MspInit+0x4c>)
 80042dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042e0:	6453      	str	r3, [r2, #68]	; 0x44
 80042e2:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <HAL_MspInit+0x4c>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ea:	607b      	str	r3, [r7, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	603b      	str	r3, [r7, #0]
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <HAL_MspInit+0x4c>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	4a08      	ldr	r2, [pc, #32]	; (8004318 <HAL_MspInit+0x4c>)
 80042f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042fc:	6413      	str	r3, [r2, #64]	; 0x40
 80042fe:	4b06      	ldr	r3, [pc, #24]	; (8004318 <HAL_MspInit+0x4c>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40023800 	.word	0x40023800

0800431c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08a      	sub	sp, #40	; 0x28
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004324:	f107 0314 	add.w	r3, r7, #20
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	605a      	str	r2, [r3, #4]
 800432e:	609a      	str	r2, [r3, #8]
 8004330:	60da      	str	r2, [r3, #12]
 8004332:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a19      	ldr	r2, [pc, #100]	; (80043a0 <HAL_I2C_MspInit+0x84>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d12b      	bne.n	8004396 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800433e:	2300      	movs	r3, #0
 8004340:	613b      	str	r3, [r7, #16]
 8004342:	4b18      	ldr	r3, [pc, #96]	; (80043a4 <HAL_I2C_MspInit+0x88>)
 8004344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004346:	4a17      	ldr	r2, [pc, #92]	; (80043a4 <HAL_I2C_MspInit+0x88>)
 8004348:	f043 0302 	orr.w	r3, r3, #2
 800434c:	6313      	str	r3, [r2, #48]	; 0x30
 800434e:	4b15      	ldr	r3, [pc, #84]	; (80043a4 <HAL_I2C_MspInit+0x88>)
 8004350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	613b      	str	r3, [r7, #16]
 8004358:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800435a:	23c0      	movs	r3, #192	; 0xc0
 800435c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800435e:	2312      	movs	r3, #18
 8004360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004362:	2301      	movs	r3, #1
 8004364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004366:	2303      	movs	r3, #3
 8004368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800436a:	2304      	movs	r3, #4
 800436c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800436e:	f107 0314 	add.w	r3, r7, #20
 8004372:	4619      	mov	r1, r3
 8004374:	480c      	ldr	r0, [pc, #48]	; (80043a8 <HAL_I2C_MspInit+0x8c>)
 8004376:	f000 fee7 	bl	8005148 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
 800437e:	4b09      	ldr	r3, [pc, #36]	; (80043a4 <HAL_I2C_MspInit+0x88>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	4a08      	ldr	r2, [pc, #32]	; (80043a4 <HAL_I2C_MspInit+0x88>)
 8004384:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004388:	6413      	str	r3, [r2, #64]	; 0x40
 800438a:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <HAL_I2C_MspInit+0x88>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004396:	bf00      	nop
 8004398:	3728      	adds	r7, #40	; 0x28
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	40005400 	.word	0x40005400
 80043a4:	40023800 	.word	0x40023800
 80043a8:	40020400 	.word	0x40020400

080043ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08a      	sub	sp, #40	; 0x28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043b4:	f107 0314 	add.w	r3, r7, #20
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	609a      	str	r2, [r3, #8]
 80043c0:	60da      	str	r2, [r3, #12]
 80043c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a19      	ldr	r2, [pc, #100]	; (8004430 <HAL_SPI_MspInit+0x84>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d12b      	bne.n	8004426 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043ce:	2300      	movs	r3, #0
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	4b18      	ldr	r3, [pc, #96]	; (8004434 <HAL_SPI_MspInit+0x88>)
 80043d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d6:	4a17      	ldr	r2, [pc, #92]	; (8004434 <HAL_SPI_MspInit+0x88>)
 80043d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043dc:	6453      	str	r3, [r2, #68]	; 0x44
 80043de:	4b15      	ldr	r3, [pc, #84]	; (8004434 <HAL_SPI_MspInit+0x88>)
 80043e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043e6:	613b      	str	r3, [r7, #16]
 80043e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ea:	2300      	movs	r3, #0
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	4b11      	ldr	r3, [pc, #68]	; (8004434 <HAL_SPI_MspInit+0x88>)
 80043f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f2:	4a10      	ldr	r2, [pc, #64]	; (8004434 <HAL_SPI_MspInit+0x88>)
 80043f4:	f043 0301 	orr.w	r3, r3, #1
 80043f8:	6313      	str	r3, [r2, #48]	; 0x30
 80043fa:	4b0e      	ldr	r3, [pc, #56]	; (8004434 <HAL_SPI_MspInit+0x88>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	60fb      	str	r3, [r7, #12]
 8004404:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004406:	23e0      	movs	r3, #224	; 0xe0
 8004408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800440a:	2302      	movs	r3, #2
 800440c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440e:	2300      	movs	r3, #0
 8004410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004412:	2303      	movs	r3, #3
 8004414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004416:	2305      	movs	r3, #5
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800441a:	f107 0314 	add.w	r3, r7, #20
 800441e:	4619      	mov	r1, r3
 8004420:	4805      	ldr	r0, [pc, #20]	; (8004438 <HAL_SPI_MspInit+0x8c>)
 8004422:	f000 fe91 	bl	8005148 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004426:	bf00      	nop
 8004428:	3728      	adds	r7, #40	; 0x28
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40013000 	.word	0x40013000
 8004434:	40023800 	.word	0x40023800
 8004438:	40020000 	.word	0x40020000

0800443c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a0b      	ldr	r2, [pc, #44]	; (8004478 <HAL_TIM_PWM_MspInit+0x3c>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d10d      	bne.n	800446a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	4b0a      	ldr	r3, [pc, #40]	; (800447c <HAL_TIM_PWM_MspInit+0x40>)
 8004454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004456:	4a09      	ldr	r2, [pc, #36]	; (800447c <HAL_TIM_PWM_MspInit+0x40>)
 8004458:	f043 0301 	orr.w	r3, r3, #1
 800445c:	6453      	str	r3, [r2, #68]	; 0x44
 800445e:	4b07      	ldr	r3, [pc, #28]	; (800447c <HAL_TIM_PWM_MspInit+0x40>)
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	60fb      	str	r3, [r7, #12]
 8004468:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800446a:	bf00      	nop
 800446c:	3714      	adds	r7, #20
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40010000 	.word	0x40010000
 800447c:	40023800 	.word	0x40023800

08004480 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	f107 030c 	add.w	r3, r7, #12
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	605a      	str	r2, [r3, #4]
 8004492:	609a      	str	r2, [r3, #8]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a12      	ldr	r2, [pc, #72]	; (80044e8 <HAL_TIM_MspPostInit+0x68>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d11e      	bne.n	80044e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a2:	2300      	movs	r3, #0
 80044a4:	60bb      	str	r3, [r7, #8]
 80044a6:	4b11      	ldr	r3, [pc, #68]	; (80044ec <HAL_TIM_MspPostInit+0x6c>)
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	4a10      	ldr	r2, [pc, #64]	; (80044ec <HAL_TIM_MspPostInit+0x6c>)
 80044ac:	f043 0301 	orr.w	r3, r3, #1
 80044b0:	6313      	str	r3, [r2, #48]	; 0x30
 80044b2:	4b0e      	ldr	r3, [pc, #56]	; (80044ec <HAL_TIM_MspPostInit+0x6c>)
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	60bb      	str	r3, [r7, #8]
 80044bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LCD_BL_Pin;
 80044be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c4:	2302      	movs	r3, #2
 80044c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044cc:	2300      	movs	r3, #0
 80044ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044d0:	2301      	movs	r3, #1
 80044d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80044d4:	f107 030c 	add.w	r3, r7, #12
 80044d8:	4619      	mov	r1, r3
 80044da:	4805      	ldr	r0, [pc, #20]	; (80044f0 <HAL_TIM_MspPostInit+0x70>)
 80044dc:	f000 fe34 	bl	8005148 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80044e0:	bf00      	nop
 80044e2:	3720      	adds	r7, #32
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40010000 	.word	0x40010000
 80044ec:	40023800 	.word	0x40023800
 80044f0:	40020000 	.word	0x40020000

080044f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b08c      	sub	sp, #48	; 0x30
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fc:	f107 031c 	add.w	r3, r7, #28
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	609a      	str	r2, [r3, #8]
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a3a      	ldr	r2, [pc, #232]	; (80045fc <HAL_UART_MspInit+0x108>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d135      	bne.n	8004582 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004516:	2300      	movs	r3, #0
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	4b39      	ldr	r3, [pc, #228]	; (8004600 <HAL_UART_MspInit+0x10c>)
 800451c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800451e:	4a38      	ldr	r2, [pc, #224]	; (8004600 <HAL_UART_MspInit+0x10c>)
 8004520:	f043 0310 	orr.w	r3, r3, #16
 8004524:	6453      	str	r3, [r2, #68]	; 0x44
 8004526:	4b36      	ldr	r3, [pc, #216]	; (8004600 <HAL_UART_MspInit+0x10c>)
 8004528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	61bb      	str	r3, [r7, #24]
 8004530:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	4b32      	ldr	r3, [pc, #200]	; (8004600 <HAL_UART_MspInit+0x10c>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453a:	4a31      	ldr	r2, [pc, #196]	; (8004600 <HAL_UART_MspInit+0x10c>)
 800453c:	f043 0301 	orr.w	r3, r3, #1
 8004540:	6313      	str	r3, [r2, #48]	; 0x30
 8004542:	4b2f      	ldr	r3, [pc, #188]	; (8004600 <HAL_UART_MspInit+0x10c>)
 8004544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	617b      	str	r3, [r7, #20]
 800454c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800454e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004554:	2302      	movs	r3, #2
 8004556:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004558:	2300      	movs	r3, #0
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800455c:	2303      	movs	r3, #3
 800455e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004560:	2307      	movs	r3, #7
 8004562:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004564:	f107 031c 	add.w	r3, r7, #28
 8004568:	4619      	mov	r1, r3
 800456a:	4826      	ldr	r0, [pc, #152]	; (8004604 <HAL_UART_MspInit+0x110>)
 800456c:	f000 fdec 	bl	8005148 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004570:	2200      	movs	r2, #0
 8004572:	2100      	movs	r1, #0
 8004574:	2025      	movs	r0, #37	; 0x25
 8004576:	f000 fd1e 	bl	8004fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800457a:	2025      	movs	r0, #37	; 0x25
 800457c:	f000 fd37 	bl	8004fee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004580:	e038      	b.n	80045f4 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a20      	ldr	r2, [pc, #128]	; (8004608 <HAL_UART_MspInit+0x114>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d133      	bne.n	80045f4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800458c:	2300      	movs	r3, #0
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	4b1b      	ldr	r3, [pc, #108]	; (8004600 <HAL_UART_MspInit+0x10c>)
 8004592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004594:	4a1a      	ldr	r2, [pc, #104]	; (8004600 <HAL_UART_MspInit+0x10c>)
 8004596:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800459a:	6413      	str	r3, [r2, #64]	; 0x40
 800459c:	4b18      	ldr	r3, [pc, #96]	; (8004600 <HAL_UART_MspInit+0x10c>)
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a4:	613b      	str	r3, [r7, #16]
 80045a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045a8:	2300      	movs	r3, #0
 80045aa:	60fb      	str	r3, [r7, #12]
 80045ac:	4b14      	ldr	r3, [pc, #80]	; (8004600 <HAL_UART_MspInit+0x10c>)
 80045ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b0:	4a13      	ldr	r2, [pc, #76]	; (8004600 <HAL_UART_MspInit+0x10c>)
 80045b2:	f043 0301 	orr.w	r3, r3, #1
 80045b6:	6313      	str	r3, [r2, #48]	; 0x30
 80045b8:	4b11      	ldr	r3, [pc, #68]	; (8004600 <HAL_UART_MspInit+0x10c>)
 80045ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80045c4:	230c      	movs	r3, #12
 80045c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c8:	2302      	movs	r3, #2
 80045ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045cc:	2300      	movs	r3, #0
 80045ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045d0:	2303      	movs	r3, #3
 80045d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80045d4:	2307      	movs	r3, #7
 80045d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045d8:	f107 031c 	add.w	r3, r7, #28
 80045dc:	4619      	mov	r1, r3
 80045de:	4809      	ldr	r0, [pc, #36]	; (8004604 <HAL_UART_MspInit+0x110>)
 80045e0:	f000 fdb2 	bl	8005148 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80045e4:	2200      	movs	r2, #0
 80045e6:	2100      	movs	r1, #0
 80045e8:	2026      	movs	r0, #38	; 0x26
 80045ea:	f000 fce4 	bl	8004fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80045ee:	2026      	movs	r0, #38	; 0x26
 80045f0:	f000 fcfd 	bl	8004fee <HAL_NVIC_EnableIRQ>
}
 80045f4:	bf00      	nop
 80045f6:	3730      	adds	r7, #48	; 0x30
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40011000 	.word	0x40011000
 8004600:	40023800 	.word	0x40023800
 8004604:	40020000 	.word	0x40020000
 8004608:	40004400 	.word	0x40004400

0800460c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004612:	1d3b      	adds	r3, r7, #4
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	605a      	str	r2, [r3, #4]
 800461a:	609a      	str	r2, [r3, #8]
 800461c:	60da      	str	r2, [r3, #12]
 800461e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8004620:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <HAL_FSMC_MspInit+0x88>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d131      	bne.n	800468c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8004628:	4b1a      	ldr	r3, [pc, #104]	; (8004694 <HAL_FSMC_MspInit+0x88>)
 800462a:	2201      	movs	r2, #1
 800462c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800462e:	2300      	movs	r3, #0
 8004630:	603b      	str	r3, [r7, #0]
 8004632:	4b19      	ldr	r3, [pc, #100]	; (8004698 <HAL_FSMC_MspInit+0x8c>)
 8004634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004636:	4a18      	ldr	r2, [pc, #96]	; (8004698 <HAL_FSMC_MspInit+0x8c>)
 8004638:	f043 0301 	orr.w	r3, r3, #1
 800463c:	6393      	str	r3, [r2, #56]	; 0x38
 800463e:	4b16      	ldr	r3, [pc, #88]	; (8004698 <HAL_FSMC_MspInit+0x8c>)
 8004640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	603b      	str	r3, [r7, #0]
 8004648:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800464a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800464e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004650:	2302      	movs	r3, #2
 8004652:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004654:	2300      	movs	r3, #0
 8004656:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004658:	2303      	movs	r3, #3
 800465a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800465c:	230c      	movs	r3, #12
 800465e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004660:	1d3b      	adds	r3, r7, #4
 8004662:	4619      	mov	r1, r3
 8004664:	480d      	ldr	r0, [pc, #52]	; (800469c <HAL_FSMC_MspInit+0x90>)
 8004666:	f000 fd6f 	bl	8005148 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 800466a:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 800466e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004670:	2302      	movs	r3, #2
 8004672:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004674:	2300      	movs	r3, #0
 8004676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004678:	2303      	movs	r3, #3
 800467a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800467c:	230c      	movs	r3, #12
 800467e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004680:	1d3b      	adds	r3, r7, #4
 8004682:	4619      	mov	r1, r3
 8004684:	4806      	ldr	r0, [pc, #24]	; (80046a0 <HAL_FSMC_MspInit+0x94>)
 8004686:	f000 fd5f 	bl	8005148 <HAL_GPIO_Init>
 800468a:	e000      	b.n	800468e <HAL_FSMC_MspInit+0x82>
    return;
 800468c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800468e:	3718      	adds	r7, #24
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	20002228 	.word	0x20002228
 8004698:	40023800 	.word	0x40023800
 800469c:	40021000 	.word	0x40021000
 80046a0:	40020c00 	.word	0x40020c00

080046a4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80046ac:	f7ff ffae 	bl	800460c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80046b0:	bf00      	nop
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046bc:	e7fe      	b.n	80046bc <NMI_Handler+0x4>

080046be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046be:	b480      	push	{r7}
 80046c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046c2:	e7fe      	b.n	80046c2 <HardFault_Handler+0x4>

080046c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80046c8:	e7fe      	b.n	80046c8 <MemManage_Handler+0x4>

080046ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046ca:	b480      	push	{r7}
 80046cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046ce:	e7fe      	b.n	80046ce <BusFault_Handler+0x4>

080046d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046d4:	e7fe      	b.n	80046d4 <UsageFault_Handler+0x4>

080046d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80046d6:	b480      	push	{r7}
 80046d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80046e4:	b480      	push	{r7}
 80046e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046e8:	bf00      	nop
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr

080046f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80046f2:	b480      	push	{r7}
 80046f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80046f6:	bf00      	nop
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004704:	f000 fb38 	bl	8004d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004708:	bf00      	nop
 800470a:	bd80      	pop	{r7, pc}

0800470c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004710:	2010      	movs	r0, #16
 8004712:	f000 fecf 	bl	80054b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004716:	bf00      	nop
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  static int ledVal = 0;
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, ledVal);
 8004722:	4b24      	ldr	r3, [pc, #144]	; (80047b4 <USART1_IRQHandler+0x98>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	461a      	mov	r2, r3
 800472a:	2108      	movs	r1, #8
 800472c:	4822      	ldr	r0, [pc, #136]	; (80047b8 <USART1_IRQHandler+0x9c>)
 800472e:	f000 fea7 	bl	8005480 <HAL_GPIO_WritePin>
  ledVal = !ledVal;
 8004732:	4b20      	ldr	r3, [pc, #128]	; (80047b4 <USART1_IRQHandler+0x98>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	bf0c      	ite	eq
 800473a:	2301      	moveq	r3, #1
 800473c:	2300      	movne	r3, #0
 800473e:	b2db      	uxtb	r3, r3
 8004740:	461a      	mov	r2, r3
 8004742:	4b1c      	ldr	r3, [pc, #112]	; (80047b4 <USART1_IRQHandler+0x98>)
 8004744:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004746:	481d      	ldr	r0, [pc, #116]	; (80047bc <USART1_IRQHandler+0xa0>)
 8004748:	f003 fbe0 	bl	8007f0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  volatile unsigned int IIR;
  IIR = USART1->SR;
 800474c:	4b1c      	ldr	r3, [pc, #112]	; (80047c0 <USART1_IRQHandler+0xa4>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	603b      	str	r3, [r7, #0]
  if(IIR & UART_FLAG_RXNE){
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	f003 0320 	and.w	r3, r3, #32
 8004758:	2b00      	cmp	r3, #0
 800475a:	d009      	beq.n	8004770 <USART1_IRQHandler+0x54>
  		//Read Data Register Not Empty
  		char t = USART1->DR; // the character from the USART1 data register is saved in t
 800475c:	4b18      	ldr	r3, [pc, #96]	; (80047c0 <USART1_IRQHandler+0xa4>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,DBG_UART);
 8004762:	4b18      	ldr	r3, [pc, #96]	; (80047c4 <USART1_IRQHandler+0xa8>)
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	4611      	mov	r1, r2
 800476a:	4618      	mov	r0, r3
 800476c:	f000 f93c 	bl	80049e8 <put_in_rx_buffer>
      }
  if(IIR & UART_FLAG_TXE){
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004776:	2b00      	cmp	r3, #0
 8004778:	d018      	beq.n	80047ac <USART1_IRQHandler+0x90>
  		if(wr_pointer_dbg==rd_pointer_dbg){
 800477a:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <USART1_IRQHandler+0xac>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4b13      	ldr	r3, [pc, #76]	; (80047cc <USART1_IRQHandler+0xb0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d108      	bne.n	8004798 <USART1_IRQHandler+0x7c>
  			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE); //whole message transmitted
 8004786:	4b0d      	ldr	r3, [pc, #52]	; (80047bc <USART1_IRQHandler+0xa0>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	4b0b      	ldr	r3, [pc, #44]	; (80047bc <USART1_IRQHandler+0xa0>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004794:	60da      	str	r2, [r3, #12]
  		}
  	}


  /* USER CODE END USART1_IRQn 1 */
}
 8004796:	e009      	b.n	80047ac <USART1_IRQHandler+0x90>
  			DBG_UART->DR = get_from_tx_buffer(DBG_UART);
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <USART1_IRQHandler+0xa8>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4618      	mov	r0, r3
 800479e:	f000 f975 	bl	8004a8c <get_from_tx_buffer>
 80047a2:	4603      	mov	r3, r0
 80047a4:	461a      	mov	r2, r3
 80047a6:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <USART1_IRQHandler+0xa8>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	605a      	str	r2, [r3, #4]
}
 80047ac:	bf00      	nop
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	2000222c 	.word	0x2000222c
 80047b8:	40020400 	.word	0x40020400
 80047bc:	20002150 	.word	0x20002150
 80047c0:	40011000 	.word	0x40011000
 80047c4:	20000018 	.word	0x20000018
 80047c8:	20002a40 	.word	0x20002a40
 80047cc:	20002a3c 	.word	0x20002a3c

080047d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80047d6:	481b      	ldr	r0, [pc, #108]	; (8004844 <USART2_IRQHandler+0x74>)
 80047d8:	f003 fb98 	bl	8007f0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  volatile unsigned int IIR;
  	IIR=USART2->SR;
 80047dc:	4b1a      	ldr	r3, [pc, #104]	; (8004848 <USART2_IRQHandler+0x78>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	603b      	str	r3, [r7, #0]
    if(IIR & UART_FLAG_RXNE){
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	f003 0320 	and.w	r3, r3, #32
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d009      	beq.n	8004800 <USART2_IRQHandler+0x30>
  		// check if the USART6 receive interrupt flag was set
  		char t = USART2->DR; // the character from the USART1 data register is saved in t
 80047ec:	4b16      	ldr	r3, [pc, #88]	; (8004848 <USART2_IRQHandler+0x78>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,RS485_UART);
 80047f2:	4b16      	ldr	r3, [pc, #88]	; (800484c <USART2_IRQHandler+0x7c>)
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	79fb      	ldrb	r3, [r7, #7]
 80047f8:	4611      	mov	r1, r2
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 f8f4 	bl	80049e8 <put_in_rx_buffer>
      }
  	if(IIR & UART_FLAG_TXE){
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004806:	2b00      	cmp	r3, #0
 8004808:	d017      	beq.n	800483a <USART2_IRQHandler+0x6a>
  		if(wr_pointer_rs485==rd_pointer_rs485){
 800480a:	4b11      	ldr	r3, [pc, #68]	; (8004850 <USART2_IRQHandler+0x80>)
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	4b11      	ldr	r3, [pc, #68]	; (8004854 <USART2_IRQHandler+0x84>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d108      	bne.n	8004828 <USART2_IRQHandler+0x58>
  			__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 8004816:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <USART2_IRQHandler+0x74>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68da      	ldr	r2, [r3, #12]
 800481c:	4b09      	ldr	r3, [pc, #36]	; (8004844 <USART2_IRQHandler+0x74>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004824:	60da      	str	r2, [r3, #12]
  			USART2->DR = get_from_tx_buffer(RS485_UART);
  		}
  	}

  /* USER CODE END USART2_IRQn 1 */
}
 8004826:	e008      	b.n	800483a <USART2_IRQHandler+0x6a>
  			USART2->DR = get_from_tx_buffer(RS485_UART);
 8004828:	4b08      	ldr	r3, [pc, #32]	; (800484c <USART2_IRQHandler+0x7c>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f000 f92d 	bl	8004a8c <get_from_tx_buffer>
 8004832:	4603      	mov	r3, r0
 8004834:	461a      	mov	r2, r3
 8004836:	4b04      	ldr	r3, [pc, #16]	; (8004848 <USART2_IRQHandler+0x78>)
 8004838:	605a      	str	r2, [r3, #4]
}
 800483a:	bf00      	nop
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20002194 	.word	0x20002194
 8004848:	40004400 	.word	0x40004400
 800484c:	20000014 	.word	0x20000014
 8004850:	20002638 	.word	0x20002638
 8004854:	20002634 	.word	0x20002634

08004858 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004864:	2300      	movs	r3, #0
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	e00a      	b.n	8004880 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800486a:	f3af 8000 	nop.w
 800486e:	4601      	mov	r1, r0
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	60ba      	str	r2, [r7, #8]
 8004876:	b2ca      	uxtb	r2, r1
 8004878:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	3301      	adds	r3, #1
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	697a      	ldr	r2, [r7, #20]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	429a      	cmp	r2, r3
 8004886:	dbf0      	blt.n	800486a <_read+0x12>
	}

return len;
 8004888:	687b      	ldr	r3, [r7, #4]
}
 800488a:	4618      	mov	r0, r3
 800488c:	3718      	adds	r7, #24
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004892:	b580      	push	{r7, lr}
 8004894:	b086      	sub	sp, #24
 8004896:	af00      	add	r7, sp, #0
 8004898:	60f8      	str	r0, [r7, #12]
 800489a:	60b9      	str	r1, [r7, #8]
 800489c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800489e:	2300      	movs	r3, #0
 80048a0:	617b      	str	r3, [r7, #20]
 80048a2:	e009      	b.n	80048b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	1c5a      	adds	r2, r3, #1
 80048a8:	60ba      	str	r2, [r7, #8]
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 f889 	bl	80049c4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	3301      	adds	r3, #1
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	429a      	cmp	r2, r3
 80048be:	dbf1      	blt.n	80048a4 <_write+0x12>
	}
	return len;
 80048c0:	687b      	ldr	r3, [r7, #4]
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <_close>:

int _close(int file)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
	return -1;
 80048d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
 80048ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80048f2:	605a      	str	r2, [r3, #4]
	return 0;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr

08004902 <_isatty>:

int _isatty(int file)
{
 8004902:	b480      	push	{r7}
 8004904:	b083      	sub	sp, #12
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
	return 1;
 800490a:	2301      	movs	r3, #1
}
 800490c:	4618      	mov	r0, r3
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
	return 0;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800493c:	4a14      	ldr	r2, [pc, #80]	; (8004990 <_sbrk+0x5c>)
 800493e:	4b15      	ldr	r3, [pc, #84]	; (8004994 <_sbrk+0x60>)
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004948:	4b13      	ldr	r3, [pc, #76]	; (8004998 <_sbrk+0x64>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d102      	bne.n	8004956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004950:	4b11      	ldr	r3, [pc, #68]	; (8004998 <_sbrk+0x64>)
 8004952:	4a12      	ldr	r2, [pc, #72]	; (800499c <_sbrk+0x68>)
 8004954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004956:	4b10      	ldr	r3, [pc, #64]	; (8004998 <_sbrk+0x64>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4413      	add	r3, r2
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	429a      	cmp	r2, r3
 8004962:	d207      	bcs.n	8004974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004964:	f004 fae2 	bl	8008f2c <__errno>
 8004968:	4603      	mov	r3, r0
 800496a:	220c      	movs	r2, #12
 800496c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800496e:	f04f 33ff 	mov.w	r3, #4294967295
 8004972:	e009      	b.n	8004988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004974:	4b08      	ldr	r3, [pc, #32]	; (8004998 <_sbrk+0x64>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800497a:	4b07      	ldr	r3, [pc, #28]	; (8004998 <_sbrk+0x64>)
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4413      	add	r3, r2
 8004982:	4a05      	ldr	r2, [pc, #20]	; (8004998 <_sbrk+0x64>)
 8004984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004986:	68fb      	ldr	r3, [r7, #12]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3718      	adds	r7, #24
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	20020000 	.word	0x20020000
 8004994:	00000400 	.word	0x00000400
 8004998:	20002230 	.word	0x20002230
 800499c:	20004e68 	.word	0x20004e68

080049a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049a4:	4b06      	ldr	r3, [pc, #24]	; (80049c0 <SystemInit+0x20>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049aa:	4a05      	ldr	r2, [pc, #20]	; (80049c0 <SystemInit+0x20>)
 80049ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049b4:	bf00      	nop
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	e000ed00 	.word	0xe000ed00

080049c4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

//redirect printf to uart1.
PUTCHAR_PROTOTYPE{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 80049cc:	1d39      	adds	r1, r7, #4
 80049ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80049d2:	2201      	movs	r2, #1
 80049d4:	4803      	ldr	r0, [pc, #12]	; (80049e4 <__io_putchar+0x20>)
 80049d6:	f003 fa06 	bl	8007de6 <HAL_UART_Transmit>
	return ch;
 80049da:	687b      	ldr	r3, [r7, #4]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	20002150 	.word	0x20002150

080049e8 <put_in_rx_buffer>:

void put_in_rx_buffer(char data, USART_TypeDef* USARTx)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	6039      	str	r1, [r7, #0]
 80049f2:	71fb      	strb	r3, [r7, #7]
	if(USARTx == DBG_UART)
 80049f4:	4b1d      	ldr	r3, [pc, #116]	; (8004a6c <put_in_rx_buffer+0x84>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d114      	bne.n	8004a28 <put_in_rx_buffer+0x40>
	{
		if(SIO_RBUFLEN_DBG>=LEN_RX_BUFFER_DBG)
 80049fe:	4b1c      	ldr	r3, [pc, #112]	; (8004a70 <put_in_rx_buffer+0x88>)
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	4b1c      	ldr	r3, [pc, #112]	; (8004a74 <put_in_rx_buffer+0x8c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a0c:	d226      	bcs.n	8004a5c <put_in_rx_buffer+0x74>
			{
				return;
			}
		rx_buffer_dbg[wr_pointer_rx_dbg & (LEN_RX_BUFFER_DBG - 1)]=data;
 8004a0e:	4b18      	ldr	r3, [pc, #96]	; (8004a70 <put_in_rx_buffer+0x88>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a16:	4918      	ldr	r1, [pc, #96]	; (8004a78 <put_in_rx_buffer+0x90>)
 8004a18:	79fa      	ldrb	r2, [r7, #7]
 8004a1a:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_dbg++;
 8004a1c:	4b14      	ldr	r3, [pc, #80]	; (8004a70 <put_in_rx_buffer+0x88>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3301      	adds	r3, #1
 8004a22:	4a13      	ldr	r2, [pc, #76]	; (8004a70 <put_in_rx_buffer+0x88>)
 8004a24:	6013      	str	r3, [r2, #0]
 8004a26:	e01c      	b.n	8004a62 <put_in_rx_buffer+0x7a>
	}
	else if(USARTx == RS485_UART)
 8004a28:	4b14      	ldr	r3, [pc, #80]	; (8004a7c <put_in_rx_buffer+0x94>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d117      	bne.n	8004a62 <put_in_rx_buffer+0x7a>
	{
		if(SIO_RBUFLEN_RS485>=LEN_RX_BUFFER_RS485)
 8004a32:	4b13      	ldr	r3, [pc, #76]	; (8004a80 <put_in_rx_buffer+0x98>)
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	4b13      	ldr	r3, [pc, #76]	; (8004a84 <put_in_rx_buffer+0x9c>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a40:	d20e      	bcs.n	8004a60 <put_in_rx_buffer+0x78>
			{
				return;
			}
		rx_buffer_rs485[wr_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485 - 1)]=data;
 8004a42:	4b0f      	ldr	r3, [pc, #60]	; (8004a80 <put_in_rx_buffer+0x98>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a4a:	490f      	ldr	r1, [pc, #60]	; (8004a88 <put_in_rx_buffer+0xa0>)
 8004a4c:	79fa      	ldrb	r2, [r7, #7]
 8004a4e:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_rs485++;
 8004a50:	4b0b      	ldr	r3, [pc, #44]	; (8004a80 <put_in_rx_buffer+0x98>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	3301      	adds	r3, #1
 8004a56:	4a0a      	ldr	r2, [pc, #40]	; (8004a80 <put_in_rx_buffer+0x98>)
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e002      	b.n	8004a62 <put_in_rx_buffer+0x7a>
				return;
 8004a5c:	bf00      	nop
 8004a5e:	e000      	b.n	8004a62 <put_in_rx_buffer+0x7a>
				return;
 8004a60:	bf00      	nop
	}
}
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	20000018 	.word	0x20000018
 8004a70:	20004e50 	.word	0x20004e50
 8004a74:	20004e4c 	.word	0x20004e4c
 8004a78:	20002e4c 	.word	0x20002e4c
 8004a7c:	20000014 	.word	0x20000014
 8004a80:	20002e48 	.word	0x20002e48
 8004a84:	20002e44 	.word	0x20002e44
 8004a88:	20002a44 	.word	0x20002a44

08004a8c <get_from_tx_buffer>:
		tx_buffer_dbg[wr_pointer_dbg & (LEN_TX_BUFFER_DBG - 1)]=data;
		wr_pointer_dbg++;
	}
}
char get_from_tx_buffer(USART_TypeDef* USARTx)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8004a94:	4b14      	ldr	r3, [pc, #80]	; (8004ae8 <get_from_tx_buffer+0x5c>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d10c      	bne.n	8004ab8 <get_from_tx_buffer+0x2c>
	{

		data=tx_buffer_rs485[rd_pointer_rs485 & (LEN_TX_BUFFER_RS485-1)];
 8004a9e:	4b13      	ldr	r3, [pc, #76]	; (8004aec <get_from_tx_buffer+0x60>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aa6:	4a12      	ldr	r2, [pc, #72]	; (8004af0 <get_from_tx_buffer+0x64>)
 8004aa8:	5cd3      	ldrb	r3, [r2, r3]
 8004aaa:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rs485++;
 8004aac:	4b0f      	ldr	r3, [pc, #60]	; (8004aec <get_from_tx_buffer+0x60>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	4a0e      	ldr	r2, [pc, #56]	; (8004aec <get_from_tx_buffer+0x60>)
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	e010      	b.n	8004ada <get_from_tx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8004ab8:	4b0e      	ldr	r3, [pc, #56]	; (8004af4 <get_from_tx_buffer+0x68>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d10b      	bne.n	8004ada <get_from_tx_buffer+0x4e>
	{

		data=tx_buffer_dbg[rd_pointer_dbg & (LEN_TX_BUFFER_DBG-1)];
 8004ac2:	4b0d      	ldr	r3, [pc, #52]	; (8004af8 <get_from_tx_buffer+0x6c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aca:	4a0c      	ldr	r2, [pc, #48]	; (8004afc <get_from_tx_buffer+0x70>)
 8004acc:	5cd3      	ldrb	r3, [r2, r3]
 8004ace:	73fb      	strb	r3, [r7, #15]
		rd_pointer_dbg++;
 8004ad0:	4b09      	ldr	r3, [pc, #36]	; (8004af8 <get_from_tx_buffer+0x6c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	4a08      	ldr	r2, [pc, #32]	; (8004af8 <get_from_tx_buffer+0x6c>)
 8004ad8:	6013      	str	r3, [r2, #0]
	}
	return data;
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	20000014 	.word	0x20000014
 8004aec:	20002634 	.word	0x20002634
 8004af0:	20002234 	.word	0x20002234
 8004af4:	20000018 	.word	0x20000018
 8004af8:	20002a3c 	.word	0x20002a3c
 8004afc:	2000263c 	.word	0x2000263c

08004b00 <get_from_rx_buffer>:
char get_from_rx_buffer(USART_TypeDef* USARTx)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8004b08:	4b14      	ldr	r3, [pc, #80]	; (8004b5c <get_from_rx_buffer+0x5c>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d10c      	bne.n	8004b2c <get_from_rx_buffer+0x2c>
	{

		data=rx_buffer_rs485[rd_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485-1)];
 8004b12:	4b13      	ldr	r3, [pc, #76]	; (8004b60 <get_from_rx_buffer+0x60>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b1a:	4a12      	ldr	r2, [pc, #72]	; (8004b64 <get_from_rx_buffer+0x64>)
 8004b1c:	5cd3      	ldrb	r3, [r2, r3]
 8004b1e:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_rs485++;
 8004b20:	4b0f      	ldr	r3, [pc, #60]	; (8004b60 <get_from_rx_buffer+0x60>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	3301      	adds	r3, #1
 8004b26:	4a0e      	ldr	r2, [pc, #56]	; (8004b60 <get_from_rx_buffer+0x60>)
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	e010      	b.n	8004b4e <get_from_rx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8004b2c:	4b0e      	ldr	r3, [pc, #56]	; (8004b68 <get_from_rx_buffer+0x68>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d10b      	bne.n	8004b4e <get_from_rx_buffer+0x4e>
	{

		data=rx_buffer_dbg[rd_pointer_rx_dbg & (LEN_RX_BUFFER_DBG-1)];
 8004b36:	4b0d      	ldr	r3, [pc, #52]	; (8004b6c <get_from_rx_buffer+0x6c>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b3e:	4a0c      	ldr	r2, [pc, #48]	; (8004b70 <get_from_rx_buffer+0x70>)
 8004b40:	5cd3      	ldrb	r3, [r2, r3]
 8004b42:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_dbg++;
 8004b44:	4b09      	ldr	r3, [pc, #36]	; (8004b6c <get_from_rx_buffer+0x6c>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	4a08      	ldr	r2, [pc, #32]	; (8004b6c <get_from_rx_buffer+0x6c>)
 8004b4c:	6013      	str	r3, [r2, #0]
	}
	return data;
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	20000014 	.word	0x20000014
 8004b60:	20002e44 	.word	0x20002e44
 8004b64:	20002a44 	.word	0x20002a44
 8004b68:	20000018 	.word	0x20000018
 8004b6c:	20004e4c 	.word	0x20004e4c
 8004b70:	20002e4c 	.word	0x20002e4c

08004b74 <usart_message_ready>:

	return 0;
}
//**************************************************************************************
char usart_message_ready(USART_TypeDef* USARTx, char delimiter)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	70fb      	strb	r3, [r7, #3]
	if (USARTx == DBG_UART)
 8004b80:	4b1f      	ldr	r3, [pc, #124]	; (8004c00 <usart_message_ready+0x8c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d117      	bne.n	8004bba <usart_message_ready+0x46>
	{
		unsigned long tail = rd_pointer_rx_dbg;
 8004b8a:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <usart_message_ready+0x90>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	60fb      	str	r3, [r7, #12]

		while ((wr_pointer_rx_dbg - tail) != 0)
 8004b90:	e00d      	b.n	8004bae <usart_message_ready+0x3a>
		{
			if (rx_buffer_dbg[tail & (LEN_RX_BUFFER_DBG - 1)] == delimiter)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b98:	4a1b      	ldr	r2, [pc, #108]	; (8004c08 <usart_message_ready+0x94>)
 8004b9a:	5cd3      	ldrb	r3, [r2, r3]
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	78fa      	ldrb	r2, [r7, #3]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d101      	bne.n	8004ba8 <usart_message_ready+0x34>
				return 1;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e025      	b.n	8004bf4 <usart_message_ready+0x80>
			++tail;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	3301      	adds	r3, #1
 8004bac:	60fb      	str	r3, [r7, #12]
		while ((wr_pointer_rx_dbg - tail) != 0)
 8004bae:	4b17      	ldr	r3, [pc, #92]	; (8004c0c <usart_message_ready+0x98>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d1ec      	bne.n	8004b92 <usart_message_ready+0x1e>
 8004bb8:	e01b      	b.n	8004bf2 <usart_message_ready+0x7e>
		}
	}
	else if (USARTx == RS485_UART)
 8004bba:	4b15      	ldr	r3, [pc, #84]	; (8004c10 <usart_message_ready+0x9c>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d116      	bne.n	8004bf2 <usart_message_ready+0x7e>
	{
		unsigned long tail = rd_pointer_rx_rs485;
 8004bc4:	4b13      	ldr	r3, [pc, #76]	; (8004c14 <usart_message_ready+0xa0>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	60bb      	str	r3, [r7, #8]

		while ((wr_pointer_rx_rs485 - tail) != 0)
 8004bca:	e00d      	b.n	8004be8 <usart_message_ready+0x74>
		{
			if (rx_buffer_rs485[tail & (LEN_RX_BUFFER_RS485 - 1)] == delimiter)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bd2:	4a11      	ldr	r2, [pc, #68]	; (8004c18 <usart_message_ready+0xa4>)
 8004bd4:	5cd3      	ldrb	r3, [r2, r3]
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	78fa      	ldrb	r2, [r7, #3]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d101      	bne.n	8004be2 <usart_message_ready+0x6e>
				return 1;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e008      	b.n	8004bf4 <usart_message_ready+0x80>
			++tail;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	3301      	adds	r3, #1
 8004be6:	60bb      	str	r3, [r7, #8]
		while ((wr_pointer_rx_rs485 - tail) != 0)
 8004be8:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <usart_message_ready+0xa8>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d1ec      	bne.n	8004bcc <usart_message_ready+0x58>
		}
	}
	return 0;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3714      	adds	r7, #20
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	20000018 	.word	0x20000018
 8004c04:	20004e4c 	.word	0x20004e4c
 8004c08:	20002e4c 	.word	0x20002e4c
 8004c0c:	20004e50 	.word	0x20004e50
 8004c10:	20000014 	.word	0x20000014
 8004c14:	20002e44 	.word	0x20002e44
 8004c18:	20002a44 	.word	0x20002a44
 8004c1c:	20002e48 	.word	0x20002e48

08004c20 <read_usart_message>:
/*
 * Reads message from specified uart rx buffer into @dst until @delimiter character is encountered or @max_len exceeded.
 * Returns: number of characters read if successful, zero when there is no message ready to be read.
 */
unsigned int read_usart_message(char* dst, UART_HandleTypeDef* huart, int max_len, char delimiter)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
 8004c2c:	70fb      	strb	r3, [r7, #3]
	USART_TypeDef* USARTx = huart->Instance;
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	613b      	str	r3, [r7, #16]
	if (usart_message_ready(USARTx,delimiter))
 8004c34:	78fb      	ldrb	r3, [r7, #3]
 8004c36:	4619      	mov	r1, r3
 8004c38:	6938      	ldr	r0, [r7, #16]
 8004c3a:	f7ff ff9b 	bl	8004b74 <usart_message_ready>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d018      	beq.n	8004c76 <read_usart_message+0x56>
	{
		int nr = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	617b      	str	r3, [r7, #20]
		do
		{
			*dst = get_from_rx_buffer(USARTx);
 8004c48:	6938      	ldr	r0, [r7, #16]
 8004c4a:	f7ff ff59 	bl	8004b00 <get_from_rx_buffer>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	461a      	mov	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	701a      	strb	r2, [r3, #0]
			++nr;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	617b      	str	r3, [r7, #20]
		} while (*dst++ != delimiter && nr < max_len);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	60fa      	str	r2, [r7, #12]
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	78fa      	ldrb	r2, [r7, #3]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d003      	beq.n	8004c72 <read_usart_message+0x52>
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	dbea      	blt.n	8004c48 <read_usart_message+0x28>

		return nr;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	e000      	b.n	8004c78 <read_usart_message+0x58>
	}
	return 0;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3718      	adds	r7, #24
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004c80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004cb8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004c84:	480d      	ldr	r0, [pc, #52]	; (8004cbc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004c86:	490e      	ldr	r1, [pc, #56]	; (8004cc0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004c88:	4a0e      	ldr	r2, [pc, #56]	; (8004cc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c8c:	e002      	b.n	8004c94 <LoopCopyDataInit>

08004c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c92:	3304      	adds	r3, #4

08004c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c98:	d3f9      	bcc.n	8004c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c9a:	4a0b      	ldr	r2, [pc, #44]	; (8004cc8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004c9c:	4c0b      	ldr	r4, [pc, #44]	; (8004ccc <LoopFillZerobss+0x26>)
  movs r3, #0
 8004c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ca0:	e001      	b.n	8004ca6 <LoopFillZerobss>

08004ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ca4:	3204      	adds	r2, #4

08004ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ca8:	d3fb      	bcc.n	8004ca2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004caa:	f7ff fe79 	bl	80049a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004cae:	f004 f943 	bl	8008f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cb2:	f7fe fb5b 	bl	800336c <main>
  bx  lr    
 8004cb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004cb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004cc0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8004cc4:	0800af24 	.word	0x0800af24
  ldr r2, =_sbss
 8004cc8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8004ccc:	20004e68 	.word	0x20004e68

08004cd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cd0:	e7fe      	b.n	8004cd0 <ADC_IRQHandler>
	...

08004cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004cd8:	4b0e      	ldr	r3, [pc, #56]	; (8004d14 <HAL_Init+0x40>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a0d      	ldr	r2, [pc, #52]	; (8004d14 <HAL_Init+0x40>)
 8004cde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ce2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ce4:	4b0b      	ldr	r3, [pc, #44]	; (8004d14 <HAL_Init+0x40>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a0a      	ldr	r2, [pc, #40]	; (8004d14 <HAL_Init+0x40>)
 8004cea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cf0:	4b08      	ldr	r3, [pc, #32]	; (8004d14 <HAL_Init+0x40>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a07      	ldr	r2, [pc, #28]	; (8004d14 <HAL_Init+0x40>)
 8004cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cfc:	2003      	movs	r0, #3
 8004cfe:	f000 f94f 	bl	8004fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d02:	2000      	movs	r0, #0
 8004d04:	f000 f808 	bl	8004d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d08:	f7ff fae0 	bl	80042cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	40023c00 	.word	0x40023c00

08004d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004d20:	4b12      	ldr	r3, [pc, #72]	; (8004d6c <HAL_InitTick+0x54>)
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	4b12      	ldr	r3, [pc, #72]	; (8004d70 <HAL_InitTick+0x58>)
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 f967 	bl	800500a <HAL_SYSTICK_Config>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e00e      	b.n	8004d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b0f      	cmp	r3, #15
 8004d4a:	d80a      	bhi.n	8004d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	f04f 30ff 	mov.w	r0, #4294967295
 8004d54:	f000 f92f 	bl	8004fb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d58:	4a06      	ldr	r2, [pc, #24]	; (8004d74 <HAL_InitTick+0x5c>)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	e000      	b.n	8004d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000010 	.word	0x20000010
 8004d70:	20000020 	.word	0x20000020
 8004d74:	2000001c 	.word	0x2000001c

08004d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d7c:	4b06      	ldr	r3, [pc, #24]	; (8004d98 <HAL_IncTick+0x20>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	461a      	mov	r2, r3
 8004d82:	4b06      	ldr	r3, [pc, #24]	; (8004d9c <HAL_IncTick+0x24>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4413      	add	r3, r2
 8004d88:	4a04      	ldr	r2, [pc, #16]	; (8004d9c <HAL_IncTick+0x24>)
 8004d8a:	6013      	str	r3, [r2, #0]
}
 8004d8c:	bf00      	nop
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	20000020 	.word	0x20000020
 8004d9c:	20004e54 	.word	0x20004e54

08004da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  return uwTick;
 8004da4:	4b03      	ldr	r3, [pc, #12]	; (8004db4 <HAL_GetTick+0x14>)
 8004da6:	681b      	ldr	r3, [r3, #0]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	20004e54 	.word	0x20004e54

08004db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004dc0:	f7ff ffee 	bl	8004da0 <HAL_GetTick>
 8004dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd0:	d005      	beq.n	8004dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004dd2:	4b0a      	ldr	r3, [pc, #40]	; (8004dfc <HAL_Delay+0x44>)
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	4413      	add	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004dde:	bf00      	nop
 8004de0:	f7ff ffde 	bl	8004da0 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d8f7      	bhi.n	8004de0 <HAL_Delay+0x28>
  {
  }
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	20000020 	.word	0x20000020

08004e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e10:	4b0c      	ldr	r3, [pc, #48]	; (8004e44 <__NVIC_SetPriorityGrouping+0x44>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e32:	4a04      	ldr	r2, [pc, #16]	; (8004e44 <__NVIC_SetPriorityGrouping+0x44>)
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	60d3      	str	r3, [r2, #12]
}
 8004e38:	bf00      	nop
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr
 8004e44:	e000ed00 	.word	0xe000ed00

08004e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e4c:	4b04      	ldr	r3, [pc, #16]	; (8004e60 <__NVIC_GetPriorityGrouping+0x18>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	0a1b      	lsrs	r3, r3, #8
 8004e52:	f003 0307 	and.w	r3, r3, #7
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	e000ed00 	.word	0xe000ed00

08004e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	db0b      	blt.n	8004e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e76:	79fb      	ldrb	r3, [r7, #7]
 8004e78:	f003 021f 	and.w	r2, r3, #31
 8004e7c:	4907      	ldr	r1, [pc, #28]	; (8004e9c <__NVIC_EnableIRQ+0x38>)
 8004e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	2001      	movs	r0, #1
 8004e86:	fa00 f202 	lsl.w	r2, r0, r2
 8004e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	e000e100 	.word	0xe000e100

08004ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	6039      	str	r1, [r7, #0]
 8004eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	db0a      	blt.n	8004eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	490c      	ldr	r1, [pc, #48]	; (8004eec <__NVIC_SetPriority+0x4c>)
 8004eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ebe:	0112      	lsls	r2, r2, #4
 8004ec0:	b2d2      	uxtb	r2, r2
 8004ec2:	440b      	add	r3, r1
 8004ec4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ec8:	e00a      	b.n	8004ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	4908      	ldr	r1, [pc, #32]	; (8004ef0 <__NVIC_SetPriority+0x50>)
 8004ed0:	79fb      	ldrb	r3, [r7, #7]
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	3b04      	subs	r3, #4
 8004ed8:	0112      	lsls	r2, r2, #4
 8004eda:	b2d2      	uxtb	r2, r2
 8004edc:	440b      	add	r3, r1
 8004ede:	761a      	strb	r2, [r3, #24]
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	e000e100 	.word	0xe000e100
 8004ef0:	e000ed00 	.word	0xe000ed00

08004ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b089      	sub	sp, #36	; 0x24
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f003 0307 	and.w	r3, r3, #7
 8004f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	f1c3 0307 	rsb	r3, r3, #7
 8004f0e:	2b04      	cmp	r3, #4
 8004f10:	bf28      	it	cs
 8004f12:	2304      	movcs	r3, #4
 8004f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	3304      	adds	r3, #4
 8004f1a:	2b06      	cmp	r3, #6
 8004f1c:	d902      	bls.n	8004f24 <NVIC_EncodePriority+0x30>
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	3b03      	subs	r3, #3
 8004f22:	e000      	b.n	8004f26 <NVIC_EncodePriority+0x32>
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f28:	f04f 32ff 	mov.w	r2, #4294967295
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f32:	43da      	mvns	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	401a      	ands	r2, r3
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	fa01 f303 	lsl.w	r3, r1, r3
 8004f46:	43d9      	mvns	r1, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f4c:	4313      	orrs	r3, r2
         );
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3724      	adds	r7, #36	; 0x24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
	...

08004f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3b01      	subs	r3, #1
 8004f68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f6c:	d301      	bcc.n	8004f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e00f      	b.n	8004f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f72:	4a0a      	ldr	r2, [pc, #40]	; (8004f9c <SysTick_Config+0x40>)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f7a:	210f      	movs	r1, #15
 8004f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f80:	f7ff ff8e 	bl	8004ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f84:	4b05      	ldr	r3, [pc, #20]	; (8004f9c <SysTick_Config+0x40>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f8a:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <SysTick_Config+0x40>)
 8004f8c:	2207      	movs	r2, #7
 8004f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	e000e010 	.word	0xe000e010

08004fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff ff29 	bl	8004e00 <__NVIC_SetPriorityGrouping>
}
 8004fae:	bf00      	nop
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b086      	sub	sp, #24
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	60b9      	str	r1, [r7, #8]
 8004fc0:	607a      	str	r2, [r7, #4]
 8004fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004fc8:	f7ff ff3e 	bl	8004e48 <__NVIC_GetPriorityGrouping>
 8004fcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	68b9      	ldr	r1, [r7, #8]
 8004fd2:	6978      	ldr	r0, [r7, #20]
 8004fd4:	f7ff ff8e 	bl	8004ef4 <NVIC_EncodePriority>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fde:	4611      	mov	r1, r2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff ff5d 	bl	8004ea0 <__NVIC_SetPriority>
}
 8004fe6:	bf00      	nop
 8004fe8:	3718      	adds	r7, #24
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b082      	sub	sp, #8
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff ff31 	bl	8004e64 <__NVIC_EnableIRQ>
}
 8005002:	bf00      	nop
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b082      	sub	sp, #8
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7ff ffa2 	bl	8004f5c <SysTick_Config>
 8005018:	4603      	mov	r3, r0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3708      	adds	r7, #8
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b084      	sub	sp, #16
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800502e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005030:	f7ff feb6 	bl	8004da0 <HAL_GetTick>
 8005034:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d008      	beq.n	8005054 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2280      	movs	r2, #128	; 0x80
 8005046:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e052      	b.n	80050fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0216 	bic.w	r2, r2, #22
 8005062:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	695a      	ldr	r2, [r3, #20]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005072:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005078:	2b00      	cmp	r3, #0
 800507a:	d103      	bne.n	8005084 <HAL_DMA_Abort+0x62>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005080:	2b00      	cmp	r3, #0
 8005082:	d007      	beq.n	8005094 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0208 	bic.w	r2, r2, #8
 8005092:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0201 	bic.w	r2, r2, #1
 80050a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050a4:	e013      	b.n	80050ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050a6:	f7ff fe7b 	bl	8004da0 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b05      	cmp	r3, #5
 80050b2:	d90c      	bls.n	80050ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2203      	movs	r2, #3
 80050be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e015      	b.n	80050fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e4      	bne.n	80050a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050e0:	223f      	movs	r2, #63	; 0x3f
 80050e2:	409a      	lsls	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005102:	b480      	push	{r7}
 8005104:	b083      	sub	sp, #12
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d004      	beq.n	8005120 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2280      	movs	r2, #128	; 0x80
 800511a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e00c      	b.n	800513a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2205      	movs	r2, #5
 8005124:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0201 	bic.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
	...

08005148 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005148:	b480      	push	{r7}
 800514a:	b089      	sub	sp, #36	; 0x24
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005152:	2300      	movs	r3, #0
 8005154:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005156:	2300      	movs	r3, #0
 8005158:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800515a:	2300      	movs	r3, #0
 800515c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800515e:	2300      	movs	r3, #0
 8005160:	61fb      	str	r3, [r7, #28]
 8005162:	e16b      	b.n	800543c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005164:	2201      	movs	r2, #1
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	fa02 f303 	lsl.w	r3, r2, r3
 800516c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	4013      	ands	r3, r2
 8005176:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	429a      	cmp	r2, r3
 800517e:	f040 815a 	bne.w	8005436 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f003 0303 	and.w	r3, r3, #3
 800518a:	2b01      	cmp	r3, #1
 800518c:	d005      	beq.n	800519a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005196:	2b02      	cmp	r3, #2
 8005198:	d130      	bne.n	80051fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	2203      	movs	r2, #3
 80051a6:	fa02 f303 	lsl.w	r3, r2, r3
 80051aa:	43db      	mvns	r3, r3
 80051ac:	69ba      	ldr	r2, [r7, #24]
 80051ae:	4013      	ands	r3, r2
 80051b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68da      	ldr	r2, [r3, #12]
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80051d0:	2201      	movs	r2, #1
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	fa02 f303 	lsl.w	r3, r2, r3
 80051d8:	43db      	mvns	r3, r3
 80051da:	69ba      	ldr	r2, [r7, #24]
 80051dc:	4013      	ands	r3, r2
 80051de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	091b      	lsrs	r3, r3, #4
 80051e6:	f003 0201 	and.w	r2, r3, #1
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	fa02 f303 	lsl.w	r3, r2, r3
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f003 0303 	and.w	r3, r3, #3
 8005204:	2b03      	cmp	r3, #3
 8005206:	d017      	beq.n	8005238 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	005b      	lsls	r3, r3, #1
 8005212:	2203      	movs	r2, #3
 8005214:	fa02 f303 	lsl.w	r3, r2, r3
 8005218:	43db      	mvns	r3, r3
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	4013      	ands	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	689a      	ldr	r2, [r3, #8]
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	fa02 f303 	lsl.w	r3, r2, r3
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	4313      	orrs	r3, r2
 8005230:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d123      	bne.n	800528c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	08da      	lsrs	r2, r3, #3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3208      	adds	r2, #8
 800524c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005250:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	220f      	movs	r2, #15
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	43db      	mvns	r3, r3
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	4013      	ands	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	4313      	orrs	r3, r2
 800527c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	08da      	lsrs	r2, r3, #3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3208      	adds	r2, #8
 8005286:	69b9      	ldr	r1, [r7, #24]
 8005288:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	2203      	movs	r2, #3
 8005298:	fa02 f303 	lsl.w	r3, r2, r3
 800529c:	43db      	mvns	r3, r3
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	4013      	ands	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f003 0203 	and.w	r2, r3, #3
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	69ba      	ldr	r2, [r7, #24]
 80052be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 80b4 	beq.w	8005436 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052ce:	2300      	movs	r3, #0
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	4b60      	ldr	r3, [pc, #384]	; (8005454 <HAL_GPIO_Init+0x30c>)
 80052d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d6:	4a5f      	ldr	r2, [pc, #380]	; (8005454 <HAL_GPIO_Init+0x30c>)
 80052d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052dc:	6453      	str	r3, [r2, #68]	; 0x44
 80052de:	4b5d      	ldr	r3, [pc, #372]	; (8005454 <HAL_GPIO_Init+0x30c>)
 80052e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052e6:	60fb      	str	r3, [r7, #12]
 80052e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80052ea:	4a5b      	ldr	r2, [pc, #364]	; (8005458 <HAL_GPIO_Init+0x310>)
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	089b      	lsrs	r3, r3, #2
 80052f0:	3302      	adds	r3, #2
 80052f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	f003 0303 	and.w	r3, r3, #3
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	220f      	movs	r2, #15
 8005302:	fa02 f303 	lsl.w	r3, r2, r3
 8005306:	43db      	mvns	r3, r3
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	4013      	ands	r3, r2
 800530c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a52      	ldr	r2, [pc, #328]	; (800545c <HAL_GPIO_Init+0x314>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d02b      	beq.n	800536e <HAL_GPIO_Init+0x226>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a51      	ldr	r2, [pc, #324]	; (8005460 <HAL_GPIO_Init+0x318>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d025      	beq.n	800536a <HAL_GPIO_Init+0x222>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a50      	ldr	r2, [pc, #320]	; (8005464 <HAL_GPIO_Init+0x31c>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d01f      	beq.n	8005366 <HAL_GPIO_Init+0x21e>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a4f      	ldr	r2, [pc, #316]	; (8005468 <HAL_GPIO_Init+0x320>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d019      	beq.n	8005362 <HAL_GPIO_Init+0x21a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a4e      	ldr	r2, [pc, #312]	; (800546c <HAL_GPIO_Init+0x324>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <HAL_GPIO_Init+0x216>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a4d      	ldr	r2, [pc, #308]	; (8005470 <HAL_GPIO_Init+0x328>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d00d      	beq.n	800535a <HAL_GPIO_Init+0x212>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a4c      	ldr	r2, [pc, #304]	; (8005474 <HAL_GPIO_Init+0x32c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d007      	beq.n	8005356 <HAL_GPIO_Init+0x20e>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a4b      	ldr	r2, [pc, #300]	; (8005478 <HAL_GPIO_Init+0x330>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d101      	bne.n	8005352 <HAL_GPIO_Init+0x20a>
 800534e:	2307      	movs	r3, #7
 8005350:	e00e      	b.n	8005370 <HAL_GPIO_Init+0x228>
 8005352:	2308      	movs	r3, #8
 8005354:	e00c      	b.n	8005370 <HAL_GPIO_Init+0x228>
 8005356:	2306      	movs	r3, #6
 8005358:	e00a      	b.n	8005370 <HAL_GPIO_Init+0x228>
 800535a:	2305      	movs	r3, #5
 800535c:	e008      	b.n	8005370 <HAL_GPIO_Init+0x228>
 800535e:	2304      	movs	r3, #4
 8005360:	e006      	b.n	8005370 <HAL_GPIO_Init+0x228>
 8005362:	2303      	movs	r3, #3
 8005364:	e004      	b.n	8005370 <HAL_GPIO_Init+0x228>
 8005366:	2302      	movs	r3, #2
 8005368:	e002      	b.n	8005370 <HAL_GPIO_Init+0x228>
 800536a:	2301      	movs	r3, #1
 800536c:	e000      	b.n	8005370 <HAL_GPIO_Init+0x228>
 800536e:	2300      	movs	r3, #0
 8005370:	69fa      	ldr	r2, [r7, #28]
 8005372:	f002 0203 	and.w	r2, r2, #3
 8005376:	0092      	lsls	r2, r2, #2
 8005378:	4093      	lsls	r3, r2
 800537a:	69ba      	ldr	r2, [r7, #24]
 800537c:	4313      	orrs	r3, r2
 800537e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005380:	4935      	ldr	r1, [pc, #212]	; (8005458 <HAL_GPIO_Init+0x310>)
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	089b      	lsrs	r3, r3, #2
 8005386:	3302      	adds	r3, #2
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800538e:	4b3b      	ldr	r3, [pc, #236]	; (800547c <HAL_GPIO_Init+0x334>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	43db      	mvns	r3, r3
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	4013      	ands	r3, r2
 800539c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80053b2:	4a32      	ldr	r2, [pc, #200]	; (800547c <HAL_GPIO_Init+0x334>)
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80053b8:	4b30      	ldr	r3, [pc, #192]	; (800547c <HAL_GPIO_Init+0x334>)
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	43db      	mvns	r3, r3
 80053c2:	69ba      	ldr	r2, [r7, #24]
 80053c4:	4013      	ands	r3, r2
 80053c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80053d4:	69ba      	ldr	r2, [r7, #24]
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	4313      	orrs	r3, r2
 80053da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80053dc:	4a27      	ldr	r2, [pc, #156]	; (800547c <HAL_GPIO_Init+0x334>)
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80053e2:	4b26      	ldr	r3, [pc, #152]	; (800547c <HAL_GPIO_Init+0x334>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	43db      	mvns	r3, r3
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	4013      	ands	r3, r2
 80053f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80053fe:	69ba      	ldr	r2, [r7, #24]
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	4313      	orrs	r3, r2
 8005404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005406:	4a1d      	ldr	r2, [pc, #116]	; (800547c <HAL_GPIO_Init+0x334>)
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800540c:	4b1b      	ldr	r3, [pc, #108]	; (800547c <HAL_GPIO_Init+0x334>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	43db      	mvns	r3, r3
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	4013      	ands	r3, r2
 800541a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	4313      	orrs	r3, r2
 800542e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005430:	4a12      	ldr	r2, [pc, #72]	; (800547c <HAL_GPIO_Init+0x334>)
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	3301      	adds	r3, #1
 800543a:	61fb      	str	r3, [r7, #28]
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	2b0f      	cmp	r3, #15
 8005440:	f67f ae90 	bls.w	8005164 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005444:	bf00      	nop
 8005446:	bf00      	nop
 8005448:	3724      	adds	r7, #36	; 0x24
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40023800 	.word	0x40023800
 8005458:	40013800 	.word	0x40013800
 800545c:	40020000 	.word	0x40020000
 8005460:	40020400 	.word	0x40020400
 8005464:	40020800 	.word	0x40020800
 8005468:	40020c00 	.word	0x40020c00
 800546c:	40021000 	.word	0x40021000
 8005470:	40021400 	.word	0x40021400
 8005474:	40021800 	.word	0x40021800
 8005478:	40021c00 	.word	0x40021c00
 800547c:	40013c00 	.word	0x40013c00

08005480 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	460b      	mov	r3, r1
 800548a:	807b      	strh	r3, [r7, #2]
 800548c:	4613      	mov	r3, r2
 800548e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005490:	787b      	ldrb	r3, [r7, #1]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005496:	887a      	ldrh	r2, [r7, #2]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800549c:	e003      	b.n	80054a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800549e:	887b      	ldrh	r3, [r7, #2]
 80054a0:	041a      	lsls	r2, r3, #16
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	619a      	str	r2, [r3, #24]
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
	...

080054b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	4603      	mov	r3, r0
 80054bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80054be:	4b08      	ldr	r3, [pc, #32]	; (80054e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054c0:	695a      	ldr	r2, [r3, #20]
 80054c2:	88fb      	ldrh	r3, [r7, #6]
 80054c4:	4013      	ands	r3, r2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d006      	beq.n	80054d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80054ca:	4a05      	ldr	r2, [pc, #20]	; (80054e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054cc:	88fb      	ldrh	r3, [r7, #6]
 80054ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80054d0:	88fb      	ldrh	r3, [r7, #6]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7fc fa0e 	bl	80018f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40013c00 	.word	0x40013c00

080054e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e12b      	b.n	800574e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fe ff06 	bl	800431c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2224      	movs	r2, #36	; 0x24
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f022 0201 	bic.w	r2, r2, #1
 8005526:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005536:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005546:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005548:	f001 fd7a 	bl	8007040 <HAL_RCC_GetPCLK1Freq>
 800554c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	4a81      	ldr	r2, [pc, #516]	; (8005758 <HAL_I2C_Init+0x274>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d807      	bhi.n	8005568 <HAL_I2C_Init+0x84>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4a80      	ldr	r2, [pc, #512]	; (800575c <HAL_I2C_Init+0x278>)
 800555c:	4293      	cmp	r3, r2
 800555e:	bf94      	ite	ls
 8005560:	2301      	movls	r3, #1
 8005562:	2300      	movhi	r3, #0
 8005564:	b2db      	uxtb	r3, r3
 8005566:	e006      	b.n	8005576 <HAL_I2C_Init+0x92>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4a7d      	ldr	r2, [pc, #500]	; (8005760 <HAL_I2C_Init+0x27c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	bf94      	ite	ls
 8005570:	2301      	movls	r3, #1
 8005572:	2300      	movhi	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e0e7      	b.n	800574e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4a78      	ldr	r2, [pc, #480]	; (8005764 <HAL_I2C_Init+0x280>)
 8005582:	fba2 2303 	umull	r2, r3, r2, r3
 8005586:	0c9b      	lsrs	r3, r3, #18
 8005588:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	4a6a      	ldr	r2, [pc, #424]	; (8005758 <HAL_I2C_Init+0x274>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d802      	bhi.n	80055b8 <HAL_I2C_Init+0xd4>
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	3301      	adds	r3, #1
 80055b6:	e009      	b.n	80055cc <HAL_I2C_Init+0xe8>
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80055be:	fb02 f303 	mul.w	r3, r2, r3
 80055c2:	4a69      	ldr	r2, [pc, #420]	; (8005768 <HAL_I2C_Init+0x284>)
 80055c4:	fba2 2303 	umull	r2, r3, r2, r3
 80055c8:	099b      	lsrs	r3, r3, #6
 80055ca:	3301      	adds	r3, #1
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6812      	ldr	r2, [r2, #0]
 80055d0:	430b      	orrs	r3, r1
 80055d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80055de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	495c      	ldr	r1, [pc, #368]	; (8005758 <HAL_I2C_Init+0x274>)
 80055e8:	428b      	cmp	r3, r1
 80055ea:	d819      	bhi.n	8005620 <HAL_I2C_Init+0x13c>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	1e59      	subs	r1, r3, #1
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80055fa:	1c59      	adds	r1, r3, #1
 80055fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005600:	400b      	ands	r3, r1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00a      	beq.n	800561c <HAL_I2C_Init+0x138>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	1e59      	subs	r1, r3, #1
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	fbb1 f3f3 	udiv	r3, r1, r3
 8005614:	3301      	adds	r3, #1
 8005616:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800561a:	e051      	b.n	80056c0 <HAL_I2C_Init+0x1dc>
 800561c:	2304      	movs	r3, #4
 800561e:	e04f      	b.n	80056c0 <HAL_I2C_Init+0x1dc>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d111      	bne.n	800564c <HAL_I2C_Init+0x168>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	1e58      	subs	r0, r3, #1
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6859      	ldr	r1, [r3, #4]
 8005630:	460b      	mov	r3, r1
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	440b      	add	r3, r1
 8005636:	fbb0 f3f3 	udiv	r3, r0, r3
 800563a:	3301      	adds	r3, #1
 800563c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005640:	2b00      	cmp	r3, #0
 8005642:	bf0c      	ite	eq
 8005644:	2301      	moveq	r3, #1
 8005646:	2300      	movne	r3, #0
 8005648:	b2db      	uxtb	r3, r3
 800564a:	e012      	b.n	8005672 <HAL_I2C_Init+0x18e>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	1e58      	subs	r0, r3, #1
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6859      	ldr	r1, [r3, #4]
 8005654:	460b      	mov	r3, r1
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	440b      	add	r3, r1
 800565a:	0099      	lsls	r1, r3, #2
 800565c:	440b      	add	r3, r1
 800565e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005662:	3301      	adds	r3, #1
 8005664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005668:	2b00      	cmp	r3, #0
 800566a:	bf0c      	ite	eq
 800566c:	2301      	moveq	r3, #1
 800566e:	2300      	movne	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_I2C_Init+0x196>
 8005676:	2301      	movs	r3, #1
 8005678:	e022      	b.n	80056c0 <HAL_I2C_Init+0x1dc>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10e      	bne.n	80056a0 <HAL_I2C_Init+0x1bc>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	1e58      	subs	r0, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6859      	ldr	r1, [r3, #4]
 800568a:	460b      	mov	r3, r1
 800568c:	005b      	lsls	r3, r3, #1
 800568e:	440b      	add	r3, r1
 8005690:	fbb0 f3f3 	udiv	r3, r0, r3
 8005694:	3301      	adds	r3, #1
 8005696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800569a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800569e:	e00f      	b.n	80056c0 <HAL_I2C_Init+0x1dc>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	1e58      	subs	r0, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6859      	ldr	r1, [r3, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	0099      	lsls	r1, r3, #2
 80056b0:	440b      	add	r3, r1
 80056b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80056b6:	3301      	adds	r3, #1
 80056b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056c0:	6879      	ldr	r1, [r7, #4]
 80056c2:	6809      	ldr	r1, [r1, #0]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	69da      	ldr	r2, [r3, #28]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80056ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	6911      	ldr	r1, [r2, #16]
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	68d2      	ldr	r2, [r2, #12]
 80056fa:	4311      	orrs	r1, r2
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6812      	ldr	r2, [r2, #0]
 8005700:	430b      	orrs	r3, r1
 8005702:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	695a      	ldr	r2, [r3, #20]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	431a      	orrs	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2220      	movs	r2, #32
 800573a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	000186a0 	.word	0x000186a0
 800575c:	001e847f 	.word	0x001e847f
 8005760:	003d08ff 	.word	0x003d08ff
 8005764:	431bde83 	.word	0x431bde83
 8005768:	10624dd3 	.word	0x10624dd3

0800576c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b088      	sub	sp, #32
 8005770:	af02      	add	r7, sp, #8
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	607a      	str	r2, [r7, #4]
 8005776:	461a      	mov	r2, r3
 8005778:	460b      	mov	r3, r1
 800577a:	817b      	strh	r3, [r7, #10]
 800577c:	4613      	mov	r3, r2
 800577e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005780:	f7ff fb0e 	bl	8004da0 <HAL_GetTick>
 8005784:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b20      	cmp	r3, #32
 8005790:	f040 80e0 	bne.w	8005954 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	2319      	movs	r3, #25
 800579a:	2201      	movs	r2, #1
 800579c:	4970      	ldr	r1, [pc, #448]	; (8005960 <HAL_I2C_Master_Transmit+0x1f4>)
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f000 fe02 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80057aa:	2302      	movs	r3, #2
 80057ac:	e0d3      	b.n	8005956 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_I2C_Master_Transmit+0x50>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e0cc      	b.n	8005956 <HAL_I2C_Master_Transmit+0x1ea>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d007      	beq.n	80057e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f042 0201 	orr.w	r2, r2, #1
 80057e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2221      	movs	r2, #33	; 0x21
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2210      	movs	r2, #16
 80057fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	893a      	ldrh	r2, [r7, #8]
 8005812:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	4a50      	ldr	r2, [pc, #320]	; (8005964 <HAL_I2C_Master_Transmit+0x1f8>)
 8005822:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005824:	8979      	ldrh	r1, [r7, #10]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	6a3a      	ldr	r2, [r7, #32]
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 fbbc 	bl	8005fa8 <I2C_MasterRequestWrite>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e08d      	b.n	8005956 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800583a:	2300      	movs	r3, #0
 800583c:	613b      	str	r3, [r7, #16]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	613b      	str	r3, [r7, #16]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	699b      	ldr	r3, [r3, #24]
 800584c:	613b      	str	r3, [r7, #16]
 800584e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005850:	e066      	b.n	8005920 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	6a39      	ldr	r1, [r7, #32]
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 fe7c 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00d      	beq.n	800587e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005866:	2b04      	cmp	r3, #4
 8005868:	d107      	bne.n	800587a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005878:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e06b      	b.n	8005956 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	781a      	ldrb	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588e:	1c5a      	adds	r2, r3, #1
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a6:	3b01      	subs	r3, #1
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	f003 0304 	and.w	r3, r3, #4
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d11b      	bne.n	80058f4 <HAL_I2C_Master_Transmit+0x188>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d017      	beq.n	80058f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c8:	781a      	ldrb	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	1c5a      	adds	r2, r3, #1
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058de:	b29b      	uxth	r3, r3
 80058e0:	3b01      	subs	r3, #1
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	6a39      	ldr	r1, [r7, #32]
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 fe6c 	bl	80065d6 <I2C_WaitOnBTFFlagUntilTimeout>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00d      	beq.n	8005920 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005908:	2b04      	cmp	r3, #4
 800590a:	d107      	bne.n	800591c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800591a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e01a      	b.n	8005956 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005924:	2b00      	cmp	r3, #0
 8005926:	d194      	bne.n	8005852 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005936:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005950:	2300      	movs	r3, #0
 8005952:	e000      	b.n	8005956 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005954:	2302      	movs	r3, #2
  }
}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	00100002 	.word	0x00100002
 8005964:	ffff0000 	.word	0xffff0000

08005968 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af02      	add	r7, sp, #8
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	4608      	mov	r0, r1
 8005972:	4611      	mov	r1, r2
 8005974:	461a      	mov	r2, r3
 8005976:	4603      	mov	r3, r0
 8005978:	817b      	strh	r3, [r7, #10]
 800597a:	460b      	mov	r3, r1
 800597c:	813b      	strh	r3, [r7, #8]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005982:	f7ff fa0d 	bl	8004da0 <HAL_GetTick>
 8005986:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b20      	cmp	r3, #32
 8005992:	f040 80d9 	bne.w	8005b48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	2319      	movs	r3, #25
 800599c:	2201      	movs	r2, #1
 800599e:	496d      	ldr	r1, [pc, #436]	; (8005b54 <HAL_I2C_Mem_Write+0x1ec>)
 80059a0:	68f8      	ldr	r0, [r7, #12]
 80059a2:	f000 fd01 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d001      	beq.n	80059b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80059ac:	2302      	movs	r3, #2
 80059ae:	e0cc      	b.n	8005b4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d101      	bne.n	80059be <HAL_I2C_Mem_Write+0x56>
 80059ba:	2302      	movs	r3, #2
 80059bc:	e0c5      	b.n	8005b4a <HAL_I2C_Mem_Write+0x1e2>
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d007      	beq.n	80059e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f042 0201 	orr.w	r2, r2, #1
 80059e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2221      	movs	r2, #33	; 0x21
 80059f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2240      	movs	r2, #64	; 0x40
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6a3a      	ldr	r2, [r7, #32]
 8005a0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005a14:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a1a:	b29a      	uxth	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	4a4d      	ldr	r2, [pc, #308]	; (8005b58 <HAL_I2C_Mem_Write+0x1f0>)
 8005a24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a26:	88f8      	ldrh	r0, [r7, #6]
 8005a28:	893a      	ldrh	r2, [r7, #8]
 8005a2a:	8979      	ldrh	r1, [r7, #10]
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	9301      	str	r3, [sp, #4]
 8005a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	4603      	mov	r3, r0
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f000 fb38 	bl	80060ac <I2C_RequestMemoryWrite>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d052      	beq.n	8005ae8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e081      	b.n	8005b4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 fd82 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00d      	beq.n	8005a72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d107      	bne.n	8005a6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e06b      	b.n	8005b4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	781a      	ldrb	r2, [r3, #0]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	b29a      	uxth	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	f003 0304 	and.w	r3, r3, #4
 8005aac:	2b04      	cmp	r3, #4
 8005aae:	d11b      	bne.n	8005ae8 <HAL_I2C_Mem_Write+0x180>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d017      	beq.n	8005ae8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	781a      	ldrb	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	b29a      	uxth	r2, r3
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1aa      	bne.n	8005a46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f000 fd6e 	bl	80065d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00d      	beq.n	8005b1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b04:	2b04      	cmp	r3, #4
 8005b06:	d107      	bne.n	8005b18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e016      	b.n	8005b4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b44:	2300      	movs	r3, #0
 8005b46:	e000      	b.n	8005b4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005b48:	2302      	movs	r3, #2
  }
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3718      	adds	r7, #24
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	00100002 	.word	0x00100002
 8005b58:	ffff0000 	.word	0xffff0000

08005b5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b08c      	sub	sp, #48	; 0x30
 8005b60:	af02      	add	r7, sp, #8
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	4608      	mov	r0, r1
 8005b66:	4611      	mov	r1, r2
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	817b      	strh	r3, [r7, #10]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	813b      	strh	r3, [r7, #8]
 8005b72:	4613      	mov	r3, r2
 8005b74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b76:	f7ff f913 	bl	8004da0 <HAL_GetTick>
 8005b7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b20      	cmp	r3, #32
 8005b86:	f040 8208 	bne.w	8005f9a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	2319      	movs	r3, #25
 8005b90:	2201      	movs	r2, #1
 8005b92:	497b      	ldr	r1, [pc, #492]	; (8005d80 <HAL_I2C_Mem_Read+0x224>)
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f000 fc07 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	e1fb      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d101      	bne.n	8005bb2 <HAL_I2C_Mem_Read+0x56>
 8005bae:	2302      	movs	r3, #2
 8005bb0:	e1f4      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d007      	beq.n	8005bd8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f042 0201 	orr.w	r2, r2, #1
 8005bd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005be6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2222      	movs	r2, #34	; 0x22
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2240      	movs	r2, #64	; 0x40
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005c08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4a5b      	ldr	r2, [pc, #364]	; (8005d84 <HAL_I2C_Mem_Read+0x228>)
 8005c18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c1a:	88f8      	ldrh	r0, [r7, #6]
 8005c1c:	893a      	ldrh	r2, [r7, #8]
 8005c1e:	8979      	ldrh	r1, [r7, #10]
 8005c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c22:	9301      	str	r3, [sp, #4]
 8005c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	4603      	mov	r3, r0
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f000 fad4 	bl	80061d8 <I2C_RequestMemoryRead>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e1b0      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d113      	bne.n	8005c6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c42:	2300      	movs	r3, #0
 8005c44:	623b      	str	r3, [r7, #32]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	623b      	str	r3, [r7, #32]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	623b      	str	r3, [r7, #32]
 8005c56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	e184      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d11b      	bne.n	8005caa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c82:	2300      	movs	r3, #0
 8005c84:	61fb      	str	r3, [r7, #28]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	61fb      	str	r3, [r7, #28]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	e164      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d11b      	bne.n	8005cea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	61bb      	str	r3, [r7, #24]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	61bb      	str	r3, [r7, #24]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	61bb      	str	r3, [r7, #24]
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	e144      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	617b      	str	r3, [r7, #20]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005d00:	e138      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	f200 80f1 	bhi.w	8005eee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d123      	bne.n	8005d5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f000 fc9d 	bl	8006658 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e139      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	691a      	ldr	r2, [r3, #16]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3a:	1c5a      	adds	r2, r3, #1
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	3b01      	subs	r3, #1
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d5a:	e10b      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d14e      	bne.n	8005e02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d66:	9300      	str	r3, [sp, #0]
 8005d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	4906      	ldr	r1, [pc, #24]	; (8005d88 <HAL_I2C_Mem_Read+0x22c>)
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f000 fb1a 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d008      	beq.n	8005d8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e10e      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
 8005d7e:	bf00      	nop
 8005d80:	00100002 	.word	0x00100002
 8005d84:	ffff0000 	.word	0xffff0000
 8005d88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db8:	3b01      	subs	r3, #1
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	691a      	ldr	r2, [r3, #16]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd8:	b2d2      	uxtb	r2, r2
 8005dda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e00:	e0b8      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e08:	2200      	movs	r2, #0
 8005e0a:	4966      	ldr	r1, [pc, #408]	; (8005fa4 <HAL_I2C_Mem_Read+0x448>)
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 facb 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e0bf      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	691a      	ldr	r2, [r3, #16]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	3b01      	subs	r3, #1
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	9300      	str	r3, [sp, #0]
 8005e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e64:	2200      	movs	r2, #0
 8005e66:	494f      	ldr	r1, [pc, #316]	; (8005fa4 <HAL_I2C_Mem_Read+0x448>)
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 fa9d 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e091      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	691a      	ldr	r2, [r3, #16]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9a:	1c5a      	adds	r2, r3, #1
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	691a      	ldr	r2, [r3, #16]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec4:	b2d2      	uxtb	r2, r2
 8005ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005eec:	e042      	b.n	8005f74 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 fbb0 	bl	8006658 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e04c      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
        }

        /*  data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	691a      	ldr	r2, [r3, #16]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0c:	b2d2      	uxtb	r2, r2
 8005f0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	f003 0304 	and.w	r3, r3, #4
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d118      	bne.n	8005f74 <HAL_I2C_Mem_Read+0x418>
        {
          /*  data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	691a      	ldr	r2, [r3, #16]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4c:	b2d2      	uxtb	r2, r2
 8005f4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f47f aec2 	bne.w	8005d02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	e000      	b.n	8005f9c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005f9a:	2302      	movs	r3, #2
  }
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3728      	adds	r7, #40	; 0x28
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	00010004 	.word	0x00010004

08005fa8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	607a      	str	r2, [r7, #4]
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d006      	beq.n	8005fd2 <I2C_MasterRequestWrite+0x2a>
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d003      	beq.n	8005fd2 <I2C_MasterRequestWrite+0x2a>
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005fd0:	d108      	bne.n	8005fe4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	e00b      	b.n	8005ffc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe8:	2b12      	cmp	r3, #18
 8005fea:	d107      	bne.n	8005ffc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ffa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f000 f9cd 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00d      	beq.n	8006030 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800601e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006022:	d103      	bne.n	800602c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f44f 7200 	mov.w	r2, #512	; 0x200
 800602a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e035      	b.n	800609c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006038:	d108      	bne.n	800604c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800603a:	897b      	ldrh	r3, [r7, #10]
 800603c:	b2db      	uxtb	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006048:	611a      	str	r2, [r3, #16]
 800604a:	e01b      	b.n	8006084 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800604c:	897b      	ldrh	r3, [r7, #10]
 800604e:	11db      	asrs	r3, r3, #7
 8006050:	b2db      	uxtb	r3, r3
 8006052:	f003 0306 	and.w	r3, r3, #6
 8006056:	b2db      	uxtb	r3, r3
 8006058:	f063 030f 	orn	r3, r3, #15
 800605c:	b2da      	uxtb	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	490e      	ldr	r1, [pc, #56]	; (80060a4 <I2C_MasterRequestWrite+0xfc>)
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 f9f3 	bl	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e010      	b.n	800609c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800607a:	897b      	ldrh	r3, [r7, #10]
 800607c:	b2da      	uxtb	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	4907      	ldr	r1, [pc, #28]	; (80060a8 <I2C_MasterRequestWrite+0x100>)
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 f9e3 	bl	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e000      	b.n	800609c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	00010008 	.word	0x00010008
 80060a8:	00010002 	.word	0x00010002

080060ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b088      	sub	sp, #32
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	4608      	mov	r0, r1
 80060b6:	4611      	mov	r1, r2
 80060b8:	461a      	mov	r2, r3
 80060ba:	4603      	mov	r3, r0
 80060bc:	817b      	strh	r3, [r7, #10]
 80060be:	460b      	mov	r3, r1
 80060c0:	813b      	strh	r3, [r7, #8]
 80060c2:	4613      	mov	r3, r2
 80060c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	2200      	movs	r2, #0
 80060de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 f960 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00d      	beq.n	800610a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060fc:	d103      	bne.n	8006106 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006104:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e05f      	b.n	80061ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800610a:	897b      	ldrh	r3, [r7, #10]
 800610c:	b2db      	uxtb	r3, r3
 800610e:	461a      	mov	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006118:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800611a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611c:	6a3a      	ldr	r2, [r7, #32]
 800611e:	492d      	ldr	r1, [pc, #180]	; (80061d4 <I2C_RequestMemoryWrite+0x128>)
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 f998 	bl	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e04c      	b.n	80061ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006130:	2300      	movs	r3, #0
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	617b      	str	r3, [r7, #20]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	617b      	str	r3, [r7, #20]
 8006144:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006148:	6a39      	ldr	r1, [r7, #32]
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f000 fa02 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00d      	beq.n	8006172 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615a:	2b04      	cmp	r3, #4
 800615c:	d107      	bne.n	800616e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800616c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e02b      	b.n	80061ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006172:	88fb      	ldrh	r3, [r7, #6]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d105      	bne.n	8006184 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006178:	893b      	ldrh	r3, [r7, #8]
 800617a:	b2da      	uxtb	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	611a      	str	r2, [r3, #16]
 8006182:	e021      	b.n	80061c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006184:	893b      	ldrh	r3, [r7, #8]
 8006186:	0a1b      	lsrs	r3, r3, #8
 8006188:	b29b      	uxth	r3, r3
 800618a:	b2da      	uxtb	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006194:	6a39      	ldr	r1, [r7, #32]
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f000 f9dc 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00d      	beq.n	80061be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d107      	bne.n	80061ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e005      	b.n	80061ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061be:	893b      	ldrh	r3, [r7, #8]
 80061c0:	b2da      	uxtb	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3718      	adds	r7, #24
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	00010002 	.word	0x00010002

080061d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af02      	add	r7, sp, #8
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	4608      	mov	r0, r1
 80061e2:	4611      	mov	r1, r2
 80061e4:	461a      	mov	r2, r3
 80061e6:	4603      	mov	r3, r0
 80061e8:	817b      	strh	r3, [r7, #10]
 80061ea:	460b      	mov	r3, r1
 80061ec:	813b      	strh	r3, [r7, #8]
 80061ee:	4613      	mov	r3, r2
 80061f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006200:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006210:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	2200      	movs	r2, #0
 800621a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 f8c2 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00d      	beq.n	8006246 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006238:	d103      	bne.n	8006242 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006240:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e0aa      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006246:	897b      	ldrh	r3, [r7, #10]
 8006248:	b2db      	uxtb	r3, r3
 800624a:	461a      	mov	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006254:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006258:	6a3a      	ldr	r2, [r7, #32]
 800625a:	4952      	ldr	r1, [pc, #328]	; (80063a4 <I2C_RequestMemoryRead+0x1cc>)
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 f8fa 	bl	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e097      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800626c:	2300      	movs	r3, #0
 800626e:	617b      	str	r3, [r7, #20]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	617b      	str	r3, [r7, #20]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	617b      	str	r3, [r7, #20]
 8006280:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006284:	6a39      	ldr	r1, [r7, #32]
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 f964 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00d      	beq.n	80062ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006296:	2b04      	cmp	r3, #4
 8006298:	d107      	bne.n	80062aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e076      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062ae:	88fb      	ldrh	r3, [r7, #6]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d105      	bne.n	80062c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062b4:	893b      	ldrh	r3, [r7, #8]
 80062b6:	b2da      	uxtb	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	611a      	str	r2, [r3, #16]
 80062be:	e021      	b.n	8006304 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062c0:	893b      	ldrh	r3, [r7, #8]
 80062c2:	0a1b      	lsrs	r3, r3, #8
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	b2da      	uxtb	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062d0:	6a39      	ldr	r1, [r7, #32]
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 f93e 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00d      	beq.n	80062fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d107      	bne.n	80062f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e050      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062fa:	893b      	ldrh	r3, [r7, #8]
 80062fc:	b2da      	uxtb	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006304:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006306:	6a39      	ldr	r1, [r7, #32]
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	f000 f923 	bl	8006554 <I2C_WaitOnTXEFlagUntilTimeout>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d00d      	beq.n	8006330 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006318:	2b04      	cmp	r3, #4
 800631a:	d107      	bne.n	800632c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800632a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e035      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800633e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006342:	9300      	str	r3, [sp, #0]
 8006344:	6a3b      	ldr	r3, [r7, #32]
 8006346:	2200      	movs	r2, #0
 8006348:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800634c:	68f8      	ldr	r0, [r7, #12]
 800634e:	f000 f82b 	bl	80063a8 <I2C_WaitOnFlagUntilTimeout>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00d      	beq.n	8006374 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006366:	d103      	bne.n	8006370 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800636e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e013      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006374:	897b      	ldrh	r3, [r7, #10]
 8006376:	b2db      	uxtb	r3, r3
 8006378:	f043 0301 	orr.w	r3, r3, #1
 800637c:	b2da      	uxtb	r2, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006386:	6a3a      	ldr	r2, [r7, #32]
 8006388:	4906      	ldr	r1, [pc, #24]	; (80063a4 <I2C_RequestMemoryRead+0x1cc>)
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 f863 	bl	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e000      	b.n	800639c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3718      	adds	r7, #24
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	00010002 	.word	0x00010002

080063a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	603b      	str	r3, [r7, #0]
 80063b4:	4613      	mov	r3, r2
 80063b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063b8:	e025      	b.n	8006406 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c0:	d021      	beq.n	8006406 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063c2:	f7fe fced 	bl	8004da0 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d302      	bcc.n	80063d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d116      	bne.n	8006406 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2200      	movs	r2, #0
 80063dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2220      	movs	r2, #32
 80063e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f2:	f043 0220 	orr.w	r2, r3, #32
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e023      	b.n	800644e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	0c1b      	lsrs	r3, r3, #16
 800640a:	b2db      	uxtb	r3, r3
 800640c:	2b01      	cmp	r3, #1
 800640e:	d10d      	bne.n	800642c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	43da      	mvns	r2, r3
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4013      	ands	r3, r2
 800641c:	b29b      	uxth	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	bf0c      	ite	eq
 8006422:	2301      	moveq	r3, #1
 8006424:	2300      	movne	r3, #0
 8006426:	b2db      	uxtb	r3, r3
 8006428:	461a      	mov	r2, r3
 800642a:	e00c      	b.n	8006446 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	43da      	mvns	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	4013      	ands	r3, r2
 8006438:	b29b      	uxth	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	bf0c      	ite	eq
 800643e:	2301      	moveq	r3, #1
 8006440:	2300      	movne	r3, #0
 8006442:	b2db      	uxtb	r3, r3
 8006444:	461a      	mov	r2, r3
 8006446:	79fb      	ldrb	r3, [r7, #7]
 8006448:	429a      	cmp	r2, r3
 800644a:	d0b6      	beq.n	80063ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006456:	b580      	push	{r7, lr}
 8006458:	b084      	sub	sp, #16
 800645a:	af00      	add	r7, sp, #0
 800645c:	60f8      	str	r0, [r7, #12]
 800645e:	60b9      	str	r1, [r7, #8]
 8006460:	607a      	str	r2, [r7, #4]
 8006462:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006464:	e051      	b.n	800650a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006470:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006474:	d123      	bne.n	80064be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006484:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800648e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2220      	movs	r2, #32
 800649a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064aa:	f043 0204 	orr.w	r2, r3, #4
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e046      	b.n	800654c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c4:	d021      	beq.n	800650a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064c6:	f7fe fc6b 	bl	8004da0 <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d302      	bcc.n	80064dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d116      	bne.n	800650a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2220      	movs	r2, #32
 80064e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	f043 0220 	orr.w	r2, r3, #32
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e020      	b.n	800654c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	0c1b      	lsrs	r3, r3, #16
 800650e:	b2db      	uxtb	r3, r3
 8006510:	2b01      	cmp	r3, #1
 8006512:	d10c      	bne.n	800652e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	43da      	mvns	r2, r3
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	4013      	ands	r3, r2
 8006520:	b29b      	uxth	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	bf14      	ite	ne
 8006526:	2301      	movne	r3, #1
 8006528:	2300      	moveq	r3, #0
 800652a:	b2db      	uxtb	r3, r3
 800652c:	e00b      	b.n	8006546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	43da      	mvns	r2, r3
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	4013      	ands	r3, r2
 800653a:	b29b      	uxth	r3, r3
 800653c:	2b00      	cmp	r3, #0
 800653e:	bf14      	ite	ne
 8006540:	2301      	movne	r3, #1
 8006542:	2300      	moveq	r3, #0
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d18d      	bne.n	8006466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006560:	e02d      	b.n	80065be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f000 f8ce 	bl	8006704 <I2C_IsAcknowledgeFailed>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e02d      	b.n	80065ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006578:	d021      	beq.n	80065be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800657a:	f7fe fc11 	bl	8004da0 <HAL_GetTick>
 800657e:	4602      	mov	r2, r0
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	429a      	cmp	r2, r3
 8006588:	d302      	bcc.n	8006590 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d116      	bne.n	80065be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2220      	movs	r2, #32
 800659a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	f043 0220 	orr.w	r2, r3, #32
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e007      	b.n	80065ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c8:	2b80      	cmp	r3, #128	; 0x80
 80065ca:	d1ca      	bne.n	8006562 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b084      	sub	sp, #16
 80065da:	af00      	add	r7, sp, #0
 80065dc:	60f8      	str	r0, [r7, #12]
 80065de:	60b9      	str	r1, [r7, #8]
 80065e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065e2:	e02d      	b.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065e4:	68f8      	ldr	r0, [r7, #12]
 80065e6:	f000 f88d 	bl	8006704 <I2C_IsAcknowledgeFailed>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d001      	beq.n	80065f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e02d      	b.n	8006650 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fa:	d021      	beq.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065fc:	f7fe fbd0 	bl	8004da0 <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	68ba      	ldr	r2, [r7, #8]
 8006608:	429a      	cmp	r2, r3
 800660a:	d302      	bcc.n	8006612 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d116      	bne.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2220      	movs	r2, #32
 800661c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662c:	f043 0220 	orr.w	r2, r3, #32
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e007      	b.n	8006650 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	f003 0304 	and.w	r3, r3, #4
 800664a:	2b04      	cmp	r3, #4
 800664c:	d1ca      	bne.n	80065e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006664:	e042      	b.n	80066ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	f003 0310 	and.w	r3, r3, #16
 8006670:	2b10      	cmp	r3, #16
 8006672:	d119      	bne.n	80066a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f06f 0210 	mvn.w	r2, #16
 800667c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2220      	movs	r2, #32
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e029      	b.n	80066fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066a8:	f7fe fb7a 	bl	8004da0 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d302      	bcc.n	80066be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d116      	bne.n	80066ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2220      	movs	r2, #32
 80066c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d8:	f043 0220 	orr.w	r2, r3, #32
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e007      	b.n	80066fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f6:	2b40      	cmp	r3, #64	; 0x40
 80066f8:	d1b5      	bne.n	8006666 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800671a:	d11b      	bne.n	8006754 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006724:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006740:	f043 0204 	orr.w	r2, r3, #4
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e000      	b.n	8006756 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	370c      	adds	r7, #12
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
	...

08006764 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e267      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	d075      	beq.n	800686e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006782:	4b88      	ldr	r3, [pc, #544]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f003 030c 	and.w	r3, r3, #12
 800678a:	2b04      	cmp	r3, #4
 800678c:	d00c      	beq.n	80067a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800678e:	4b85      	ldr	r3, [pc, #532]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006796:	2b08      	cmp	r3, #8
 8006798:	d112      	bne.n	80067c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800679a:	4b82      	ldr	r3, [pc, #520]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067a6:	d10b      	bne.n	80067c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067a8:	4b7e      	ldr	r3, [pc, #504]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d05b      	beq.n	800686c <HAL_RCC_OscConfig+0x108>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d157      	bne.n	800686c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e242      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067c8:	d106      	bne.n	80067d8 <HAL_RCC_OscConfig+0x74>
 80067ca:	4b76      	ldr	r3, [pc, #472]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a75      	ldr	r2, [pc, #468]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d4:	6013      	str	r3, [r2, #0]
 80067d6:	e01d      	b.n	8006814 <HAL_RCC_OscConfig+0xb0>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067e0:	d10c      	bne.n	80067fc <HAL_RCC_OscConfig+0x98>
 80067e2:	4b70      	ldr	r3, [pc, #448]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a6f      	ldr	r2, [pc, #444]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	4b6d      	ldr	r3, [pc, #436]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a6c      	ldr	r2, [pc, #432]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067f8:	6013      	str	r3, [r2, #0]
 80067fa:	e00b      	b.n	8006814 <HAL_RCC_OscConfig+0xb0>
 80067fc:	4b69      	ldr	r3, [pc, #420]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a68      	ldr	r2, [pc, #416]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006806:	6013      	str	r3, [r2, #0]
 8006808:	4b66      	ldr	r3, [pc, #408]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a65      	ldr	r2, [pc, #404]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 800680e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d013      	beq.n	8006844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800681c:	f7fe fac0 	bl	8004da0 <HAL_GetTick>
 8006820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006822:	e008      	b.n	8006836 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006824:	f7fe fabc 	bl	8004da0 <HAL_GetTick>
 8006828:	4602      	mov	r2, r0
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	1ad3      	subs	r3, r2, r3
 800682e:	2b64      	cmp	r3, #100	; 0x64
 8006830:	d901      	bls.n	8006836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e207      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006836:	4b5b      	ldr	r3, [pc, #364]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d0f0      	beq.n	8006824 <HAL_RCC_OscConfig+0xc0>
 8006842:	e014      	b.n	800686e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006844:	f7fe faac 	bl	8004da0 <HAL_GetTick>
 8006848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800684a:	e008      	b.n	800685e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800684c:	f7fe faa8 	bl	8004da0 <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	2b64      	cmp	r3, #100	; 0x64
 8006858:	d901      	bls.n	800685e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	e1f3      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800685e:	4b51      	ldr	r3, [pc, #324]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1f0      	bne.n	800684c <HAL_RCC_OscConfig+0xe8>
 800686a:	e000      	b.n	800686e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800686c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d063      	beq.n	8006942 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800687a:	4b4a      	ldr	r3, [pc, #296]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f003 030c 	and.w	r3, r3, #12
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00b      	beq.n	800689e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006886:	4b47      	ldr	r3, [pc, #284]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800688e:	2b08      	cmp	r3, #8
 8006890:	d11c      	bne.n	80068cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006892:	4b44      	ldr	r3, [pc, #272]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d116      	bne.n	80068cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800689e:	4b41      	ldr	r3, [pc, #260]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0302 	and.w	r3, r3, #2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d005      	beq.n	80068b6 <HAL_RCC_OscConfig+0x152>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d001      	beq.n	80068b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e1c7      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068b6:	4b3b      	ldr	r3, [pc, #236]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	4937      	ldr	r1, [pc, #220]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068ca:	e03a      	b.n	8006942 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d020      	beq.n	8006916 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068d4:	4b34      	ldr	r3, [pc, #208]	; (80069a8 <HAL_RCC_OscConfig+0x244>)
 80068d6:	2201      	movs	r2, #1
 80068d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068da:	f7fe fa61 	bl	8004da0 <HAL_GetTick>
 80068de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068e0:	e008      	b.n	80068f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068e2:	f7fe fa5d 	bl	8004da0 <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d901      	bls.n	80068f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e1a8      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068f4:	4b2b      	ldr	r3, [pc, #172]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d0f0      	beq.n	80068e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006900:	4b28      	ldr	r3, [pc, #160]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	691b      	ldr	r3, [r3, #16]
 800690c:	00db      	lsls	r3, r3, #3
 800690e:	4925      	ldr	r1, [pc, #148]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006910:	4313      	orrs	r3, r2
 8006912:	600b      	str	r3, [r1, #0]
 8006914:	e015      	b.n	8006942 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006916:	4b24      	ldr	r3, [pc, #144]	; (80069a8 <HAL_RCC_OscConfig+0x244>)
 8006918:	2200      	movs	r2, #0
 800691a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800691c:	f7fe fa40 	bl	8004da0 <HAL_GetTick>
 8006920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006922:	e008      	b.n	8006936 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006924:	f7fe fa3c 	bl	8004da0 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	2b02      	cmp	r3, #2
 8006930:	d901      	bls.n	8006936 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006932:	2303      	movs	r3, #3
 8006934:	e187      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006936:	4b1b      	ldr	r3, [pc, #108]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0302 	and.w	r3, r3, #2
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1f0      	bne.n	8006924 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0308 	and.w	r3, r3, #8
 800694a:	2b00      	cmp	r3, #0
 800694c:	d036      	beq.n	80069bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d016      	beq.n	8006984 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006956:	4b15      	ldr	r3, [pc, #84]	; (80069ac <HAL_RCC_OscConfig+0x248>)
 8006958:	2201      	movs	r2, #1
 800695a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800695c:	f7fe fa20 	bl	8004da0 <HAL_GetTick>
 8006960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006962:	e008      	b.n	8006976 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006964:	f7fe fa1c 	bl	8004da0 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d901      	bls.n	8006976 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e167      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006976:	4b0b      	ldr	r3, [pc, #44]	; (80069a4 <HAL_RCC_OscConfig+0x240>)
 8006978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800697a:	f003 0302 	and.w	r3, r3, #2
 800697e:	2b00      	cmp	r3, #0
 8006980:	d0f0      	beq.n	8006964 <HAL_RCC_OscConfig+0x200>
 8006982:	e01b      	b.n	80069bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006984:	4b09      	ldr	r3, [pc, #36]	; (80069ac <HAL_RCC_OscConfig+0x248>)
 8006986:	2200      	movs	r2, #0
 8006988:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800698a:	f7fe fa09 	bl	8004da0 <HAL_GetTick>
 800698e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006990:	e00e      	b.n	80069b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006992:	f7fe fa05 	bl	8004da0 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	2b02      	cmp	r3, #2
 800699e:	d907      	bls.n	80069b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e150      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
 80069a4:	40023800 	.word	0x40023800
 80069a8:	42470000 	.word	0x42470000
 80069ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069b0:	4b88      	ldr	r3, [pc, #544]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 80069b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069b4:	f003 0302 	and.w	r3, r3, #2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1ea      	bne.n	8006992 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0304 	and.w	r3, r3, #4
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 8097 	beq.w	8006af8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069ca:	2300      	movs	r3, #0
 80069cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069ce:	4b81      	ldr	r3, [pc, #516]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10f      	bne.n	80069fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069da:	2300      	movs	r3, #0
 80069dc:	60bb      	str	r3, [r7, #8]
 80069de:	4b7d      	ldr	r3, [pc, #500]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 80069e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e2:	4a7c      	ldr	r2, [pc, #496]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 80069e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069e8:	6413      	str	r3, [r2, #64]	; 0x40
 80069ea:	4b7a      	ldr	r3, [pc, #488]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 80069ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069f2:	60bb      	str	r3, [r7, #8]
 80069f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069f6:	2301      	movs	r3, #1
 80069f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069fa:	4b77      	ldr	r3, [pc, #476]	; (8006bd8 <HAL_RCC_OscConfig+0x474>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d118      	bne.n	8006a38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a06:	4b74      	ldr	r3, [pc, #464]	; (8006bd8 <HAL_RCC_OscConfig+0x474>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a73      	ldr	r2, [pc, #460]	; (8006bd8 <HAL_RCC_OscConfig+0x474>)
 8006a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a12:	f7fe f9c5 	bl	8004da0 <HAL_GetTick>
 8006a16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a18:	e008      	b.n	8006a2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a1a:	f7fe f9c1 	bl	8004da0 <HAL_GetTick>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	1ad3      	subs	r3, r2, r3
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d901      	bls.n	8006a2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a28:	2303      	movs	r3, #3
 8006a2a:	e10c      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a2c:	4b6a      	ldr	r3, [pc, #424]	; (8006bd8 <HAL_RCC_OscConfig+0x474>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d0f0      	beq.n	8006a1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d106      	bne.n	8006a4e <HAL_RCC_OscConfig+0x2ea>
 8006a40:	4b64      	ldr	r3, [pc, #400]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a44:	4a63      	ldr	r2, [pc, #396]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a46:	f043 0301 	orr.w	r3, r3, #1
 8006a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a4c:	e01c      	b.n	8006a88 <HAL_RCC_OscConfig+0x324>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	2b05      	cmp	r3, #5
 8006a54:	d10c      	bne.n	8006a70 <HAL_RCC_OscConfig+0x30c>
 8006a56:	4b5f      	ldr	r3, [pc, #380]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a5a:	4a5e      	ldr	r2, [pc, #376]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a5c:	f043 0304 	orr.w	r3, r3, #4
 8006a60:	6713      	str	r3, [r2, #112]	; 0x70
 8006a62:	4b5c      	ldr	r3, [pc, #368]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a66:	4a5b      	ldr	r2, [pc, #364]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a68:	f043 0301 	orr.w	r3, r3, #1
 8006a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a6e:	e00b      	b.n	8006a88 <HAL_RCC_OscConfig+0x324>
 8006a70:	4b58      	ldr	r3, [pc, #352]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a74:	4a57      	ldr	r2, [pc, #348]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a76:	f023 0301 	bic.w	r3, r3, #1
 8006a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a7c:	4b55      	ldr	r3, [pc, #340]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a80:	4a54      	ldr	r2, [pc, #336]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006a82:	f023 0304 	bic.w	r3, r3, #4
 8006a86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d015      	beq.n	8006abc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a90:	f7fe f986 	bl	8004da0 <HAL_GetTick>
 8006a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a96:	e00a      	b.n	8006aae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a98:	f7fe f982 	bl	8004da0 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d901      	bls.n	8006aae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e0cb      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aae:	4b49      	ldr	r3, [pc, #292]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab2:	f003 0302 	and.w	r3, r3, #2
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d0ee      	beq.n	8006a98 <HAL_RCC_OscConfig+0x334>
 8006aba:	e014      	b.n	8006ae6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006abc:	f7fe f970 	bl	8004da0 <HAL_GetTick>
 8006ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ac2:	e00a      	b.n	8006ada <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ac4:	f7fe f96c 	bl	8004da0 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d901      	bls.n	8006ada <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e0b5      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ada:	4b3e      	ldr	r3, [pc, #248]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1ee      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ae6:	7dfb      	ldrb	r3, [r7, #23]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d105      	bne.n	8006af8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aec:	4b39      	ldr	r3, [pc, #228]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af0:	4a38      	ldr	r2, [pc, #224]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006af2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006af6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 80a1 	beq.w	8006c44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b02:	4b34      	ldr	r3, [pc, #208]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f003 030c 	and.w	r3, r3, #12
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d05c      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d141      	bne.n	8006b9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b16:	4b31      	ldr	r3, [pc, #196]	; (8006bdc <HAL_RCC_OscConfig+0x478>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b1c:	f7fe f940 	bl	8004da0 <HAL_GetTick>
 8006b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b22:	e008      	b.n	8006b36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b24:	f7fe f93c 	bl	8004da0 <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e087      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b36:	4b27      	ldr	r3, [pc, #156]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1f0      	bne.n	8006b24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69da      	ldr	r2, [r3, #28]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	431a      	orrs	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	019b      	lsls	r3, r3, #6
 8006b52:	431a      	orrs	r2, r3
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b58:	085b      	lsrs	r3, r3, #1
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	041b      	lsls	r3, r3, #16
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b64:	061b      	lsls	r3, r3, #24
 8006b66:	491b      	ldr	r1, [pc, #108]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b6c:	4b1b      	ldr	r3, [pc, #108]	; (8006bdc <HAL_RCC_OscConfig+0x478>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b72:	f7fe f915 	bl	8004da0 <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b78:	e008      	b.n	8006b8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b7a:	f7fe f911 	bl	8004da0 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e05c      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b8c:	4b11      	ldr	r3, [pc, #68]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0f0      	beq.n	8006b7a <HAL_RCC_OscConfig+0x416>
 8006b98:	e054      	b.n	8006c44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b9a:	4b10      	ldr	r3, [pc, #64]	; (8006bdc <HAL_RCC_OscConfig+0x478>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba0:	f7fe f8fe 	bl	8004da0 <HAL_GetTick>
 8006ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ba6:	e008      	b.n	8006bba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ba8:	f7fe f8fa 	bl	8004da0 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d901      	bls.n	8006bba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e045      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bba:	4b06      	ldr	r3, [pc, #24]	; (8006bd4 <HAL_RCC_OscConfig+0x470>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1f0      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x444>
 8006bc6:	e03d      	b.n	8006c44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d107      	bne.n	8006be0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e038      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	40007000 	.word	0x40007000
 8006bdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006be0:	4b1b      	ldr	r3, [pc, #108]	; (8006c50 <HAL_RCC_OscConfig+0x4ec>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d028      	beq.n	8006c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d121      	bne.n	8006c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d11a      	bne.n	8006c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c10:	4013      	ands	r3, r2
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d111      	bne.n	8006c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c26:	085b      	lsrs	r3, r3, #1
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d107      	bne.n	8006c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d001      	beq.n	8006c44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e000      	b.n	8006c46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3718      	adds	r7, #24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	40023800 	.word	0x40023800

08006c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e0cc      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c68:	4b68      	ldr	r3, [pc, #416]	; (8006e0c <HAL_RCC_ClockConfig+0x1b8>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0307 	and.w	r3, r3, #7
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d90c      	bls.n	8006c90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c76:	4b65      	ldr	r3, [pc, #404]	; (8006e0c <HAL_RCC_ClockConfig+0x1b8>)
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	b2d2      	uxtb	r2, r2
 8006c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c7e:	4b63      	ldr	r3, [pc, #396]	; (8006e0c <HAL_RCC_ClockConfig+0x1b8>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	683a      	ldr	r2, [r7, #0]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d001      	beq.n	8006c90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0b8      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d020      	beq.n	8006cde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0304 	and.w	r3, r3, #4
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d005      	beq.n	8006cb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ca8:	4b59      	ldr	r3, [pc, #356]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	4a58      	ldr	r2, [pc, #352]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006cae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006cb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0308 	and.w	r3, r3, #8
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d005      	beq.n	8006ccc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006cc0:	4b53      	ldr	r3, [pc, #332]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	4a52      	ldr	r2, [pc, #328]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006cca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ccc:	4b50      	ldr	r3, [pc, #320]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	494d      	ldr	r1, [pc, #308]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d044      	beq.n	8006d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d107      	bne.n	8006d02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cf2:	4b47      	ldr	r3, [pc, #284]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d119      	bne.n	8006d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e07f      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d003      	beq.n	8006d12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d0e:	2b03      	cmp	r3, #3
 8006d10:	d107      	bne.n	8006d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d12:	4b3f      	ldr	r3, [pc, #252]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d109      	bne.n	8006d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e06f      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d22:	4b3b      	ldr	r3, [pc, #236]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 0302 	and.w	r3, r3, #2
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e067      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d32:	4b37      	ldr	r3, [pc, #220]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	f023 0203 	bic.w	r2, r3, #3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	4934      	ldr	r1, [pc, #208]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006d40:	4313      	orrs	r3, r2
 8006d42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d44:	f7fe f82c 	bl	8004da0 <HAL_GetTick>
 8006d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d4a:	e00a      	b.n	8006d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d4c:	f7fe f828 	bl	8004da0 <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d901      	bls.n	8006d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e04f      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d62:	4b2b      	ldr	r3, [pc, #172]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f003 020c 	and.w	r2, r3, #12
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d1eb      	bne.n	8006d4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d74:	4b25      	ldr	r3, [pc, #148]	; (8006e0c <HAL_RCC_ClockConfig+0x1b8>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 0307 	and.w	r3, r3, #7
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d20c      	bcs.n	8006d9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d82:	4b22      	ldr	r3, [pc, #136]	; (8006e0c <HAL_RCC_ClockConfig+0x1b8>)
 8006d84:	683a      	ldr	r2, [r7, #0]
 8006d86:	b2d2      	uxtb	r2, r2
 8006d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d8a:	4b20      	ldr	r3, [pc, #128]	; (8006e0c <HAL_RCC_ClockConfig+0x1b8>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0307 	and.w	r3, r3, #7
 8006d92:	683a      	ldr	r2, [r7, #0]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d001      	beq.n	8006d9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e032      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0304 	and.w	r3, r3, #4
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d008      	beq.n	8006dba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006da8:	4b19      	ldr	r3, [pc, #100]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	4916      	ldr	r1, [pc, #88]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 0308 	and.w	r3, r3, #8
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d009      	beq.n	8006dda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dc6:	4b12      	ldr	r3, [pc, #72]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	00db      	lsls	r3, r3, #3
 8006dd4:	490e      	ldr	r1, [pc, #56]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006dda:	f000 f821 	bl	8006e20 <HAL_RCC_GetSysClockFreq>
 8006dde:	4602      	mov	r2, r0
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <HAL_RCC_ClockConfig+0x1bc>)
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	091b      	lsrs	r3, r3, #4
 8006de6:	f003 030f 	and.w	r3, r3, #15
 8006dea:	490a      	ldr	r1, [pc, #40]	; (8006e14 <HAL_RCC_ClockConfig+0x1c0>)
 8006dec:	5ccb      	ldrb	r3, [r1, r3]
 8006dee:	fa22 f303 	lsr.w	r3, r2, r3
 8006df2:	4a09      	ldr	r2, [pc, #36]	; (8006e18 <HAL_RCC_ClockConfig+0x1c4>)
 8006df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006df6:	4b09      	ldr	r3, [pc, #36]	; (8006e1c <HAL_RCC_ClockConfig+0x1c8>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7fd ff8c 	bl	8004d18 <HAL_InitTick>

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	40023c00 	.word	0x40023c00
 8006e10:	40023800 	.word	0x40023800
 8006e14:	0800ad60 	.word	0x0800ad60
 8006e18:	20000010 	.word	0x20000010
 8006e1c:	2000001c 	.word	0x2000001c

08006e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e24:	b094      	sub	sp, #80	; 0x50
 8006e26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	647b      	str	r3, [r7, #68]	; 0x44
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e30:	2300      	movs	r3, #0
 8006e32:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e34:	2300      	movs	r3, #0
 8006e36:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e38:	4b79      	ldr	r3, [pc, #484]	; (8007020 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	f003 030c 	and.w	r3, r3, #12
 8006e40:	2b08      	cmp	r3, #8
 8006e42:	d00d      	beq.n	8006e60 <HAL_RCC_GetSysClockFreq+0x40>
 8006e44:	2b08      	cmp	r3, #8
 8006e46:	f200 80e1 	bhi.w	800700c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d002      	beq.n	8006e54 <HAL_RCC_GetSysClockFreq+0x34>
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	d003      	beq.n	8006e5a <HAL_RCC_GetSysClockFreq+0x3a>
 8006e52:	e0db      	b.n	800700c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e54:	4b73      	ldr	r3, [pc, #460]	; (8007024 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e56:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006e58:	e0db      	b.n	8007012 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e5a:	4b72      	ldr	r3, [pc, #456]	; (8007024 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e5c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006e5e:	e0d8      	b.n	8007012 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e60:	4b6f      	ldr	r3, [pc, #444]	; (8007020 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e68:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e6a:	4b6d      	ldr	r3, [pc, #436]	; (8007020 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d063      	beq.n	8006f3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e76:	4b6a      	ldr	r3, [pc, #424]	; (8007020 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	099b      	lsrs	r3, r3, #6
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e80:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e88:	633b      	str	r3, [r7, #48]	; 0x30
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	637b      	str	r3, [r7, #52]	; 0x34
 8006e8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006e92:	4622      	mov	r2, r4
 8006e94:	462b      	mov	r3, r5
 8006e96:	f04f 0000 	mov.w	r0, #0
 8006e9a:	f04f 0100 	mov.w	r1, #0
 8006e9e:	0159      	lsls	r1, r3, #5
 8006ea0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ea4:	0150      	lsls	r0, r2, #5
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4621      	mov	r1, r4
 8006eac:	1a51      	subs	r1, r2, r1
 8006eae:	6139      	str	r1, [r7, #16]
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	eb63 0301 	sbc.w	r3, r3, r1
 8006eb6:	617b      	str	r3, [r7, #20]
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	f04f 0300 	mov.w	r3, #0
 8006ec0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ec4:	4659      	mov	r1, fp
 8006ec6:	018b      	lsls	r3, r1, #6
 8006ec8:	4651      	mov	r1, sl
 8006eca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006ece:	4651      	mov	r1, sl
 8006ed0:	018a      	lsls	r2, r1, #6
 8006ed2:	4651      	mov	r1, sl
 8006ed4:	ebb2 0801 	subs.w	r8, r2, r1
 8006ed8:	4659      	mov	r1, fp
 8006eda:	eb63 0901 	sbc.w	r9, r3, r1
 8006ede:	f04f 0200 	mov.w	r2, #0
 8006ee2:	f04f 0300 	mov.w	r3, #0
 8006ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ef2:	4690      	mov	r8, r2
 8006ef4:	4699      	mov	r9, r3
 8006ef6:	4623      	mov	r3, r4
 8006ef8:	eb18 0303 	adds.w	r3, r8, r3
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	462b      	mov	r3, r5
 8006f00:	eb49 0303 	adc.w	r3, r9, r3
 8006f04:	60fb      	str	r3, [r7, #12]
 8006f06:	f04f 0200 	mov.w	r2, #0
 8006f0a:	f04f 0300 	mov.w	r3, #0
 8006f0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f12:	4629      	mov	r1, r5
 8006f14:	028b      	lsls	r3, r1, #10
 8006f16:	4621      	mov	r1, r4
 8006f18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f1c:	4621      	mov	r1, r4
 8006f1e:	028a      	lsls	r2, r1, #10
 8006f20:	4610      	mov	r0, r2
 8006f22:	4619      	mov	r1, r3
 8006f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f26:	2200      	movs	r2, #0
 8006f28:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f30:	f7f9 fcb4 	bl	800089c <__aeabi_uldivmod>
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4613      	mov	r3, r2
 8006f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f3c:	e058      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f3e:	4b38      	ldr	r3, [pc, #224]	; (8007020 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	099b      	lsrs	r3, r3, #6
 8006f44:	2200      	movs	r2, #0
 8006f46:	4618      	mov	r0, r3
 8006f48:	4611      	mov	r1, r2
 8006f4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f4e:	623b      	str	r3, [r7, #32]
 8006f50:	2300      	movs	r3, #0
 8006f52:	627b      	str	r3, [r7, #36]	; 0x24
 8006f54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f58:	4642      	mov	r2, r8
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	f04f 0000 	mov.w	r0, #0
 8006f60:	f04f 0100 	mov.w	r1, #0
 8006f64:	0159      	lsls	r1, r3, #5
 8006f66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f6a:	0150      	lsls	r0, r2, #5
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4641      	mov	r1, r8
 8006f72:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f76:	4649      	mov	r1, r9
 8006f78:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f7c:	f04f 0200 	mov.w	r2, #0
 8006f80:	f04f 0300 	mov.w	r3, #0
 8006f84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f90:	ebb2 040a 	subs.w	r4, r2, sl
 8006f94:	eb63 050b 	sbc.w	r5, r3, fp
 8006f98:	f04f 0200 	mov.w	r2, #0
 8006f9c:	f04f 0300 	mov.w	r3, #0
 8006fa0:	00eb      	lsls	r3, r5, #3
 8006fa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fa6:	00e2      	lsls	r2, r4, #3
 8006fa8:	4614      	mov	r4, r2
 8006faa:	461d      	mov	r5, r3
 8006fac:	4643      	mov	r3, r8
 8006fae:	18e3      	adds	r3, r4, r3
 8006fb0:	603b      	str	r3, [r7, #0]
 8006fb2:	464b      	mov	r3, r9
 8006fb4:	eb45 0303 	adc.w	r3, r5, r3
 8006fb8:	607b      	str	r3, [r7, #4]
 8006fba:	f04f 0200 	mov.w	r2, #0
 8006fbe:	f04f 0300 	mov.w	r3, #0
 8006fc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	028b      	lsls	r3, r1, #10
 8006fca:	4621      	mov	r1, r4
 8006fcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	028a      	lsls	r2, r1, #10
 8006fd4:	4610      	mov	r0, r2
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fda:	2200      	movs	r2, #0
 8006fdc:	61bb      	str	r3, [r7, #24]
 8006fde:	61fa      	str	r2, [r7, #28]
 8006fe0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fe4:	f7f9 fc5a 	bl	800089c <__aeabi_uldivmod>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	460b      	mov	r3, r1
 8006fec:	4613      	mov	r3, r2
 8006fee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ff0:	4b0b      	ldr	r3, [pc, #44]	; (8007020 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	0c1b      	lsrs	r3, r3, #16
 8006ff6:	f003 0303 	and.w	r3, r3, #3
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	005b      	lsls	r3, r3, #1
 8006ffe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007000:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007004:	fbb2 f3f3 	udiv	r3, r2, r3
 8007008:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800700a:	e002      	b.n	8007012 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800700c:	4b05      	ldr	r3, [pc, #20]	; (8007024 <HAL_RCC_GetSysClockFreq+0x204>)
 800700e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007014:	4618      	mov	r0, r3
 8007016:	3750      	adds	r7, #80	; 0x50
 8007018:	46bd      	mov	sp, r7
 800701a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800701e:	bf00      	nop
 8007020:	40023800 	.word	0x40023800
 8007024:	00f42400 	.word	0x00f42400

08007028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007028:	b480      	push	{r7}
 800702a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800702c:	4b03      	ldr	r3, [pc, #12]	; (800703c <HAL_RCC_GetHCLKFreq+0x14>)
 800702e:	681b      	ldr	r3, [r3, #0]
}
 8007030:	4618      	mov	r0, r3
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop
 800703c:	20000010 	.word	0x20000010

08007040 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007044:	f7ff fff0 	bl	8007028 <HAL_RCC_GetHCLKFreq>
 8007048:	4602      	mov	r2, r0
 800704a:	4b05      	ldr	r3, [pc, #20]	; (8007060 <HAL_RCC_GetPCLK1Freq+0x20>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	0a9b      	lsrs	r3, r3, #10
 8007050:	f003 0307 	and.w	r3, r3, #7
 8007054:	4903      	ldr	r1, [pc, #12]	; (8007064 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007056:	5ccb      	ldrb	r3, [r1, r3]
 8007058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800705c:	4618      	mov	r0, r3
 800705e:	bd80      	pop	{r7, pc}
 8007060:	40023800 	.word	0x40023800
 8007064:	0800ad70 	.word	0x0800ad70

08007068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800706c:	f7ff ffdc 	bl	8007028 <HAL_RCC_GetHCLKFreq>
 8007070:	4602      	mov	r2, r0
 8007072:	4b05      	ldr	r3, [pc, #20]	; (8007088 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	0b5b      	lsrs	r3, r3, #13
 8007078:	f003 0307 	and.w	r3, r3, #7
 800707c:	4903      	ldr	r1, [pc, #12]	; (800708c <HAL_RCC_GetPCLK2Freq+0x24>)
 800707e:	5ccb      	ldrb	r3, [r1, r3]
 8007080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007084:	4618      	mov	r0, r3
 8007086:	bd80      	pop	{r7, pc}
 8007088:	40023800 	.word	0x40023800
 800708c:	0800ad70 	.word	0x0800ad70

08007090 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e07b      	b.n	800719a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d108      	bne.n	80070bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070b2:	d009      	beq.n	80070c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	61da      	str	r2, [r3, #28]
 80070ba:	e005      	b.n	80070c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d106      	bne.n	80070e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7fd f962 	bl	80043ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007110:	431a      	orrs	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800711a:	431a      	orrs	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	f003 0302 	and.w	r3, r3, #2
 8007124:	431a      	orrs	r2, r3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	695b      	ldr	r3, [r3, #20]
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	431a      	orrs	r2, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007138:	431a      	orrs	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007142:	431a      	orrs	r2, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a1b      	ldr	r3, [r3, #32]
 8007148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800714c:	ea42 0103 	orr.w	r1, r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007154:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	430a      	orrs	r2, r1
 800715e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	0c1b      	lsrs	r3, r3, #16
 8007166:	f003 0104 	and.w	r1, r3, #4
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	f003 0210 	and.w	r2, r3, #16
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	430a      	orrs	r2, r1
 8007178:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	69da      	ldr	r2, [r3, #28]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007188:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b084      	sub	sp, #16
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	60f8      	str	r0, [r7, #12]
 80071aa:	60b9      	str	r1, [r7, #8]
 80071ac:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d101      	bne.n	80071b8 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e038      	b.n	800722a <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d106      	bne.n	80071d2 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80071cc:	68f8      	ldr	r0, [r7, #12]
 80071ce:	f7fd fa69 	bl	80046a4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3308      	adds	r3, #8
 80071da:	4619      	mov	r1, r3
 80071dc:	4610      	mov	r0, r2
 80071de:	f001 fdc9 	bl	8008d74 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	461a      	mov	r2, r3
 80071ec:	68b9      	ldr	r1, [r7, #8]
 80071ee:	f001 fe2b 	bl	8008e48 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6858      	ldr	r0, [r3, #4]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	689a      	ldr	r2, [r3, #8]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071fe:	6879      	ldr	r1, [r7, #4]
 8007200:	f001 fe58 	bl	8008eb4 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	6892      	ldr	r2, [r2, #8]
 800720c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	6892      	ldr	r2, [r2, #8]
 8007218:	f041 0101 	orr.w	r1, r1, #1
 800721c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3710      	adds	r7, #16
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b082      	sub	sp, #8
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e041      	b.n	80072c8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b00      	cmp	r3, #0
 800724e:	d106      	bne.n	800725e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f7fd f8ef 	bl	800443c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2202      	movs	r2, #2
 8007262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	3304      	adds	r3, #4
 800726e:	4619      	mov	r1, r3
 8007270:	4610      	mov	r0, r2
 8007272:	f000 fa27 	bl	80076c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2201      	movs	r2, #1
 8007292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2201      	movs	r2, #1
 80072a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d109      	bne.n	80072f4 <HAL_TIM_PWM_Start+0x24>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	bf14      	ite	ne
 80072ec:	2301      	movne	r3, #1
 80072ee:	2300      	moveq	r3, #0
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	e022      	b.n	800733a <HAL_TIM_PWM_Start+0x6a>
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	2b04      	cmp	r3, #4
 80072f8:	d109      	bne.n	800730e <HAL_TIM_PWM_Start+0x3e>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007300:	b2db      	uxtb	r3, r3
 8007302:	2b01      	cmp	r3, #1
 8007304:	bf14      	ite	ne
 8007306:	2301      	movne	r3, #1
 8007308:	2300      	moveq	r3, #0
 800730a:	b2db      	uxtb	r3, r3
 800730c:	e015      	b.n	800733a <HAL_TIM_PWM_Start+0x6a>
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	2b08      	cmp	r3, #8
 8007312:	d109      	bne.n	8007328 <HAL_TIM_PWM_Start+0x58>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800731a:	b2db      	uxtb	r3, r3
 800731c:	2b01      	cmp	r3, #1
 800731e:	bf14      	ite	ne
 8007320:	2301      	movne	r3, #1
 8007322:	2300      	moveq	r3, #0
 8007324:	b2db      	uxtb	r3, r3
 8007326:	e008      	b.n	800733a <HAL_TIM_PWM_Start+0x6a>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b01      	cmp	r3, #1
 8007332:	bf14      	ite	ne
 8007334:	2301      	movne	r3, #1
 8007336:	2300      	moveq	r3, #0
 8007338:	b2db      	uxtb	r3, r3
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e07c      	b.n	800743c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d104      	bne.n	8007352 <HAL_TIM_PWM_Start+0x82>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2202      	movs	r2, #2
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007350:	e013      	b.n	800737a <HAL_TIM_PWM_Start+0xaa>
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b04      	cmp	r3, #4
 8007356:	d104      	bne.n	8007362 <HAL_TIM_PWM_Start+0x92>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2202      	movs	r2, #2
 800735c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007360:	e00b      	b.n	800737a <HAL_TIM_PWM_Start+0xaa>
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	2b08      	cmp	r3, #8
 8007366:	d104      	bne.n	8007372 <HAL_TIM_PWM_Start+0xa2>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007370:	e003      	b.n	800737a <HAL_TIM_PWM_Start+0xaa>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2202      	movs	r2, #2
 8007376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2201      	movs	r2, #1
 8007380:	6839      	ldr	r1, [r7, #0]
 8007382:	4618      	mov	r0, r3
 8007384:	f000 fbee 	bl	8007b64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a2d      	ldr	r2, [pc, #180]	; (8007444 <HAL_TIM_PWM_Start+0x174>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d004      	beq.n	800739c <HAL_TIM_PWM_Start+0xcc>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a2c      	ldr	r2, [pc, #176]	; (8007448 <HAL_TIM_PWM_Start+0x178>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d101      	bne.n	80073a0 <HAL_TIM_PWM_Start+0xd0>
 800739c:	2301      	movs	r3, #1
 800739e:	e000      	b.n	80073a2 <HAL_TIM_PWM_Start+0xd2>
 80073a0:	2300      	movs	r3, #0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d007      	beq.n	80073b6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a22      	ldr	r2, [pc, #136]	; (8007444 <HAL_TIM_PWM_Start+0x174>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d022      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c8:	d01d      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a1f      	ldr	r2, [pc, #124]	; (800744c <HAL_TIM_PWM_Start+0x17c>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d018      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a1d      	ldr	r2, [pc, #116]	; (8007450 <HAL_TIM_PWM_Start+0x180>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d013      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a1c      	ldr	r2, [pc, #112]	; (8007454 <HAL_TIM_PWM_Start+0x184>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d00e      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a16      	ldr	r2, [pc, #88]	; (8007448 <HAL_TIM_PWM_Start+0x178>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d009      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a18      	ldr	r2, [pc, #96]	; (8007458 <HAL_TIM_PWM_Start+0x188>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d004      	beq.n	8007406 <HAL_TIM_PWM_Start+0x136>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a16      	ldr	r2, [pc, #88]	; (800745c <HAL_TIM_PWM_Start+0x18c>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d111      	bne.n	800742a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f003 0307 	and.w	r3, r3, #7
 8007410:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2b06      	cmp	r3, #6
 8007416:	d010      	beq.n	800743a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f042 0201 	orr.w	r2, r2, #1
 8007426:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007428:	e007      	b.n	800743a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0201 	orr.w	r2, r2, #1
 8007438:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	40010000 	.word	0x40010000
 8007448:	40010400 	.word	0x40010400
 800744c:	40000400 	.word	0x40000400
 8007450:	40000800 	.word	0x40000800
 8007454:	40000c00 	.word	0x40000c00
 8007458:	40014000 	.word	0x40014000
 800745c:	40001800 	.word	0x40001800

08007460 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2200      	movs	r2, #0
 8007470:	6839      	ldr	r1, [r7, #0]
 8007472:	4618      	mov	r0, r3
 8007474:	f000 fb76 	bl	8007b64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a2e      	ldr	r2, [pc, #184]	; (8007538 <HAL_TIM_PWM_Stop+0xd8>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d004      	beq.n	800748c <HAL_TIM_PWM_Stop+0x2c>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a2d      	ldr	r2, [pc, #180]	; (800753c <HAL_TIM_PWM_Stop+0xdc>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d101      	bne.n	8007490 <HAL_TIM_PWM_Stop+0x30>
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <HAL_TIM_PWM_Stop+0x32>
 8007490:	2300      	movs	r3, #0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d017      	beq.n	80074c6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6a1a      	ldr	r2, [r3, #32]
 800749c:	f241 1311 	movw	r3, #4369	; 0x1111
 80074a0:	4013      	ands	r3, r2
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10f      	bne.n	80074c6 <HAL_TIM_PWM_Stop+0x66>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	6a1a      	ldr	r2, [r3, #32]
 80074ac:	f240 4344 	movw	r3, #1092	; 0x444
 80074b0:	4013      	ands	r3, r2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d107      	bne.n	80074c6 <HAL_TIM_PWM_Stop+0x66>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80074c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6a1a      	ldr	r2, [r3, #32]
 80074cc:	f241 1311 	movw	r3, #4369	; 0x1111
 80074d0:	4013      	ands	r3, r2
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10f      	bne.n	80074f6 <HAL_TIM_PWM_Stop+0x96>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	6a1a      	ldr	r2, [r3, #32]
 80074dc:	f240 4344 	movw	r3, #1092	; 0x444
 80074e0:	4013      	ands	r3, r2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d107      	bne.n	80074f6 <HAL_TIM_PWM_Stop+0x96>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0201 	bic.w	r2, r2, #1
 80074f4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d104      	bne.n	8007506 <HAL_TIM_PWM_Stop+0xa6>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007504:	e013      	b.n	800752e <HAL_TIM_PWM_Stop+0xce>
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	2b04      	cmp	r3, #4
 800750a:	d104      	bne.n	8007516 <HAL_TIM_PWM_Stop+0xb6>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2201      	movs	r2, #1
 8007510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007514:	e00b      	b.n	800752e <HAL_TIM_PWM_Stop+0xce>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	2b08      	cmp	r3, #8
 800751a:	d104      	bne.n	8007526 <HAL_TIM_PWM_Stop+0xc6>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007524:	e003      	b.n	800752e <HAL_TIM_PWM_Stop+0xce>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3708      	adds	r7, #8
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	40010000 	.word	0x40010000
 800753c:	40010400 	.word	0x40010400

08007540 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800754c:	2300      	movs	r3, #0
 800754e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007556:	2b01      	cmp	r3, #1
 8007558:	d101      	bne.n	800755e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800755a:	2302      	movs	r3, #2
 800755c:	e0ae      	b.n	80076bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b0c      	cmp	r3, #12
 800756a:	f200 809f 	bhi.w	80076ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800756e:	a201      	add	r2, pc, #4	; (adr r2, 8007574 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	080075a9 	.word	0x080075a9
 8007578:	080076ad 	.word	0x080076ad
 800757c:	080076ad 	.word	0x080076ad
 8007580:	080076ad 	.word	0x080076ad
 8007584:	080075e9 	.word	0x080075e9
 8007588:	080076ad 	.word	0x080076ad
 800758c:	080076ad 	.word	0x080076ad
 8007590:	080076ad 	.word	0x080076ad
 8007594:	0800762b 	.word	0x0800762b
 8007598:	080076ad 	.word	0x080076ad
 800759c:	080076ad 	.word	0x080076ad
 80075a0:	080076ad 	.word	0x080076ad
 80075a4:	0800766b 	.word	0x0800766b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68b9      	ldr	r1, [r7, #8]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f000 f928 	bl	8007804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	699a      	ldr	r2, [r3, #24]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f042 0208 	orr.w	r2, r2, #8
 80075c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	699a      	ldr	r2, [r3, #24]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f022 0204 	bic.w	r2, r2, #4
 80075d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6999      	ldr	r1, [r3, #24]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	691a      	ldr	r2, [r3, #16]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	619a      	str	r2, [r3, #24]
      break;
 80075e6:	e064      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68b9      	ldr	r1, [r7, #8]
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 f978 	bl	80078e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	699a      	ldr	r2, [r3, #24]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	699a      	ldr	r2, [r3, #24]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6999      	ldr	r1, [r3, #24]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	021a      	lsls	r2, r3, #8
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	430a      	orrs	r2, r1
 8007626:	619a      	str	r2, [r3, #24]
      break;
 8007628:	e043      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68b9      	ldr	r1, [r7, #8]
 8007630:	4618      	mov	r0, r3
 8007632:	f000 f9cd 	bl	80079d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69da      	ldr	r2, [r3, #28]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f042 0208 	orr.w	r2, r2, #8
 8007644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	69da      	ldr	r2, [r3, #28]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0204 	bic.w	r2, r2, #4
 8007654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	69d9      	ldr	r1, [r3, #28]
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	691a      	ldr	r2, [r3, #16]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	430a      	orrs	r2, r1
 8007666:	61da      	str	r2, [r3, #28]
      break;
 8007668:	e023      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68b9      	ldr	r1, [r7, #8]
 8007670:	4618      	mov	r0, r3
 8007672:	f000 fa21 	bl	8007ab8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	69da      	ldr	r2, [r3, #28]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	69da      	ldr	r2, [r3, #28]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	69d9      	ldr	r1, [r3, #28]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	021a      	lsls	r2, r3, #8
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	430a      	orrs	r2, r1
 80076a8:	61da      	str	r2, [r3, #28]
      break;
 80076aa:	e002      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	75fb      	strb	r3, [r7, #23]
      break;
 80076b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3718      	adds	r7, #24
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a40      	ldr	r2, [pc, #256]	; (80077d8 <TIM_Base_SetConfig+0x114>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d013      	beq.n	8007704 <TIM_Base_SetConfig+0x40>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e2:	d00f      	beq.n	8007704 <TIM_Base_SetConfig+0x40>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a3d      	ldr	r2, [pc, #244]	; (80077dc <TIM_Base_SetConfig+0x118>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d00b      	beq.n	8007704 <TIM_Base_SetConfig+0x40>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a3c      	ldr	r2, [pc, #240]	; (80077e0 <TIM_Base_SetConfig+0x11c>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d007      	beq.n	8007704 <TIM_Base_SetConfig+0x40>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a3b      	ldr	r2, [pc, #236]	; (80077e4 <TIM_Base_SetConfig+0x120>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d003      	beq.n	8007704 <TIM_Base_SetConfig+0x40>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a3a      	ldr	r2, [pc, #232]	; (80077e8 <TIM_Base_SetConfig+0x124>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d108      	bne.n	8007716 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800770a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	68fa      	ldr	r2, [r7, #12]
 8007712:	4313      	orrs	r3, r2
 8007714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a2f      	ldr	r2, [pc, #188]	; (80077d8 <TIM_Base_SetConfig+0x114>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d02b      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007724:	d027      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a2c      	ldr	r2, [pc, #176]	; (80077dc <TIM_Base_SetConfig+0x118>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d023      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a2b      	ldr	r2, [pc, #172]	; (80077e0 <TIM_Base_SetConfig+0x11c>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d01f      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a2a      	ldr	r2, [pc, #168]	; (80077e4 <TIM_Base_SetConfig+0x120>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d01b      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a29      	ldr	r2, [pc, #164]	; (80077e8 <TIM_Base_SetConfig+0x124>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d017      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a28      	ldr	r2, [pc, #160]	; (80077ec <TIM_Base_SetConfig+0x128>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d013      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a27      	ldr	r2, [pc, #156]	; (80077f0 <TIM_Base_SetConfig+0x12c>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d00f      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a26      	ldr	r2, [pc, #152]	; (80077f4 <TIM_Base_SetConfig+0x130>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d00b      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a25      	ldr	r2, [pc, #148]	; (80077f8 <TIM_Base_SetConfig+0x134>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d007      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a24      	ldr	r2, [pc, #144]	; (80077fc <TIM_Base_SetConfig+0x138>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d003      	beq.n	8007776 <TIM_Base_SetConfig+0xb2>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a23      	ldr	r2, [pc, #140]	; (8007800 <TIM_Base_SetConfig+0x13c>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d108      	bne.n	8007788 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800777c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	4313      	orrs	r3, r2
 8007786:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	4313      	orrs	r3, r2
 8007794:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	689a      	ldr	r2, [r3, #8]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a0a      	ldr	r2, [pc, #40]	; (80077d8 <TIM_Base_SetConfig+0x114>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d003      	beq.n	80077bc <TIM_Base_SetConfig+0xf8>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a0c      	ldr	r2, [pc, #48]	; (80077e8 <TIM_Base_SetConfig+0x124>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d103      	bne.n	80077c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	691a      	ldr	r2, [r3, #16]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	615a      	str	r2, [r3, #20]
}
 80077ca:	bf00      	nop
 80077cc:	3714      	adds	r7, #20
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	40010000 	.word	0x40010000
 80077dc:	40000400 	.word	0x40000400
 80077e0:	40000800 	.word	0x40000800
 80077e4:	40000c00 	.word	0x40000c00
 80077e8:	40010400 	.word	0x40010400
 80077ec:	40014000 	.word	0x40014000
 80077f0:	40014400 	.word	0x40014400
 80077f4:	40014800 	.word	0x40014800
 80077f8:	40001800 	.word	0x40001800
 80077fc:	40001c00 	.word	0x40001c00
 8007800:	40002000 	.word	0x40002000

08007804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007804:	b480      	push	{r7}
 8007806:	b087      	sub	sp, #28
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	f023 0201 	bic.w	r2, r3, #1
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a1b      	ldr	r3, [r3, #32]
 800781e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	699b      	ldr	r3, [r3, #24]
 800782a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0303 	bic.w	r3, r3, #3
 800783a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	4313      	orrs	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f023 0302 	bic.w	r3, r3, #2
 800784c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	4313      	orrs	r3, r2
 8007856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a20      	ldr	r2, [pc, #128]	; (80078dc <TIM_OC1_SetConfig+0xd8>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d003      	beq.n	8007868 <TIM_OC1_SetConfig+0x64>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a1f      	ldr	r2, [pc, #124]	; (80078e0 <TIM_OC1_SetConfig+0xdc>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d10c      	bne.n	8007882 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f023 0308 	bic.w	r3, r3, #8
 800786e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	697a      	ldr	r2, [r7, #20]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f023 0304 	bic.w	r3, r3, #4
 8007880:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a15      	ldr	r2, [pc, #84]	; (80078dc <TIM_OC1_SetConfig+0xd8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d003      	beq.n	8007892 <TIM_OC1_SetConfig+0x8e>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a14      	ldr	r2, [pc, #80]	; (80078e0 <TIM_OC1_SetConfig+0xdc>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d111      	bne.n	80078b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	695b      	ldr	r3, [r3, #20]
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	699b      	ldr	r3, [r3, #24]
 80078b0:	693a      	ldr	r2, [r7, #16]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	693a      	ldr	r2, [r7, #16]
 80078ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	685a      	ldr	r2, [r3, #4]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	621a      	str	r2, [r3, #32]
}
 80078d0:	bf00      	nop
 80078d2:	371c      	adds	r7, #28
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40010400 	.word	0x40010400

080078e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	f023 0210 	bic.w	r2, r3, #16
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a1b      	ldr	r3, [r3, #32]
 80078fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800791a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	021b      	lsls	r3, r3, #8
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	4313      	orrs	r3, r2
 8007926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f023 0320 	bic.w	r3, r3, #32
 800792e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	011b      	lsls	r3, r3, #4
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	4313      	orrs	r3, r2
 800793a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a22      	ldr	r2, [pc, #136]	; (80079c8 <TIM_OC2_SetConfig+0xe4>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d003      	beq.n	800794c <TIM_OC2_SetConfig+0x68>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a21      	ldr	r2, [pc, #132]	; (80079cc <TIM_OC2_SetConfig+0xe8>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d10d      	bne.n	8007968 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	011b      	lsls	r3, r3, #4
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	4313      	orrs	r3, r2
 800795e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007966:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a17      	ldr	r2, [pc, #92]	; (80079c8 <TIM_OC2_SetConfig+0xe4>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d003      	beq.n	8007978 <TIM_OC2_SetConfig+0x94>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a16      	ldr	r2, [pc, #88]	; (80079cc <TIM_OC2_SetConfig+0xe8>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d113      	bne.n	80079a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800797e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007986:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	4313      	orrs	r3, r2
 8007992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	4313      	orrs	r3, r2
 800799e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	685a      	ldr	r2, [r3, #4]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	621a      	str	r2, [r3, #32]
}
 80079ba:	bf00      	nop
 80079bc:	371c      	adds	r7, #28
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	40010000 	.word	0x40010000
 80079cc:	40010400 	.word	0x40010400

080079d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f023 0303 	bic.w	r3, r3, #3
 8007a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	021b      	lsls	r3, r3, #8
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a21      	ldr	r2, [pc, #132]	; (8007ab0 <TIM_OC3_SetConfig+0xe0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d003      	beq.n	8007a36 <TIM_OC3_SetConfig+0x66>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a20      	ldr	r2, [pc, #128]	; (8007ab4 <TIM_OC3_SetConfig+0xe4>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d10d      	bne.n	8007a52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	021b      	lsls	r3, r3, #8
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a16      	ldr	r2, [pc, #88]	; (8007ab0 <TIM_OC3_SetConfig+0xe0>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d003      	beq.n	8007a62 <TIM_OC3_SetConfig+0x92>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a15      	ldr	r2, [pc, #84]	; (8007ab4 <TIM_OC3_SetConfig+0xe4>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d113      	bne.n	8007a8a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	695b      	ldr	r3, [r3, #20]
 8007a76:	011b      	lsls	r3, r3, #4
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	621a      	str	r2, [r3, #32]
}
 8007aa4:	bf00      	nop
 8007aa6:	371c      	adds	r7, #28
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr
 8007ab0:	40010000 	.word	0x40010000
 8007ab4:	40010400 	.word	0x40010400

08007ab8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b087      	sub	sp, #28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a1b      	ldr	r3, [r3, #32]
 8007ac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a1b      	ldr	r3, [r3, #32]
 8007ad2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	021b      	lsls	r3, r3, #8
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	031b      	lsls	r3, r3, #12
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a12      	ldr	r2, [pc, #72]	; (8007b5c <TIM_OC4_SetConfig+0xa4>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d003      	beq.n	8007b20 <TIM_OC4_SetConfig+0x68>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a11      	ldr	r2, [pc, #68]	; (8007b60 <TIM_OC4_SetConfig+0xa8>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d109      	bne.n	8007b34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	695b      	ldr	r3, [r3, #20]
 8007b2c:	019b      	lsls	r3, r3, #6
 8007b2e:	697a      	ldr	r2, [r7, #20]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685a      	ldr	r2, [r3, #4]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	621a      	str	r2, [r3, #32]
}
 8007b4e:	bf00      	nop
 8007b50:	371c      	adds	r7, #28
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	40010000 	.word	0x40010000
 8007b60:	40010400 	.word	0x40010400

08007b64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f003 031f 	and.w	r3, r3, #31
 8007b76:	2201      	movs	r2, #1
 8007b78:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6a1a      	ldr	r2, [r3, #32]
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	43db      	mvns	r3, r3
 8007b86:	401a      	ands	r2, r3
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6a1a      	ldr	r2, [r3, #32]
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	f003 031f 	and.w	r3, r3, #31
 8007b96:	6879      	ldr	r1, [r7, #4]
 8007b98:	fa01 f303 	lsl.w	r3, r1, r3
 8007b9c:	431a      	orrs	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	621a      	str	r2, [r3, #32]
}
 8007ba2:	bf00      	nop
 8007ba4:	371c      	adds	r7, #28
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr
	...

08007bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b085      	sub	sp, #20
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e05a      	b.n	8007c7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a21      	ldr	r2, [pc, #132]	; (8007c8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d022      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c14:	d01d      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a1d      	ldr	r2, [pc, #116]	; (8007c90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d018      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a1b      	ldr	r2, [pc, #108]	; (8007c94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d013      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a1a      	ldr	r2, [pc, #104]	; (8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d00e      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a18      	ldr	r2, [pc, #96]	; (8007c9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d009      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a17      	ldr	r2, [pc, #92]	; (8007ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d004      	beq.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a15      	ldr	r2, [pc, #84]	; (8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d10c      	bne.n	8007c6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3714      	adds	r7, #20
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	40010000 	.word	0x40010000
 8007c90:	40000400 	.word	0x40000400
 8007c94:	40000800 	.word	0x40000800
 8007c98:	40000c00 	.word	0x40000c00
 8007c9c:	40010400 	.word	0x40010400
 8007ca0:	40014000 	.word	0x40014000
 8007ca4:	40001800 	.word	0x40001800

08007ca8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d101      	bne.n	8007cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	e03d      	b.n	8007d40 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	695b      	ldr	r3, [r3, #20]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e03f      	b.n	8007dde <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d106      	bne.n	8007d78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7fc fbbe 	bl	80044f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2224      	movs	r2, #36	; 0x24
 8007d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68da      	ldr	r2, [r3, #12]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fd7b 	bl	800888c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	691a      	ldr	r2, [r3, #16]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007da4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	695a      	ldr	r2, [r3, #20]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007db4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3708      	adds	r7, #8
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b08a      	sub	sp, #40	; 0x28
 8007dea:	af02      	add	r7, sp, #8
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	603b      	str	r3, [r7, #0]
 8007df2:	4613      	mov	r3, r2
 8007df4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	2b20      	cmp	r3, #32
 8007e04:	d17c      	bne.n	8007f00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d002      	beq.n	8007e12 <HAL_UART_Transmit+0x2c>
 8007e0c:	88fb      	ldrh	r3, [r7, #6]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e075      	b.n	8007f02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d101      	bne.n	8007e24 <HAL_UART_Transmit+0x3e>
 8007e20:	2302      	movs	r3, #2
 8007e22:	e06e      	b.n	8007f02 <HAL_UART_Transmit+0x11c>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2221      	movs	r2, #33	; 0x21
 8007e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e3a:	f7fc ffb1 	bl	8004da0 <HAL_GetTick>
 8007e3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	88fa      	ldrh	r2, [r7, #6]
 8007e44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	88fa      	ldrh	r2, [r7, #6]
 8007e4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e54:	d108      	bne.n	8007e68 <HAL_UART_Transmit+0x82>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d104      	bne.n	8007e68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	61bb      	str	r3, [r7, #24]
 8007e66:	e003      	b.n	8007e70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007e78:	e02a      	b.n	8007ed0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	2200      	movs	r2, #0
 8007e82:	2180      	movs	r1, #128	; 0x80
 8007e84:	68f8      	ldr	r0, [r7, #12]
 8007e86:	f000 faf9 	bl	800847c <UART_WaitOnFlagUntilTimeout>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d001      	beq.n	8007e94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e036      	b.n	8007f02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d10b      	bne.n	8007eb2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	881b      	ldrh	r3, [r3, #0]
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ea8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	3302      	adds	r3, #2
 8007eae:	61bb      	str	r3, [r7, #24]
 8007eb0:	e007      	b.n	8007ec2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	781a      	ldrb	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	b29a      	uxth	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1cf      	bne.n	8007e7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	9300      	str	r3, [sp, #0]
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	2140      	movs	r1, #64	; 0x40
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f000 fac9 	bl	800847c <UART_WaitOnFlagUntilTimeout>
 8007eea:	4603      	mov	r3, r0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d001      	beq.n	8007ef4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007ef0:	2303      	movs	r3, #3
 8007ef2:	e006      	b.n	8007f02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2220      	movs	r2, #32
 8007ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007efc:	2300      	movs	r3, #0
 8007efe:	e000      	b.n	8007f02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f00:	2302      	movs	r3, #2
  }
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3720      	adds	r7, #32
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
	...

08007f0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b0ba      	sub	sp, #232	; 0xe8
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	695b      	ldr	r3, [r3, #20]
 8007f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007f32:	2300      	movs	r3, #0
 8007f34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f42:	f003 030f 	and.w	r3, r3, #15
 8007f46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007f4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10f      	bne.n	8007f72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f56:	f003 0320 	and.w	r3, r3, #32
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d009      	beq.n	8007f72 <HAL_UART_IRQHandler+0x66>
 8007f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f62:	f003 0320 	and.w	r3, r3, #32
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d003      	beq.n	8007f72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fbd3 	bl	8008716 <UART_Receive_IT>
      return;
 8007f70:	e256      	b.n	8008420 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007f72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 80de 	beq.w	8008138 <HAL_UART_IRQHandler+0x22c>
 8007f7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d106      	bne.n	8007f96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f8c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 80d1 	beq.w	8008138 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00b      	beq.n	8007fba <HAL_UART_IRQHandler+0xae>
 8007fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d005      	beq.n	8007fba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	f043 0201 	orr.w	r2, r3, #1
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fbe:	f003 0304 	and.w	r3, r3, #4
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00b      	beq.n	8007fde <HAL_UART_IRQHandler+0xd2>
 8007fc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007fca:	f003 0301 	and.w	r3, r3, #1
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d005      	beq.n	8007fde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fd6:	f043 0202 	orr.w	r2, r3, #2
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fe2:	f003 0302 	and.w	r3, r3, #2
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00b      	beq.n	8008002 <HAL_UART_IRQHandler+0xf6>
 8007fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007fee:	f003 0301 	and.w	r3, r3, #1
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d005      	beq.n	8008002 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffa:	f043 0204 	orr.w	r2, r3, #4
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008006:	f003 0308 	and.w	r3, r3, #8
 800800a:	2b00      	cmp	r3, #0
 800800c:	d011      	beq.n	8008032 <HAL_UART_IRQHandler+0x126>
 800800e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008012:	f003 0320 	and.w	r3, r3, #32
 8008016:	2b00      	cmp	r3, #0
 8008018:	d105      	bne.n	8008026 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800801a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	d005      	beq.n	8008032 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802a:	f043 0208 	orr.w	r2, r3, #8
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008036:	2b00      	cmp	r3, #0
 8008038:	f000 81ed 	beq.w	8008416 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800803c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008040:	f003 0320 	and.w	r3, r3, #32
 8008044:	2b00      	cmp	r3, #0
 8008046:	d008      	beq.n	800805a <HAL_UART_IRQHandler+0x14e>
 8008048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800804c:	f003 0320 	and.w	r3, r3, #32
 8008050:	2b00      	cmp	r3, #0
 8008052:	d002      	beq.n	800805a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fb5e 	bl	8008716 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008064:	2b40      	cmp	r3, #64	; 0x40
 8008066:	bf0c      	ite	eq
 8008068:	2301      	moveq	r3, #1
 800806a:	2300      	movne	r3, #0
 800806c:	b2db      	uxtb	r3, r3
 800806e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b00      	cmp	r3, #0
 800807c:	d103      	bne.n	8008086 <HAL_UART_IRQHandler+0x17a>
 800807e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008082:	2b00      	cmp	r3, #0
 8008084:	d04f      	beq.n	8008126 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fa66 	bl	8008558 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008096:	2b40      	cmp	r3, #64	; 0x40
 8008098:	d141      	bne.n	800811e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3314      	adds	r3, #20
 80080a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80080b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80080b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3314      	adds	r3, #20
 80080c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80080c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80080ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80080d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80080d6:	e841 2300 	strex	r3, r2, [r1]
 80080da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80080de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1d9      	bne.n	800809a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d013      	beq.n	8008116 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080f2:	4a7d      	ldr	r2, [pc, #500]	; (80082e8 <HAL_UART_IRQHandler+0x3dc>)
 80080f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7fd f801 	bl	8005102 <HAL_DMA_Abort_IT>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d016      	beq.n	8008134 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008110:	4610      	mov	r0, r2
 8008112:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008114:	e00e      	b.n	8008134 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f99a 	bl	8008450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800811c:	e00a      	b.n	8008134 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f996 	bl	8008450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008124:	e006      	b.n	8008134 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f992 	bl	8008450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008132:	e170      	b.n	8008416 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008134:	bf00      	nop
    return;
 8008136:	e16e      	b.n	8008416 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800813c:	2b01      	cmp	r3, #1
 800813e:	f040 814a 	bne.w	80083d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008146:	f003 0310 	and.w	r3, r3, #16
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 8143 	beq.w	80083d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008154:	f003 0310 	and.w	r3, r3, #16
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 813c 	beq.w	80083d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800815e:	2300      	movs	r3, #0
 8008160:	60bb      	str	r3, [r7, #8]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	60bb      	str	r3, [r7, #8]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	60bb      	str	r3, [r7, #8]
 8008172:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	695b      	ldr	r3, [r3, #20]
 800817a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800817e:	2b40      	cmp	r3, #64	; 0x40
 8008180:	f040 80b4 	bne.w	80082ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008190:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008194:	2b00      	cmp	r3, #0
 8008196:	f000 8140 	beq.w	800841a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800819e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80081a2:	429a      	cmp	r2, r3
 80081a4:	f080 8139 	bcs.w	800841a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80081ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b4:	69db      	ldr	r3, [r3, #28]
 80081b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081ba:	f000 8088 	beq.w	80082ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	330c      	adds	r3, #12
 80081c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80081cc:	e853 3f00 	ldrex	r3, [r3]
 80081d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80081d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80081d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	330c      	adds	r3, #12
 80081e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80081ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80081ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80081f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80081fa:	e841 2300 	strex	r3, r2, [r1]
 80081fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008202:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1d9      	bne.n	80081be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	3314      	adds	r3, #20
 8008210:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008212:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008214:	e853 3f00 	ldrex	r3, [r3]
 8008218:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800821a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800821c:	f023 0301 	bic.w	r3, r3, #1
 8008220:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	3314      	adds	r3, #20
 800822a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800822e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008232:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008234:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008236:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008240:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e1      	bne.n	800820a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3314      	adds	r3, #20
 800824c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008250:	e853 3f00 	ldrex	r3, [r3]
 8008254:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008256:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008258:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800825c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	3314      	adds	r3, #20
 8008266:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800826a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800826c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008270:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008272:	e841 2300 	strex	r3, r2, [r1]
 8008276:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008278:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1e3      	bne.n	8008246 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2220      	movs	r2, #32
 8008282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	330c      	adds	r3, #12
 8008292:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008294:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008296:	e853 3f00 	ldrex	r3, [r3]
 800829a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800829c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800829e:	f023 0310 	bic.w	r3, r3, #16
 80082a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	330c      	adds	r3, #12
 80082ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80082b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80082b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80082b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80082b8:	e841 2300 	strex	r3, r2, [r1]
 80082bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80082be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1e3      	bne.n	800828c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c8:	4618      	mov	r0, r3
 80082ca:	f7fc feaa 	bl	8005022 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	b29b      	uxth	r3, r3
 80082dc:	4619      	mov	r1, r3
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f8c0 	bl	8008464 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80082e4:	e099      	b.n	800841a <HAL_UART_IRQHandler+0x50e>
 80082e6:	bf00      	nop
 80082e8:	0800861f 	.word	0x0800861f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008300:	b29b      	uxth	r3, r3
 8008302:	2b00      	cmp	r3, #0
 8008304:	f000 808b 	beq.w	800841e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008308:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 8086 	beq.w	800841e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	330c      	adds	r3, #12
 8008318:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800831c:	e853 3f00 	ldrex	r3, [r3]
 8008320:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008324:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008328:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	330c      	adds	r3, #12
 8008332:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008336:	647a      	str	r2, [r7, #68]	; 0x44
 8008338:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800833c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e3      	bne.n	8008312 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3314      	adds	r3, #20
 8008350:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	623b      	str	r3, [r7, #32]
   return(result);
 800835a:	6a3b      	ldr	r3, [r7, #32]
 800835c:	f023 0301 	bic.w	r3, r3, #1
 8008360:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	3314      	adds	r3, #20
 800836a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800836e:	633a      	str	r2, [r7, #48]	; 0x30
 8008370:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008372:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008374:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008376:	e841 2300 	strex	r3, r2, [r1]
 800837a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800837c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1e3      	bne.n	800834a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2220      	movs	r2, #32
 8008386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	330c      	adds	r3, #12
 8008396:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	e853 3f00 	ldrex	r3, [r3]
 800839e:	60fb      	str	r3, [r7, #12]
   return(result);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f023 0310 	bic.w	r3, r3, #16
 80083a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	330c      	adds	r3, #12
 80083b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80083b4:	61fa      	str	r2, [r7, #28]
 80083b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	69b9      	ldr	r1, [r7, #24]
 80083ba:	69fa      	ldr	r2, [r7, #28]
 80083bc:	e841 2300 	strex	r3, r2, [r1]
 80083c0:	617b      	str	r3, [r7, #20]
   return(result);
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1e3      	bne.n	8008390 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80083c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 f848 	bl	8008464 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80083d4:	e023      	b.n	800841e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80083d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d009      	beq.n	80083f6 <HAL_UART_IRQHandler+0x4ea>
 80083e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d003      	beq.n	80083f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f929 	bl	8008646 <UART_Transmit_IT>
    return;
 80083f4:	e014      	b.n	8008420 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80083f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d00e      	beq.n	8008420 <HAL_UART_IRQHandler+0x514>
 8008402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800840a:	2b00      	cmp	r3, #0
 800840c:	d008      	beq.n	8008420 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f969 	bl	80086e6 <UART_EndTransmit_IT>
    return;
 8008414:	e004      	b.n	8008420 <HAL_UART_IRQHandler+0x514>
    return;
 8008416:	bf00      	nop
 8008418:	e002      	b.n	8008420 <HAL_UART_IRQHandler+0x514>
      return;
 800841a:	bf00      	nop
 800841c:	e000      	b.n	8008420 <HAL_UART_IRQHandler+0x514>
      return;
 800841e:	bf00      	nop
  }
}
 8008420:	37e8      	adds	r7, #232	; 0xe8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop

08008428 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008464:	b480      	push	{r7}
 8008466:	b083      	sub	sp, #12
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	460b      	mov	r3, r1
 800846e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008470:	bf00      	nop
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b090      	sub	sp, #64	; 0x40
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	603b      	str	r3, [r7, #0]
 8008488:	4613      	mov	r3, r2
 800848a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800848c:	e050      	b.n	8008530 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800848e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008494:	d04c      	beq.n	8008530 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008498:	2b00      	cmp	r3, #0
 800849a:	d007      	beq.n	80084ac <UART_WaitOnFlagUntilTimeout+0x30>
 800849c:	f7fc fc80 	bl	8004da0 <HAL_GetTick>
 80084a0:	4602      	mov	r2, r0
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d241      	bcs.n	8008530 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	330c      	adds	r3, #12
 80084b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b6:	e853 3f00 	ldrex	r3, [r3]
 80084ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80084c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	330c      	adds	r3, #12
 80084ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80084cc:	637a      	str	r2, [r7, #52]	; 0x34
 80084ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80084d4:	e841 2300 	strex	r3, r2, [r1]
 80084d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80084da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1e5      	bne.n	80084ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	3314      	adds	r3, #20
 80084e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	e853 3f00 	ldrex	r3, [r3]
 80084ee:	613b      	str	r3, [r7, #16]
   return(result);
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	f023 0301 	bic.w	r3, r3, #1
 80084f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	3314      	adds	r3, #20
 80084fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008500:	623a      	str	r2, [r7, #32]
 8008502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008504:	69f9      	ldr	r1, [r7, #28]
 8008506:	6a3a      	ldr	r2, [r7, #32]
 8008508:	e841 2300 	strex	r3, r2, [r1]
 800850c:	61bb      	str	r3, [r7, #24]
   return(result);
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1e5      	bne.n	80084e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2220      	movs	r2, #32
 8008518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2220      	movs	r2, #32
 8008520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e00f      	b.n	8008550 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	4013      	ands	r3, r2
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	429a      	cmp	r2, r3
 800853e:	bf0c      	ite	eq
 8008540:	2301      	moveq	r3, #1
 8008542:	2300      	movne	r3, #0
 8008544:	b2db      	uxtb	r3, r3
 8008546:	461a      	mov	r2, r3
 8008548:	79fb      	ldrb	r3, [r7, #7]
 800854a:	429a      	cmp	r2, r3
 800854c:	d09f      	beq.n	800848e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3740      	adds	r7, #64	; 0x40
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008558:	b480      	push	{r7}
 800855a:	b095      	sub	sp, #84	; 0x54
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	330c      	adds	r3, #12
 8008566:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800856a:	e853 3f00 	ldrex	r3, [r3]
 800856e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008572:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008576:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	330c      	adds	r3, #12
 800857e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008580:	643a      	str	r2, [r7, #64]	; 0x40
 8008582:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008584:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008586:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008588:	e841 2300 	strex	r3, r2, [r1]
 800858c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800858e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1e5      	bne.n	8008560 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3314      	adds	r3, #20
 800859a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859c:	6a3b      	ldr	r3, [r7, #32]
 800859e:	e853 3f00 	ldrex	r3, [r3]
 80085a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	f023 0301 	bic.w	r3, r3, #1
 80085aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	3314      	adds	r3, #20
 80085b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80085b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085bc:	e841 2300 	strex	r3, r2, [r1]
 80085c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d1e5      	bne.n	8008594 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d119      	bne.n	8008604 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	330c      	adds	r3, #12
 80085d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	e853 3f00 	ldrex	r3, [r3]
 80085de:	60bb      	str	r3, [r7, #8]
   return(result);
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	f023 0310 	bic.w	r3, r3, #16
 80085e6:	647b      	str	r3, [r7, #68]	; 0x44
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	330c      	adds	r3, #12
 80085ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085f0:	61ba      	str	r2, [r7, #24]
 80085f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f4:	6979      	ldr	r1, [r7, #20]
 80085f6:	69ba      	ldr	r2, [r7, #24]
 80085f8:	e841 2300 	strex	r3, r2, [r1]
 80085fc:	613b      	str	r3, [r7, #16]
   return(result);
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1e5      	bne.n	80085d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2220      	movs	r2, #32
 8008608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008612:	bf00      	nop
 8008614:	3754      	adds	r7, #84	; 0x54
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr

0800861e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b084      	sub	sp, #16
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800862a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2200      	movs	r2, #0
 8008630:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2200      	movs	r2, #0
 8008636:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f7ff ff09 	bl	8008450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800863e:	bf00      	nop
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}

08008646 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008646:	b480      	push	{r7}
 8008648:	b085      	sub	sp, #20
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b21      	cmp	r3, #33	; 0x21
 8008658:	d13e      	bne.n	80086d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008662:	d114      	bne.n	800868e <UART_Transmit_IT+0x48>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d110      	bne.n	800868e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a1b      	ldr	r3, [r3, #32]
 8008670:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	881b      	ldrh	r3, [r3, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008680:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	1c9a      	adds	r2, r3, #2
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	621a      	str	r2, [r3, #32]
 800868c:	e008      	b.n	80086a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6a1b      	ldr	r3, [r3, #32]
 8008692:	1c59      	adds	r1, r3, #1
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	6211      	str	r1, [r2, #32]
 8008698:	781a      	ldrb	r2, [r3, #0]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	3b01      	subs	r3, #1
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	4619      	mov	r1, r3
 80086ae:	84d1      	strh	r1, [r2, #38]	; 0x26
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10f      	bne.n	80086d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68da      	ldr	r2, [r3, #12]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80086c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68da      	ldr	r2, [r3, #12]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80086d4:	2300      	movs	r3, #0
 80086d6:	e000      	b.n	80086da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80086d8:	2302      	movs	r3, #2
  }
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3714      	adds	r7, #20
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086e6:	b580      	push	{r7, lr}
 80086e8:	b082      	sub	sp, #8
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68da      	ldr	r2, [r3, #12]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2220      	movs	r2, #32
 8008702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f7ff fe8e 	bl	8008428 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3708      	adds	r7, #8
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b08c      	sub	sp, #48	; 0x30
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008724:	b2db      	uxtb	r3, r3
 8008726:	2b22      	cmp	r3, #34	; 0x22
 8008728:	f040 80ab 	bne.w	8008882 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008734:	d117      	bne.n	8008766 <UART_Receive_IT+0x50>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d113      	bne.n	8008766 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800873e:	2300      	movs	r3, #0
 8008740:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008746:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	b29b      	uxth	r3, r3
 8008750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008754:	b29a      	uxth	r2, r3
 8008756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008758:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800875e:	1c9a      	adds	r2, r3, #2
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	629a      	str	r2, [r3, #40]	; 0x28
 8008764:	e026      	b.n	80087b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800876a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800876c:	2300      	movs	r3, #0
 800876e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008778:	d007      	beq.n	800878a <UART_Receive_IT+0x74>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10a      	bne.n	8008798 <UART_Receive_IT+0x82>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d106      	bne.n	8008798 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	b2da      	uxtb	r2, r3
 8008792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008794:	701a      	strb	r2, [r3, #0]
 8008796:	e008      	b.n	80087aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ae:	1c5a      	adds	r2, r3, #1
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	3b01      	subs	r3, #1
 80087bc:	b29b      	uxth	r3, r3
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	4619      	mov	r1, r3
 80087c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d15a      	bne.n	800887e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68da      	ldr	r2, [r3, #12]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f022 0220 	bic.w	r2, r2, #32
 80087d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68da      	ldr	r2, [r3, #12]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	695a      	ldr	r2, [r3, #20]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f022 0201 	bic.w	r2, r2, #1
 80087f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2220      	movs	r2, #32
 80087fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008804:	2b01      	cmp	r3, #1
 8008806:	d135      	bne.n	8008874 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	330c      	adds	r3, #12
 8008814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	e853 3f00 	ldrex	r3, [r3]
 800881c:	613b      	str	r3, [r7, #16]
   return(result);
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	f023 0310 	bic.w	r3, r3, #16
 8008824:	627b      	str	r3, [r7, #36]	; 0x24
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	330c      	adds	r3, #12
 800882c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800882e:	623a      	str	r2, [r7, #32]
 8008830:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008832:	69f9      	ldr	r1, [r7, #28]
 8008834:	6a3a      	ldr	r2, [r7, #32]
 8008836:	e841 2300 	strex	r3, r2, [r1]
 800883a:	61bb      	str	r3, [r7, #24]
   return(result);
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1e5      	bne.n	800880e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 0310 	and.w	r3, r3, #16
 800884c:	2b10      	cmp	r3, #16
 800884e:	d10a      	bne.n	8008866 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008850:	2300      	movs	r3, #0
 8008852:	60fb      	str	r3, [r7, #12]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	60fb      	str	r3, [r7, #12]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	60fb      	str	r3, [r7, #12]
 8008864:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff fdf9 	bl	8008464 <HAL_UARTEx_RxEventCallback>
 8008872:	e002      	b.n	800887a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff fde1 	bl	800843c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800887a:	2300      	movs	r3, #0
 800887c:	e002      	b.n	8008884 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800887e:	2300      	movs	r3, #0
 8008880:	e000      	b.n	8008884 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008882:	2302      	movs	r3, #2
  }
}
 8008884:	4618      	mov	r0, r3
 8008886:	3730      	adds	r7, #48	; 0x30
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800888c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008890:	b0c0      	sub	sp, #256	; 0x100
 8008892:	af00      	add	r7, sp, #0
 8008894:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	691b      	ldr	r3, [r3, #16]
 80088a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80088a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088a8:	68d9      	ldr	r1, [r3, #12]
 80088aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	ea40 0301 	orr.w	r3, r0, r1
 80088b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80088b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088ba:	689a      	ldr	r2, [r3, #8]
 80088bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	431a      	orrs	r2, r3
 80088c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	431a      	orrs	r2, r3
 80088cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088d0:	69db      	ldr	r3, [r3, #28]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80088d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80088e4:	f021 010c 	bic.w	r1, r1, #12
 80088e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80088f2:	430b      	orrs	r3, r1
 80088f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80088f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	695b      	ldr	r3, [r3, #20]
 80088fe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008906:	6999      	ldr	r1, [r3, #24]
 8008908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	ea40 0301 	orr.w	r3, r0, r1
 8008912:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	4b8f      	ldr	r3, [pc, #572]	; (8008b58 <UART_SetConfig+0x2cc>)
 800891c:	429a      	cmp	r2, r3
 800891e:	d005      	beq.n	800892c <UART_SetConfig+0xa0>
 8008920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	4b8d      	ldr	r3, [pc, #564]	; (8008b5c <UART_SetConfig+0x2d0>)
 8008928:	429a      	cmp	r2, r3
 800892a:	d104      	bne.n	8008936 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800892c:	f7fe fb9c 	bl	8007068 <HAL_RCC_GetPCLK2Freq>
 8008930:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008934:	e003      	b.n	800893e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008936:	f7fe fb83 	bl	8007040 <HAL_RCC_GetPCLK1Freq>
 800893a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800893e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008942:	69db      	ldr	r3, [r3, #28]
 8008944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008948:	f040 810c 	bne.w	8008b64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800894c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008950:	2200      	movs	r2, #0
 8008952:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008956:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800895a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800895e:	4622      	mov	r2, r4
 8008960:	462b      	mov	r3, r5
 8008962:	1891      	adds	r1, r2, r2
 8008964:	65b9      	str	r1, [r7, #88]	; 0x58
 8008966:	415b      	adcs	r3, r3
 8008968:	65fb      	str	r3, [r7, #92]	; 0x5c
 800896a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800896e:	4621      	mov	r1, r4
 8008970:	eb12 0801 	adds.w	r8, r2, r1
 8008974:	4629      	mov	r1, r5
 8008976:	eb43 0901 	adc.w	r9, r3, r1
 800897a:	f04f 0200 	mov.w	r2, #0
 800897e:	f04f 0300 	mov.w	r3, #0
 8008982:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008986:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800898a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800898e:	4690      	mov	r8, r2
 8008990:	4699      	mov	r9, r3
 8008992:	4623      	mov	r3, r4
 8008994:	eb18 0303 	adds.w	r3, r8, r3
 8008998:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800899c:	462b      	mov	r3, r5
 800899e:	eb49 0303 	adc.w	r3, r9, r3
 80089a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80089a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80089b2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80089b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80089ba:	460b      	mov	r3, r1
 80089bc:	18db      	adds	r3, r3, r3
 80089be:	653b      	str	r3, [r7, #80]	; 0x50
 80089c0:	4613      	mov	r3, r2
 80089c2:	eb42 0303 	adc.w	r3, r2, r3
 80089c6:	657b      	str	r3, [r7, #84]	; 0x54
 80089c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80089cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80089d0:	f7f7 ff64 	bl	800089c <__aeabi_uldivmod>
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	4b61      	ldr	r3, [pc, #388]	; (8008b60 <UART_SetConfig+0x2d4>)
 80089da:	fba3 2302 	umull	r2, r3, r3, r2
 80089de:	095b      	lsrs	r3, r3, #5
 80089e0:	011c      	lsls	r4, r3, #4
 80089e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089e6:	2200      	movs	r2, #0
 80089e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80089ec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80089f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80089f4:	4642      	mov	r2, r8
 80089f6:	464b      	mov	r3, r9
 80089f8:	1891      	adds	r1, r2, r2
 80089fa:	64b9      	str	r1, [r7, #72]	; 0x48
 80089fc:	415b      	adcs	r3, r3
 80089fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008a04:	4641      	mov	r1, r8
 8008a06:	eb12 0a01 	adds.w	sl, r2, r1
 8008a0a:	4649      	mov	r1, r9
 8008a0c:	eb43 0b01 	adc.w	fp, r3, r1
 8008a10:	f04f 0200 	mov.w	r2, #0
 8008a14:	f04f 0300 	mov.w	r3, #0
 8008a18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008a1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008a20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a24:	4692      	mov	sl, r2
 8008a26:	469b      	mov	fp, r3
 8008a28:	4643      	mov	r3, r8
 8008a2a:	eb1a 0303 	adds.w	r3, sl, r3
 8008a2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a32:	464b      	mov	r3, r9
 8008a34:	eb4b 0303 	adc.w	r3, fp, r3
 8008a38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008a48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008a4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008a50:	460b      	mov	r3, r1
 8008a52:	18db      	adds	r3, r3, r3
 8008a54:	643b      	str	r3, [r7, #64]	; 0x40
 8008a56:	4613      	mov	r3, r2
 8008a58:	eb42 0303 	adc.w	r3, r2, r3
 8008a5c:	647b      	str	r3, [r7, #68]	; 0x44
 8008a5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008a62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008a66:	f7f7 ff19 	bl	800089c <__aeabi_uldivmod>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	4611      	mov	r1, r2
 8008a70:	4b3b      	ldr	r3, [pc, #236]	; (8008b60 <UART_SetConfig+0x2d4>)
 8008a72:	fba3 2301 	umull	r2, r3, r3, r1
 8008a76:	095b      	lsrs	r3, r3, #5
 8008a78:	2264      	movs	r2, #100	; 0x64
 8008a7a:	fb02 f303 	mul.w	r3, r2, r3
 8008a7e:	1acb      	subs	r3, r1, r3
 8008a80:	00db      	lsls	r3, r3, #3
 8008a82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008a86:	4b36      	ldr	r3, [pc, #216]	; (8008b60 <UART_SetConfig+0x2d4>)
 8008a88:	fba3 2302 	umull	r2, r3, r3, r2
 8008a8c:	095b      	lsrs	r3, r3, #5
 8008a8e:	005b      	lsls	r3, r3, #1
 8008a90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008a94:	441c      	add	r4, r3
 8008a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008aa0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008aa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008aa8:	4642      	mov	r2, r8
 8008aaa:	464b      	mov	r3, r9
 8008aac:	1891      	adds	r1, r2, r2
 8008aae:	63b9      	str	r1, [r7, #56]	; 0x38
 8008ab0:	415b      	adcs	r3, r3
 8008ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ab4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008ab8:	4641      	mov	r1, r8
 8008aba:	1851      	adds	r1, r2, r1
 8008abc:	6339      	str	r1, [r7, #48]	; 0x30
 8008abe:	4649      	mov	r1, r9
 8008ac0:	414b      	adcs	r3, r1
 8008ac2:	637b      	str	r3, [r7, #52]	; 0x34
 8008ac4:	f04f 0200 	mov.w	r2, #0
 8008ac8:	f04f 0300 	mov.w	r3, #0
 8008acc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008ad0:	4659      	mov	r1, fp
 8008ad2:	00cb      	lsls	r3, r1, #3
 8008ad4:	4651      	mov	r1, sl
 8008ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ada:	4651      	mov	r1, sl
 8008adc:	00ca      	lsls	r2, r1, #3
 8008ade:	4610      	mov	r0, r2
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	4642      	mov	r2, r8
 8008ae6:	189b      	adds	r3, r3, r2
 8008ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008aec:	464b      	mov	r3, r9
 8008aee:	460a      	mov	r2, r1
 8008af0:	eb42 0303 	adc.w	r3, r2, r3
 8008af4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008b04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008b08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	18db      	adds	r3, r3, r3
 8008b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b12:	4613      	mov	r3, r2
 8008b14:	eb42 0303 	adc.w	r3, r2, r3
 8008b18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008b1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008b22:	f7f7 febb 	bl	800089c <__aeabi_uldivmod>
 8008b26:	4602      	mov	r2, r0
 8008b28:	460b      	mov	r3, r1
 8008b2a:	4b0d      	ldr	r3, [pc, #52]	; (8008b60 <UART_SetConfig+0x2d4>)
 8008b2c:	fba3 1302 	umull	r1, r3, r3, r2
 8008b30:	095b      	lsrs	r3, r3, #5
 8008b32:	2164      	movs	r1, #100	; 0x64
 8008b34:	fb01 f303 	mul.w	r3, r1, r3
 8008b38:	1ad3      	subs	r3, r2, r3
 8008b3a:	00db      	lsls	r3, r3, #3
 8008b3c:	3332      	adds	r3, #50	; 0x32
 8008b3e:	4a08      	ldr	r2, [pc, #32]	; (8008b60 <UART_SetConfig+0x2d4>)
 8008b40:	fba2 2303 	umull	r2, r3, r2, r3
 8008b44:	095b      	lsrs	r3, r3, #5
 8008b46:	f003 0207 	and.w	r2, r3, #7
 8008b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4422      	add	r2, r4
 8008b52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008b54:	e105      	b.n	8008d62 <UART_SetConfig+0x4d6>
 8008b56:	bf00      	nop
 8008b58:	40011000 	.word	0x40011000
 8008b5c:	40011400 	.word	0x40011400
 8008b60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008b6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008b72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008b76:	4642      	mov	r2, r8
 8008b78:	464b      	mov	r3, r9
 8008b7a:	1891      	adds	r1, r2, r2
 8008b7c:	6239      	str	r1, [r7, #32]
 8008b7e:	415b      	adcs	r3, r3
 8008b80:	627b      	str	r3, [r7, #36]	; 0x24
 8008b82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b86:	4641      	mov	r1, r8
 8008b88:	1854      	adds	r4, r2, r1
 8008b8a:	4649      	mov	r1, r9
 8008b8c:	eb43 0501 	adc.w	r5, r3, r1
 8008b90:	f04f 0200 	mov.w	r2, #0
 8008b94:	f04f 0300 	mov.w	r3, #0
 8008b98:	00eb      	lsls	r3, r5, #3
 8008b9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b9e:	00e2      	lsls	r2, r4, #3
 8008ba0:	4614      	mov	r4, r2
 8008ba2:	461d      	mov	r5, r3
 8008ba4:	4643      	mov	r3, r8
 8008ba6:	18e3      	adds	r3, r4, r3
 8008ba8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008bac:	464b      	mov	r3, r9
 8008bae:	eb45 0303 	adc.w	r3, r5, r3
 8008bb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008bc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008bc6:	f04f 0200 	mov.w	r2, #0
 8008bca:	f04f 0300 	mov.w	r3, #0
 8008bce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008bd2:	4629      	mov	r1, r5
 8008bd4:	008b      	lsls	r3, r1, #2
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008bdc:	4621      	mov	r1, r4
 8008bde:	008a      	lsls	r2, r1, #2
 8008be0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008be4:	f7f7 fe5a 	bl	800089c <__aeabi_uldivmod>
 8008be8:	4602      	mov	r2, r0
 8008bea:	460b      	mov	r3, r1
 8008bec:	4b60      	ldr	r3, [pc, #384]	; (8008d70 <UART_SetConfig+0x4e4>)
 8008bee:	fba3 2302 	umull	r2, r3, r3, r2
 8008bf2:	095b      	lsrs	r3, r3, #5
 8008bf4:	011c      	lsls	r4, r3, #4
 8008bf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008c04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008c08:	4642      	mov	r2, r8
 8008c0a:	464b      	mov	r3, r9
 8008c0c:	1891      	adds	r1, r2, r2
 8008c0e:	61b9      	str	r1, [r7, #24]
 8008c10:	415b      	adcs	r3, r3
 8008c12:	61fb      	str	r3, [r7, #28]
 8008c14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c18:	4641      	mov	r1, r8
 8008c1a:	1851      	adds	r1, r2, r1
 8008c1c:	6139      	str	r1, [r7, #16]
 8008c1e:	4649      	mov	r1, r9
 8008c20:	414b      	adcs	r3, r1
 8008c22:	617b      	str	r3, [r7, #20]
 8008c24:	f04f 0200 	mov.w	r2, #0
 8008c28:	f04f 0300 	mov.w	r3, #0
 8008c2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c30:	4659      	mov	r1, fp
 8008c32:	00cb      	lsls	r3, r1, #3
 8008c34:	4651      	mov	r1, sl
 8008c36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c3a:	4651      	mov	r1, sl
 8008c3c:	00ca      	lsls	r2, r1, #3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	4619      	mov	r1, r3
 8008c42:	4603      	mov	r3, r0
 8008c44:	4642      	mov	r2, r8
 8008c46:	189b      	adds	r3, r3, r2
 8008c48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008c4c:	464b      	mov	r3, r9
 8008c4e:	460a      	mov	r2, r1
 8008c50:	eb42 0303 	adc.w	r3, r2, r3
 8008c54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	67bb      	str	r3, [r7, #120]	; 0x78
 8008c62:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008c64:	f04f 0200 	mov.w	r2, #0
 8008c68:	f04f 0300 	mov.w	r3, #0
 8008c6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008c70:	4649      	mov	r1, r9
 8008c72:	008b      	lsls	r3, r1, #2
 8008c74:	4641      	mov	r1, r8
 8008c76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c7a:	4641      	mov	r1, r8
 8008c7c:	008a      	lsls	r2, r1, #2
 8008c7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008c82:	f7f7 fe0b 	bl	800089c <__aeabi_uldivmod>
 8008c86:	4602      	mov	r2, r0
 8008c88:	460b      	mov	r3, r1
 8008c8a:	4b39      	ldr	r3, [pc, #228]	; (8008d70 <UART_SetConfig+0x4e4>)
 8008c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c90:	095b      	lsrs	r3, r3, #5
 8008c92:	2164      	movs	r1, #100	; 0x64
 8008c94:	fb01 f303 	mul.w	r3, r1, r3
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	011b      	lsls	r3, r3, #4
 8008c9c:	3332      	adds	r3, #50	; 0x32
 8008c9e:	4a34      	ldr	r2, [pc, #208]	; (8008d70 <UART_SetConfig+0x4e4>)
 8008ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca4:	095b      	lsrs	r3, r3, #5
 8008ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008caa:	441c      	add	r4, r3
 8008cac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	673b      	str	r3, [r7, #112]	; 0x70
 8008cb4:	677a      	str	r2, [r7, #116]	; 0x74
 8008cb6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008cba:	4642      	mov	r2, r8
 8008cbc:	464b      	mov	r3, r9
 8008cbe:	1891      	adds	r1, r2, r2
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	415b      	adcs	r3, r3
 8008cc4:	60fb      	str	r3, [r7, #12]
 8008cc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008cca:	4641      	mov	r1, r8
 8008ccc:	1851      	adds	r1, r2, r1
 8008cce:	6039      	str	r1, [r7, #0]
 8008cd0:	4649      	mov	r1, r9
 8008cd2:	414b      	adcs	r3, r1
 8008cd4:	607b      	str	r3, [r7, #4]
 8008cd6:	f04f 0200 	mov.w	r2, #0
 8008cda:	f04f 0300 	mov.w	r3, #0
 8008cde:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ce2:	4659      	mov	r1, fp
 8008ce4:	00cb      	lsls	r3, r1, #3
 8008ce6:	4651      	mov	r1, sl
 8008ce8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cec:	4651      	mov	r1, sl
 8008cee:	00ca      	lsls	r2, r1, #3
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	4642      	mov	r2, r8
 8008cf8:	189b      	adds	r3, r3, r2
 8008cfa:	66bb      	str	r3, [r7, #104]	; 0x68
 8008cfc:	464b      	mov	r3, r9
 8008cfe:	460a      	mov	r2, r1
 8008d00:	eb42 0303 	adc.w	r3, r2, r3
 8008d04:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	663b      	str	r3, [r7, #96]	; 0x60
 8008d10:	667a      	str	r2, [r7, #100]	; 0x64
 8008d12:	f04f 0200 	mov.w	r2, #0
 8008d16:	f04f 0300 	mov.w	r3, #0
 8008d1a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008d1e:	4649      	mov	r1, r9
 8008d20:	008b      	lsls	r3, r1, #2
 8008d22:	4641      	mov	r1, r8
 8008d24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d28:	4641      	mov	r1, r8
 8008d2a:	008a      	lsls	r2, r1, #2
 8008d2c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008d30:	f7f7 fdb4 	bl	800089c <__aeabi_uldivmod>
 8008d34:	4602      	mov	r2, r0
 8008d36:	460b      	mov	r3, r1
 8008d38:	4b0d      	ldr	r3, [pc, #52]	; (8008d70 <UART_SetConfig+0x4e4>)
 8008d3a:	fba3 1302 	umull	r1, r3, r3, r2
 8008d3e:	095b      	lsrs	r3, r3, #5
 8008d40:	2164      	movs	r1, #100	; 0x64
 8008d42:	fb01 f303 	mul.w	r3, r1, r3
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	011b      	lsls	r3, r3, #4
 8008d4a:	3332      	adds	r3, #50	; 0x32
 8008d4c:	4a08      	ldr	r2, [pc, #32]	; (8008d70 <UART_SetConfig+0x4e4>)
 8008d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d52:	095b      	lsrs	r3, r3, #5
 8008d54:	f003 020f 	and.w	r2, r3, #15
 8008d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4422      	add	r2, r4
 8008d60:	609a      	str	r2, [r3, #8]
}
 8008d62:	bf00      	nop
 8008d64:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d6e:	bf00      	nop
 8008d70:	51eb851f 	.word	0x51eb851f

08008d74 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b087      	sub	sp, #28
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d88:	683a      	ldr	r2, [r7, #0]
 8008d8a:	6812      	ldr	r2, [r2, #0]
 8008d8c:	f023 0101 	bic.w	r1, r3, #1
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	2b08      	cmp	r3, #8
 8008d9c:	d102      	bne.n	8008da4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008d9e:	2340      	movs	r3, #64	; 0x40
 8008da0:	617b      	str	r3, [r7, #20]
 8008da2:	e001      	b.n	8008da8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008da4:	2300      	movs	r3, #0
 8008da6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008db4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8008dba:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008dc0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8008dc6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8008dcc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8008dd2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8008dd8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8008dde:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8008de4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8008dea:	4313      	orrs	r3, r2
 8008dec:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8008e02:	4b10      	ldr	r3, [pc, #64]	; (8008e44 <FSMC_NORSRAM_Init+0xd0>)
 8008e04:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008e0c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8008e14:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	681a      	ldr	r2, [r3, #0]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	43db      	mvns	r3, r3
 8008e24:	ea02 0103 	and.w	r1, r2, r3
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	4319      	orrs	r1, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	371c      	adds	r7, #28
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr
 8008e44:	0008fb7f 	.word	0x0008fb7f

08008e48 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b085      	sub	sp, #20
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	1c5a      	adds	r2, r3, #1
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e5e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	011b      	lsls	r3, r3, #4
 8008e6c:	431a      	orrs	r2, r3
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	021b      	lsls	r3, r3, #8
 8008e74:	431a      	orrs	r2, r3
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	041b      	lsls	r3, r3, #16
 8008e7c:	431a      	orrs	r2, r3
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	3b01      	subs	r3, #1
 8008e84:	051b      	lsls	r3, r3, #20
 8008e86:	431a      	orrs	r2, r3
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	695b      	ldr	r3, [r3, #20]
 8008e8c:	3b02      	subs	r3, #2
 8008e8e:	061b      	lsls	r3, r3, #24
 8008e90:	431a      	orrs	r2, r3
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	3201      	adds	r2, #1
 8008e9c:	4319      	orrs	r1, r3
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3714      	adds	r7, #20
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr
	...

08008eb4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
 8008ec0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ec8:	d11d      	bne.n	8008f06 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	687a      	ldr	r2, [r7, #4]
 8008ece:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008ed2:	4b13      	ldr	r3, [pc, #76]	; (8008f20 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	6811      	ldr	r1, [r2, #0]
 8008eda:	68ba      	ldr	r2, [r7, #8]
 8008edc:	6852      	ldr	r2, [r2, #4]
 8008ede:	0112      	lsls	r2, r2, #4
 8008ee0:	4311      	orrs	r1, r2
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	6892      	ldr	r2, [r2, #8]
 8008ee6:	0212      	lsls	r2, r2, #8
 8008ee8:	4311      	orrs	r1, r2
 8008eea:	68ba      	ldr	r2, [r7, #8]
 8008eec:	6992      	ldr	r2, [r2, #24]
 8008eee:	4311      	orrs	r1, r2
 8008ef0:	68ba      	ldr	r2, [r7, #8]
 8008ef2:	68d2      	ldr	r2, [r2, #12]
 8008ef4:	0412      	lsls	r2, r2, #16
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	ea43 0102 	orr.w	r1, r3, r2
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008f04:	e005      	b.n	8008f12 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008f0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3714      	adds	r7, #20
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr
 8008f20:	cff00000 	.word	0xcff00000

08008f24 <atoi>:
 8008f24:	220a      	movs	r2, #10
 8008f26:	2100      	movs	r1, #0
 8008f28:	f000 b8e2 	b.w	80090f0 <strtol>

08008f2c <__errno>:
 8008f2c:	4b01      	ldr	r3, [pc, #4]	; (8008f34 <__errno+0x8>)
 8008f2e:	6818      	ldr	r0, [r3, #0]
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	20000024 	.word	0x20000024

08008f38 <__libc_init_array>:
 8008f38:	b570      	push	{r4, r5, r6, lr}
 8008f3a:	4d0d      	ldr	r5, [pc, #52]	; (8008f70 <__libc_init_array+0x38>)
 8008f3c:	4c0d      	ldr	r4, [pc, #52]	; (8008f74 <__libc_init_array+0x3c>)
 8008f3e:	1b64      	subs	r4, r4, r5
 8008f40:	10a4      	asrs	r4, r4, #2
 8008f42:	2600      	movs	r6, #0
 8008f44:	42a6      	cmp	r6, r4
 8008f46:	d109      	bne.n	8008f5c <__libc_init_array+0x24>
 8008f48:	4d0b      	ldr	r5, [pc, #44]	; (8008f78 <__libc_init_array+0x40>)
 8008f4a:	4c0c      	ldr	r4, [pc, #48]	; (8008f7c <__libc_init_array+0x44>)
 8008f4c:	f001 f850 	bl	8009ff0 <_init>
 8008f50:	1b64      	subs	r4, r4, r5
 8008f52:	10a4      	asrs	r4, r4, #2
 8008f54:	2600      	movs	r6, #0
 8008f56:	42a6      	cmp	r6, r4
 8008f58:	d105      	bne.n	8008f66 <__libc_init_array+0x2e>
 8008f5a:	bd70      	pop	{r4, r5, r6, pc}
 8008f5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f60:	4798      	blx	r3
 8008f62:	3601      	adds	r6, #1
 8008f64:	e7ee      	b.n	8008f44 <__libc_init_array+0xc>
 8008f66:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f6a:	4798      	blx	r3
 8008f6c:	3601      	adds	r6, #1
 8008f6e:	e7f2      	b.n	8008f56 <__libc_init_array+0x1e>
 8008f70:	0800af1c 	.word	0x0800af1c
 8008f74:	0800af1c 	.word	0x0800af1c
 8008f78:	0800af1c 	.word	0x0800af1c
 8008f7c:	0800af20 	.word	0x0800af20

08008f80 <memcpy>:
 8008f80:	440a      	add	r2, r1
 8008f82:	4291      	cmp	r1, r2
 8008f84:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f88:	d100      	bne.n	8008f8c <memcpy+0xc>
 8008f8a:	4770      	bx	lr
 8008f8c:	b510      	push	{r4, lr}
 8008f8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f96:	4291      	cmp	r1, r2
 8008f98:	d1f9      	bne.n	8008f8e <memcpy+0xe>
 8008f9a:	bd10      	pop	{r4, pc}

08008f9c <memset>:
 8008f9c:	4402      	add	r2, r0
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d100      	bne.n	8008fa6 <memset+0xa>
 8008fa4:	4770      	bx	lr
 8008fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8008faa:	e7f9      	b.n	8008fa0 <memset+0x4>

08008fac <iprintf>:
 8008fac:	b40f      	push	{r0, r1, r2, r3}
 8008fae:	4b0a      	ldr	r3, [pc, #40]	; (8008fd8 <iprintf+0x2c>)
 8008fb0:	b513      	push	{r0, r1, r4, lr}
 8008fb2:	681c      	ldr	r4, [r3, #0]
 8008fb4:	b124      	cbz	r4, 8008fc0 <iprintf+0x14>
 8008fb6:	69a3      	ldr	r3, [r4, #24]
 8008fb8:	b913      	cbnz	r3, 8008fc0 <iprintf+0x14>
 8008fba:	4620      	mov	r0, r4
 8008fbc:	f000 fa7c 	bl	80094b8 <__sinit>
 8008fc0:	ab05      	add	r3, sp, #20
 8008fc2:	9a04      	ldr	r2, [sp, #16]
 8008fc4:	68a1      	ldr	r1, [r4, #8]
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	4620      	mov	r0, r4
 8008fca:	f000 fc85 	bl	80098d8 <_vfiprintf_r>
 8008fce:	b002      	add	sp, #8
 8008fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fd4:	b004      	add	sp, #16
 8008fd6:	4770      	bx	lr
 8008fd8:	20000024 	.word	0x20000024

08008fdc <strcpy>:
 8008fdc:	4603      	mov	r3, r0
 8008fde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fe2:	f803 2b01 	strb.w	r2, [r3], #1
 8008fe6:	2a00      	cmp	r2, #0
 8008fe8:	d1f9      	bne.n	8008fde <strcpy+0x2>
 8008fea:	4770      	bx	lr

08008fec <_strtol_l.constprop.0>:
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ff2:	d001      	beq.n	8008ff8 <_strtol_l.constprop.0+0xc>
 8008ff4:	2b24      	cmp	r3, #36	; 0x24
 8008ff6:	d906      	bls.n	8009006 <_strtol_l.constprop.0+0x1a>
 8008ff8:	f7ff ff98 	bl	8008f2c <__errno>
 8008ffc:	2316      	movs	r3, #22
 8008ffe:	6003      	str	r3, [r0, #0]
 8009000:	2000      	movs	r0, #0
 8009002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009006:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80090ec <_strtol_l.constprop.0+0x100>
 800900a:	460d      	mov	r5, r1
 800900c:	462e      	mov	r6, r5
 800900e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009012:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009016:	f017 0708 	ands.w	r7, r7, #8
 800901a:	d1f7      	bne.n	800900c <_strtol_l.constprop.0+0x20>
 800901c:	2c2d      	cmp	r4, #45	; 0x2d
 800901e:	d132      	bne.n	8009086 <_strtol_l.constprop.0+0x9a>
 8009020:	782c      	ldrb	r4, [r5, #0]
 8009022:	2701      	movs	r7, #1
 8009024:	1cb5      	adds	r5, r6, #2
 8009026:	2b00      	cmp	r3, #0
 8009028:	d05b      	beq.n	80090e2 <_strtol_l.constprop.0+0xf6>
 800902a:	2b10      	cmp	r3, #16
 800902c:	d109      	bne.n	8009042 <_strtol_l.constprop.0+0x56>
 800902e:	2c30      	cmp	r4, #48	; 0x30
 8009030:	d107      	bne.n	8009042 <_strtol_l.constprop.0+0x56>
 8009032:	782c      	ldrb	r4, [r5, #0]
 8009034:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009038:	2c58      	cmp	r4, #88	; 0x58
 800903a:	d14d      	bne.n	80090d8 <_strtol_l.constprop.0+0xec>
 800903c:	786c      	ldrb	r4, [r5, #1]
 800903e:	2310      	movs	r3, #16
 8009040:	3502      	adds	r5, #2
 8009042:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009046:	f108 38ff 	add.w	r8, r8, #4294967295
 800904a:	f04f 0c00 	mov.w	ip, #0
 800904e:	fbb8 f9f3 	udiv	r9, r8, r3
 8009052:	4666      	mov	r6, ip
 8009054:	fb03 8a19 	mls	sl, r3, r9, r8
 8009058:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800905c:	f1be 0f09 	cmp.w	lr, #9
 8009060:	d816      	bhi.n	8009090 <_strtol_l.constprop.0+0xa4>
 8009062:	4674      	mov	r4, lr
 8009064:	42a3      	cmp	r3, r4
 8009066:	dd24      	ble.n	80090b2 <_strtol_l.constprop.0+0xc6>
 8009068:	f1bc 0f00 	cmp.w	ip, #0
 800906c:	db1e      	blt.n	80090ac <_strtol_l.constprop.0+0xc0>
 800906e:	45b1      	cmp	r9, r6
 8009070:	d31c      	bcc.n	80090ac <_strtol_l.constprop.0+0xc0>
 8009072:	d101      	bne.n	8009078 <_strtol_l.constprop.0+0x8c>
 8009074:	45a2      	cmp	sl, r4
 8009076:	db19      	blt.n	80090ac <_strtol_l.constprop.0+0xc0>
 8009078:	fb06 4603 	mla	r6, r6, r3, r4
 800907c:	f04f 0c01 	mov.w	ip, #1
 8009080:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009084:	e7e8      	b.n	8009058 <_strtol_l.constprop.0+0x6c>
 8009086:	2c2b      	cmp	r4, #43	; 0x2b
 8009088:	bf04      	itt	eq
 800908a:	782c      	ldrbeq	r4, [r5, #0]
 800908c:	1cb5      	addeq	r5, r6, #2
 800908e:	e7ca      	b.n	8009026 <_strtol_l.constprop.0+0x3a>
 8009090:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009094:	f1be 0f19 	cmp.w	lr, #25
 8009098:	d801      	bhi.n	800909e <_strtol_l.constprop.0+0xb2>
 800909a:	3c37      	subs	r4, #55	; 0x37
 800909c:	e7e2      	b.n	8009064 <_strtol_l.constprop.0+0x78>
 800909e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80090a2:	f1be 0f19 	cmp.w	lr, #25
 80090a6:	d804      	bhi.n	80090b2 <_strtol_l.constprop.0+0xc6>
 80090a8:	3c57      	subs	r4, #87	; 0x57
 80090aa:	e7db      	b.n	8009064 <_strtol_l.constprop.0+0x78>
 80090ac:	f04f 3cff 	mov.w	ip, #4294967295
 80090b0:	e7e6      	b.n	8009080 <_strtol_l.constprop.0+0x94>
 80090b2:	f1bc 0f00 	cmp.w	ip, #0
 80090b6:	da05      	bge.n	80090c4 <_strtol_l.constprop.0+0xd8>
 80090b8:	2322      	movs	r3, #34	; 0x22
 80090ba:	6003      	str	r3, [r0, #0]
 80090bc:	4646      	mov	r6, r8
 80090be:	b942      	cbnz	r2, 80090d2 <_strtol_l.constprop.0+0xe6>
 80090c0:	4630      	mov	r0, r6
 80090c2:	e79e      	b.n	8009002 <_strtol_l.constprop.0+0x16>
 80090c4:	b107      	cbz	r7, 80090c8 <_strtol_l.constprop.0+0xdc>
 80090c6:	4276      	negs	r6, r6
 80090c8:	2a00      	cmp	r2, #0
 80090ca:	d0f9      	beq.n	80090c0 <_strtol_l.constprop.0+0xd4>
 80090cc:	f1bc 0f00 	cmp.w	ip, #0
 80090d0:	d000      	beq.n	80090d4 <_strtol_l.constprop.0+0xe8>
 80090d2:	1e69      	subs	r1, r5, #1
 80090d4:	6011      	str	r1, [r2, #0]
 80090d6:	e7f3      	b.n	80090c0 <_strtol_l.constprop.0+0xd4>
 80090d8:	2430      	movs	r4, #48	; 0x30
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1b1      	bne.n	8009042 <_strtol_l.constprop.0+0x56>
 80090de:	2308      	movs	r3, #8
 80090e0:	e7af      	b.n	8009042 <_strtol_l.constprop.0+0x56>
 80090e2:	2c30      	cmp	r4, #48	; 0x30
 80090e4:	d0a5      	beq.n	8009032 <_strtol_l.constprop.0+0x46>
 80090e6:	230a      	movs	r3, #10
 80090e8:	e7ab      	b.n	8009042 <_strtol_l.constprop.0+0x56>
 80090ea:	bf00      	nop
 80090ec:	0800ad7d 	.word	0x0800ad7d

080090f0 <strtol>:
 80090f0:	4613      	mov	r3, r2
 80090f2:	460a      	mov	r2, r1
 80090f4:	4601      	mov	r1, r0
 80090f6:	4802      	ldr	r0, [pc, #8]	; (8009100 <strtol+0x10>)
 80090f8:	6800      	ldr	r0, [r0, #0]
 80090fa:	f7ff bf77 	b.w	8008fec <_strtol_l.constprop.0>
 80090fe:	bf00      	nop
 8009100:	20000024 	.word	0x20000024

08009104 <__swbuf_r>:
 8009104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009106:	460e      	mov	r6, r1
 8009108:	4614      	mov	r4, r2
 800910a:	4605      	mov	r5, r0
 800910c:	b118      	cbz	r0, 8009116 <__swbuf_r+0x12>
 800910e:	6983      	ldr	r3, [r0, #24]
 8009110:	b90b      	cbnz	r3, 8009116 <__swbuf_r+0x12>
 8009112:	f000 f9d1 	bl	80094b8 <__sinit>
 8009116:	4b21      	ldr	r3, [pc, #132]	; (800919c <__swbuf_r+0x98>)
 8009118:	429c      	cmp	r4, r3
 800911a:	d12b      	bne.n	8009174 <__swbuf_r+0x70>
 800911c:	686c      	ldr	r4, [r5, #4]
 800911e:	69a3      	ldr	r3, [r4, #24]
 8009120:	60a3      	str	r3, [r4, #8]
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	071a      	lsls	r2, r3, #28
 8009126:	d52f      	bpl.n	8009188 <__swbuf_r+0x84>
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	b36b      	cbz	r3, 8009188 <__swbuf_r+0x84>
 800912c:	6923      	ldr	r3, [r4, #16]
 800912e:	6820      	ldr	r0, [r4, #0]
 8009130:	1ac0      	subs	r0, r0, r3
 8009132:	6963      	ldr	r3, [r4, #20]
 8009134:	b2f6      	uxtb	r6, r6
 8009136:	4283      	cmp	r3, r0
 8009138:	4637      	mov	r7, r6
 800913a:	dc04      	bgt.n	8009146 <__swbuf_r+0x42>
 800913c:	4621      	mov	r1, r4
 800913e:	4628      	mov	r0, r5
 8009140:	f000 f926 	bl	8009390 <_fflush_r>
 8009144:	bb30      	cbnz	r0, 8009194 <__swbuf_r+0x90>
 8009146:	68a3      	ldr	r3, [r4, #8]
 8009148:	3b01      	subs	r3, #1
 800914a:	60a3      	str	r3, [r4, #8]
 800914c:	6823      	ldr	r3, [r4, #0]
 800914e:	1c5a      	adds	r2, r3, #1
 8009150:	6022      	str	r2, [r4, #0]
 8009152:	701e      	strb	r6, [r3, #0]
 8009154:	6963      	ldr	r3, [r4, #20]
 8009156:	3001      	adds	r0, #1
 8009158:	4283      	cmp	r3, r0
 800915a:	d004      	beq.n	8009166 <__swbuf_r+0x62>
 800915c:	89a3      	ldrh	r3, [r4, #12]
 800915e:	07db      	lsls	r3, r3, #31
 8009160:	d506      	bpl.n	8009170 <__swbuf_r+0x6c>
 8009162:	2e0a      	cmp	r6, #10
 8009164:	d104      	bne.n	8009170 <__swbuf_r+0x6c>
 8009166:	4621      	mov	r1, r4
 8009168:	4628      	mov	r0, r5
 800916a:	f000 f911 	bl	8009390 <_fflush_r>
 800916e:	b988      	cbnz	r0, 8009194 <__swbuf_r+0x90>
 8009170:	4638      	mov	r0, r7
 8009172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009174:	4b0a      	ldr	r3, [pc, #40]	; (80091a0 <__swbuf_r+0x9c>)
 8009176:	429c      	cmp	r4, r3
 8009178:	d101      	bne.n	800917e <__swbuf_r+0x7a>
 800917a:	68ac      	ldr	r4, [r5, #8]
 800917c:	e7cf      	b.n	800911e <__swbuf_r+0x1a>
 800917e:	4b09      	ldr	r3, [pc, #36]	; (80091a4 <__swbuf_r+0xa0>)
 8009180:	429c      	cmp	r4, r3
 8009182:	bf08      	it	eq
 8009184:	68ec      	ldreq	r4, [r5, #12]
 8009186:	e7ca      	b.n	800911e <__swbuf_r+0x1a>
 8009188:	4621      	mov	r1, r4
 800918a:	4628      	mov	r0, r5
 800918c:	f000 f80c 	bl	80091a8 <__swsetup_r>
 8009190:	2800      	cmp	r0, #0
 8009192:	d0cb      	beq.n	800912c <__swbuf_r+0x28>
 8009194:	f04f 37ff 	mov.w	r7, #4294967295
 8009198:	e7ea      	b.n	8009170 <__swbuf_r+0x6c>
 800919a:	bf00      	nop
 800919c:	0800aea0 	.word	0x0800aea0
 80091a0:	0800aec0 	.word	0x0800aec0
 80091a4:	0800ae80 	.word	0x0800ae80

080091a8 <__swsetup_r>:
 80091a8:	4b32      	ldr	r3, [pc, #200]	; (8009274 <__swsetup_r+0xcc>)
 80091aa:	b570      	push	{r4, r5, r6, lr}
 80091ac:	681d      	ldr	r5, [r3, #0]
 80091ae:	4606      	mov	r6, r0
 80091b0:	460c      	mov	r4, r1
 80091b2:	b125      	cbz	r5, 80091be <__swsetup_r+0x16>
 80091b4:	69ab      	ldr	r3, [r5, #24]
 80091b6:	b913      	cbnz	r3, 80091be <__swsetup_r+0x16>
 80091b8:	4628      	mov	r0, r5
 80091ba:	f000 f97d 	bl	80094b8 <__sinit>
 80091be:	4b2e      	ldr	r3, [pc, #184]	; (8009278 <__swsetup_r+0xd0>)
 80091c0:	429c      	cmp	r4, r3
 80091c2:	d10f      	bne.n	80091e4 <__swsetup_r+0x3c>
 80091c4:	686c      	ldr	r4, [r5, #4]
 80091c6:	89a3      	ldrh	r3, [r4, #12]
 80091c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091cc:	0719      	lsls	r1, r3, #28
 80091ce:	d42c      	bmi.n	800922a <__swsetup_r+0x82>
 80091d0:	06dd      	lsls	r5, r3, #27
 80091d2:	d411      	bmi.n	80091f8 <__swsetup_r+0x50>
 80091d4:	2309      	movs	r3, #9
 80091d6:	6033      	str	r3, [r6, #0]
 80091d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091dc:	81a3      	strh	r3, [r4, #12]
 80091de:	f04f 30ff 	mov.w	r0, #4294967295
 80091e2:	e03e      	b.n	8009262 <__swsetup_r+0xba>
 80091e4:	4b25      	ldr	r3, [pc, #148]	; (800927c <__swsetup_r+0xd4>)
 80091e6:	429c      	cmp	r4, r3
 80091e8:	d101      	bne.n	80091ee <__swsetup_r+0x46>
 80091ea:	68ac      	ldr	r4, [r5, #8]
 80091ec:	e7eb      	b.n	80091c6 <__swsetup_r+0x1e>
 80091ee:	4b24      	ldr	r3, [pc, #144]	; (8009280 <__swsetup_r+0xd8>)
 80091f0:	429c      	cmp	r4, r3
 80091f2:	bf08      	it	eq
 80091f4:	68ec      	ldreq	r4, [r5, #12]
 80091f6:	e7e6      	b.n	80091c6 <__swsetup_r+0x1e>
 80091f8:	0758      	lsls	r0, r3, #29
 80091fa:	d512      	bpl.n	8009222 <__swsetup_r+0x7a>
 80091fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091fe:	b141      	cbz	r1, 8009212 <__swsetup_r+0x6a>
 8009200:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009204:	4299      	cmp	r1, r3
 8009206:	d002      	beq.n	800920e <__swsetup_r+0x66>
 8009208:	4630      	mov	r0, r6
 800920a:	f000 fa5b 	bl	80096c4 <_free_r>
 800920e:	2300      	movs	r3, #0
 8009210:	6363      	str	r3, [r4, #52]	; 0x34
 8009212:	89a3      	ldrh	r3, [r4, #12]
 8009214:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009218:	81a3      	strh	r3, [r4, #12]
 800921a:	2300      	movs	r3, #0
 800921c:	6063      	str	r3, [r4, #4]
 800921e:	6923      	ldr	r3, [r4, #16]
 8009220:	6023      	str	r3, [r4, #0]
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	f043 0308 	orr.w	r3, r3, #8
 8009228:	81a3      	strh	r3, [r4, #12]
 800922a:	6923      	ldr	r3, [r4, #16]
 800922c:	b94b      	cbnz	r3, 8009242 <__swsetup_r+0x9a>
 800922e:	89a3      	ldrh	r3, [r4, #12]
 8009230:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009238:	d003      	beq.n	8009242 <__swsetup_r+0x9a>
 800923a:	4621      	mov	r1, r4
 800923c:	4630      	mov	r0, r6
 800923e:	f000 fa01 	bl	8009644 <__smakebuf_r>
 8009242:	89a0      	ldrh	r0, [r4, #12]
 8009244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009248:	f010 0301 	ands.w	r3, r0, #1
 800924c:	d00a      	beq.n	8009264 <__swsetup_r+0xbc>
 800924e:	2300      	movs	r3, #0
 8009250:	60a3      	str	r3, [r4, #8]
 8009252:	6963      	ldr	r3, [r4, #20]
 8009254:	425b      	negs	r3, r3
 8009256:	61a3      	str	r3, [r4, #24]
 8009258:	6923      	ldr	r3, [r4, #16]
 800925a:	b943      	cbnz	r3, 800926e <__swsetup_r+0xc6>
 800925c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009260:	d1ba      	bne.n	80091d8 <__swsetup_r+0x30>
 8009262:	bd70      	pop	{r4, r5, r6, pc}
 8009264:	0781      	lsls	r1, r0, #30
 8009266:	bf58      	it	pl
 8009268:	6963      	ldrpl	r3, [r4, #20]
 800926a:	60a3      	str	r3, [r4, #8]
 800926c:	e7f4      	b.n	8009258 <__swsetup_r+0xb0>
 800926e:	2000      	movs	r0, #0
 8009270:	e7f7      	b.n	8009262 <__swsetup_r+0xba>
 8009272:	bf00      	nop
 8009274:	20000024 	.word	0x20000024
 8009278:	0800aea0 	.word	0x0800aea0
 800927c:	0800aec0 	.word	0x0800aec0
 8009280:	0800ae80 	.word	0x0800ae80

08009284 <__sflush_r>:
 8009284:	898a      	ldrh	r2, [r1, #12]
 8009286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800928a:	4605      	mov	r5, r0
 800928c:	0710      	lsls	r0, r2, #28
 800928e:	460c      	mov	r4, r1
 8009290:	d458      	bmi.n	8009344 <__sflush_r+0xc0>
 8009292:	684b      	ldr	r3, [r1, #4]
 8009294:	2b00      	cmp	r3, #0
 8009296:	dc05      	bgt.n	80092a4 <__sflush_r+0x20>
 8009298:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800929a:	2b00      	cmp	r3, #0
 800929c:	dc02      	bgt.n	80092a4 <__sflush_r+0x20>
 800929e:	2000      	movs	r0, #0
 80092a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092a6:	2e00      	cmp	r6, #0
 80092a8:	d0f9      	beq.n	800929e <__sflush_r+0x1a>
 80092aa:	2300      	movs	r3, #0
 80092ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80092b0:	682f      	ldr	r7, [r5, #0]
 80092b2:	602b      	str	r3, [r5, #0]
 80092b4:	d032      	beq.n	800931c <__sflush_r+0x98>
 80092b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	075a      	lsls	r2, r3, #29
 80092bc:	d505      	bpl.n	80092ca <__sflush_r+0x46>
 80092be:	6863      	ldr	r3, [r4, #4]
 80092c0:	1ac0      	subs	r0, r0, r3
 80092c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092c4:	b10b      	cbz	r3, 80092ca <__sflush_r+0x46>
 80092c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092c8:	1ac0      	subs	r0, r0, r3
 80092ca:	2300      	movs	r3, #0
 80092cc:	4602      	mov	r2, r0
 80092ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092d0:	6a21      	ldr	r1, [r4, #32]
 80092d2:	4628      	mov	r0, r5
 80092d4:	47b0      	blx	r6
 80092d6:	1c43      	adds	r3, r0, #1
 80092d8:	89a3      	ldrh	r3, [r4, #12]
 80092da:	d106      	bne.n	80092ea <__sflush_r+0x66>
 80092dc:	6829      	ldr	r1, [r5, #0]
 80092de:	291d      	cmp	r1, #29
 80092e0:	d82c      	bhi.n	800933c <__sflush_r+0xb8>
 80092e2:	4a2a      	ldr	r2, [pc, #168]	; (800938c <__sflush_r+0x108>)
 80092e4:	40ca      	lsrs	r2, r1
 80092e6:	07d6      	lsls	r6, r2, #31
 80092e8:	d528      	bpl.n	800933c <__sflush_r+0xb8>
 80092ea:	2200      	movs	r2, #0
 80092ec:	6062      	str	r2, [r4, #4]
 80092ee:	04d9      	lsls	r1, r3, #19
 80092f0:	6922      	ldr	r2, [r4, #16]
 80092f2:	6022      	str	r2, [r4, #0]
 80092f4:	d504      	bpl.n	8009300 <__sflush_r+0x7c>
 80092f6:	1c42      	adds	r2, r0, #1
 80092f8:	d101      	bne.n	80092fe <__sflush_r+0x7a>
 80092fa:	682b      	ldr	r3, [r5, #0]
 80092fc:	b903      	cbnz	r3, 8009300 <__sflush_r+0x7c>
 80092fe:	6560      	str	r0, [r4, #84]	; 0x54
 8009300:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009302:	602f      	str	r7, [r5, #0]
 8009304:	2900      	cmp	r1, #0
 8009306:	d0ca      	beq.n	800929e <__sflush_r+0x1a>
 8009308:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800930c:	4299      	cmp	r1, r3
 800930e:	d002      	beq.n	8009316 <__sflush_r+0x92>
 8009310:	4628      	mov	r0, r5
 8009312:	f000 f9d7 	bl	80096c4 <_free_r>
 8009316:	2000      	movs	r0, #0
 8009318:	6360      	str	r0, [r4, #52]	; 0x34
 800931a:	e7c1      	b.n	80092a0 <__sflush_r+0x1c>
 800931c:	6a21      	ldr	r1, [r4, #32]
 800931e:	2301      	movs	r3, #1
 8009320:	4628      	mov	r0, r5
 8009322:	47b0      	blx	r6
 8009324:	1c41      	adds	r1, r0, #1
 8009326:	d1c7      	bne.n	80092b8 <__sflush_r+0x34>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d0c4      	beq.n	80092b8 <__sflush_r+0x34>
 800932e:	2b1d      	cmp	r3, #29
 8009330:	d001      	beq.n	8009336 <__sflush_r+0xb2>
 8009332:	2b16      	cmp	r3, #22
 8009334:	d101      	bne.n	800933a <__sflush_r+0xb6>
 8009336:	602f      	str	r7, [r5, #0]
 8009338:	e7b1      	b.n	800929e <__sflush_r+0x1a>
 800933a:	89a3      	ldrh	r3, [r4, #12]
 800933c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009340:	81a3      	strh	r3, [r4, #12]
 8009342:	e7ad      	b.n	80092a0 <__sflush_r+0x1c>
 8009344:	690f      	ldr	r7, [r1, #16]
 8009346:	2f00      	cmp	r7, #0
 8009348:	d0a9      	beq.n	800929e <__sflush_r+0x1a>
 800934a:	0793      	lsls	r3, r2, #30
 800934c:	680e      	ldr	r6, [r1, #0]
 800934e:	bf08      	it	eq
 8009350:	694b      	ldreq	r3, [r1, #20]
 8009352:	600f      	str	r7, [r1, #0]
 8009354:	bf18      	it	ne
 8009356:	2300      	movne	r3, #0
 8009358:	eba6 0807 	sub.w	r8, r6, r7
 800935c:	608b      	str	r3, [r1, #8]
 800935e:	f1b8 0f00 	cmp.w	r8, #0
 8009362:	dd9c      	ble.n	800929e <__sflush_r+0x1a>
 8009364:	6a21      	ldr	r1, [r4, #32]
 8009366:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009368:	4643      	mov	r3, r8
 800936a:	463a      	mov	r2, r7
 800936c:	4628      	mov	r0, r5
 800936e:	47b0      	blx	r6
 8009370:	2800      	cmp	r0, #0
 8009372:	dc06      	bgt.n	8009382 <__sflush_r+0xfe>
 8009374:	89a3      	ldrh	r3, [r4, #12]
 8009376:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800937a:	81a3      	strh	r3, [r4, #12]
 800937c:	f04f 30ff 	mov.w	r0, #4294967295
 8009380:	e78e      	b.n	80092a0 <__sflush_r+0x1c>
 8009382:	4407      	add	r7, r0
 8009384:	eba8 0800 	sub.w	r8, r8, r0
 8009388:	e7e9      	b.n	800935e <__sflush_r+0xda>
 800938a:	bf00      	nop
 800938c:	20400001 	.word	0x20400001

08009390 <_fflush_r>:
 8009390:	b538      	push	{r3, r4, r5, lr}
 8009392:	690b      	ldr	r3, [r1, #16]
 8009394:	4605      	mov	r5, r0
 8009396:	460c      	mov	r4, r1
 8009398:	b913      	cbnz	r3, 80093a0 <_fflush_r+0x10>
 800939a:	2500      	movs	r5, #0
 800939c:	4628      	mov	r0, r5
 800939e:	bd38      	pop	{r3, r4, r5, pc}
 80093a0:	b118      	cbz	r0, 80093aa <_fflush_r+0x1a>
 80093a2:	6983      	ldr	r3, [r0, #24]
 80093a4:	b90b      	cbnz	r3, 80093aa <_fflush_r+0x1a>
 80093a6:	f000 f887 	bl	80094b8 <__sinit>
 80093aa:	4b14      	ldr	r3, [pc, #80]	; (80093fc <_fflush_r+0x6c>)
 80093ac:	429c      	cmp	r4, r3
 80093ae:	d11b      	bne.n	80093e8 <_fflush_r+0x58>
 80093b0:	686c      	ldr	r4, [r5, #4]
 80093b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d0ef      	beq.n	800939a <_fflush_r+0xa>
 80093ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093bc:	07d0      	lsls	r0, r2, #31
 80093be:	d404      	bmi.n	80093ca <_fflush_r+0x3a>
 80093c0:	0599      	lsls	r1, r3, #22
 80093c2:	d402      	bmi.n	80093ca <_fflush_r+0x3a>
 80093c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093c6:	f000 f915 	bl	80095f4 <__retarget_lock_acquire_recursive>
 80093ca:	4628      	mov	r0, r5
 80093cc:	4621      	mov	r1, r4
 80093ce:	f7ff ff59 	bl	8009284 <__sflush_r>
 80093d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093d4:	07da      	lsls	r2, r3, #31
 80093d6:	4605      	mov	r5, r0
 80093d8:	d4e0      	bmi.n	800939c <_fflush_r+0xc>
 80093da:	89a3      	ldrh	r3, [r4, #12]
 80093dc:	059b      	lsls	r3, r3, #22
 80093de:	d4dd      	bmi.n	800939c <_fflush_r+0xc>
 80093e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093e2:	f000 f908 	bl	80095f6 <__retarget_lock_release_recursive>
 80093e6:	e7d9      	b.n	800939c <_fflush_r+0xc>
 80093e8:	4b05      	ldr	r3, [pc, #20]	; (8009400 <_fflush_r+0x70>)
 80093ea:	429c      	cmp	r4, r3
 80093ec:	d101      	bne.n	80093f2 <_fflush_r+0x62>
 80093ee:	68ac      	ldr	r4, [r5, #8]
 80093f0:	e7df      	b.n	80093b2 <_fflush_r+0x22>
 80093f2:	4b04      	ldr	r3, [pc, #16]	; (8009404 <_fflush_r+0x74>)
 80093f4:	429c      	cmp	r4, r3
 80093f6:	bf08      	it	eq
 80093f8:	68ec      	ldreq	r4, [r5, #12]
 80093fa:	e7da      	b.n	80093b2 <_fflush_r+0x22>
 80093fc:	0800aea0 	.word	0x0800aea0
 8009400:	0800aec0 	.word	0x0800aec0
 8009404:	0800ae80 	.word	0x0800ae80

08009408 <std>:
 8009408:	2300      	movs	r3, #0
 800940a:	b510      	push	{r4, lr}
 800940c:	4604      	mov	r4, r0
 800940e:	e9c0 3300 	strd	r3, r3, [r0]
 8009412:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009416:	6083      	str	r3, [r0, #8]
 8009418:	8181      	strh	r1, [r0, #12]
 800941a:	6643      	str	r3, [r0, #100]	; 0x64
 800941c:	81c2      	strh	r2, [r0, #14]
 800941e:	6183      	str	r3, [r0, #24]
 8009420:	4619      	mov	r1, r3
 8009422:	2208      	movs	r2, #8
 8009424:	305c      	adds	r0, #92	; 0x5c
 8009426:	f7ff fdb9 	bl	8008f9c <memset>
 800942a:	4b05      	ldr	r3, [pc, #20]	; (8009440 <std+0x38>)
 800942c:	6263      	str	r3, [r4, #36]	; 0x24
 800942e:	4b05      	ldr	r3, [pc, #20]	; (8009444 <std+0x3c>)
 8009430:	62a3      	str	r3, [r4, #40]	; 0x28
 8009432:	4b05      	ldr	r3, [pc, #20]	; (8009448 <std+0x40>)
 8009434:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009436:	4b05      	ldr	r3, [pc, #20]	; (800944c <std+0x44>)
 8009438:	6224      	str	r4, [r4, #32]
 800943a:	6323      	str	r3, [r4, #48]	; 0x30
 800943c:	bd10      	pop	{r4, pc}
 800943e:	bf00      	nop
 8009440:	08009e81 	.word	0x08009e81
 8009444:	08009ea3 	.word	0x08009ea3
 8009448:	08009edb 	.word	0x08009edb
 800944c:	08009eff 	.word	0x08009eff

08009450 <_cleanup_r>:
 8009450:	4901      	ldr	r1, [pc, #4]	; (8009458 <_cleanup_r+0x8>)
 8009452:	f000 b8af 	b.w	80095b4 <_fwalk_reent>
 8009456:	bf00      	nop
 8009458:	08009391 	.word	0x08009391

0800945c <__sfmoreglue>:
 800945c:	b570      	push	{r4, r5, r6, lr}
 800945e:	2268      	movs	r2, #104	; 0x68
 8009460:	1e4d      	subs	r5, r1, #1
 8009462:	4355      	muls	r5, r2
 8009464:	460e      	mov	r6, r1
 8009466:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800946a:	f000 f997 	bl	800979c <_malloc_r>
 800946e:	4604      	mov	r4, r0
 8009470:	b140      	cbz	r0, 8009484 <__sfmoreglue+0x28>
 8009472:	2100      	movs	r1, #0
 8009474:	e9c0 1600 	strd	r1, r6, [r0]
 8009478:	300c      	adds	r0, #12
 800947a:	60a0      	str	r0, [r4, #8]
 800947c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009480:	f7ff fd8c 	bl	8008f9c <memset>
 8009484:	4620      	mov	r0, r4
 8009486:	bd70      	pop	{r4, r5, r6, pc}

08009488 <__sfp_lock_acquire>:
 8009488:	4801      	ldr	r0, [pc, #4]	; (8009490 <__sfp_lock_acquire+0x8>)
 800948a:	f000 b8b3 	b.w	80095f4 <__retarget_lock_acquire_recursive>
 800948e:	bf00      	nop
 8009490:	20004e59 	.word	0x20004e59

08009494 <__sfp_lock_release>:
 8009494:	4801      	ldr	r0, [pc, #4]	; (800949c <__sfp_lock_release+0x8>)
 8009496:	f000 b8ae 	b.w	80095f6 <__retarget_lock_release_recursive>
 800949a:	bf00      	nop
 800949c:	20004e59 	.word	0x20004e59

080094a0 <__sinit_lock_acquire>:
 80094a0:	4801      	ldr	r0, [pc, #4]	; (80094a8 <__sinit_lock_acquire+0x8>)
 80094a2:	f000 b8a7 	b.w	80095f4 <__retarget_lock_acquire_recursive>
 80094a6:	bf00      	nop
 80094a8:	20004e5a 	.word	0x20004e5a

080094ac <__sinit_lock_release>:
 80094ac:	4801      	ldr	r0, [pc, #4]	; (80094b4 <__sinit_lock_release+0x8>)
 80094ae:	f000 b8a2 	b.w	80095f6 <__retarget_lock_release_recursive>
 80094b2:	bf00      	nop
 80094b4:	20004e5a 	.word	0x20004e5a

080094b8 <__sinit>:
 80094b8:	b510      	push	{r4, lr}
 80094ba:	4604      	mov	r4, r0
 80094bc:	f7ff fff0 	bl	80094a0 <__sinit_lock_acquire>
 80094c0:	69a3      	ldr	r3, [r4, #24]
 80094c2:	b11b      	cbz	r3, 80094cc <__sinit+0x14>
 80094c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094c8:	f7ff bff0 	b.w	80094ac <__sinit_lock_release>
 80094cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80094d0:	6523      	str	r3, [r4, #80]	; 0x50
 80094d2:	4b13      	ldr	r3, [pc, #76]	; (8009520 <__sinit+0x68>)
 80094d4:	4a13      	ldr	r2, [pc, #76]	; (8009524 <__sinit+0x6c>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80094da:	42a3      	cmp	r3, r4
 80094dc:	bf04      	itt	eq
 80094de:	2301      	moveq	r3, #1
 80094e0:	61a3      	streq	r3, [r4, #24]
 80094e2:	4620      	mov	r0, r4
 80094e4:	f000 f820 	bl	8009528 <__sfp>
 80094e8:	6060      	str	r0, [r4, #4]
 80094ea:	4620      	mov	r0, r4
 80094ec:	f000 f81c 	bl	8009528 <__sfp>
 80094f0:	60a0      	str	r0, [r4, #8]
 80094f2:	4620      	mov	r0, r4
 80094f4:	f000 f818 	bl	8009528 <__sfp>
 80094f8:	2200      	movs	r2, #0
 80094fa:	60e0      	str	r0, [r4, #12]
 80094fc:	2104      	movs	r1, #4
 80094fe:	6860      	ldr	r0, [r4, #4]
 8009500:	f7ff ff82 	bl	8009408 <std>
 8009504:	68a0      	ldr	r0, [r4, #8]
 8009506:	2201      	movs	r2, #1
 8009508:	2109      	movs	r1, #9
 800950a:	f7ff ff7d 	bl	8009408 <std>
 800950e:	68e0      	ldr	r0, [r4, #12]
 8009510:	2202      	movs	r2, #2
 8009512:	2112      	movs	r1, #18
 8009514:	f7ff ff78 	bl	8009408 <std>
 8009518:	2301      	movs	r3, #1
 800951a:	61a3      	str	r3, [r4, #24]
 800951c:	e7d2      	b.n	80094c4 <__sinit+0xc>
 800951e:	bf00      	nop
 8009520:	0800ad78 	.word	0x0800ad78
 8009524:	08009451 	.word	0x08009451

08009528 <__sfp>:
 8009528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952a:	4607      	mov	r7, r0
 800952c:	f7ff ffac 	bl	8009488 <__sfp_lock_acquire>
 8009530:	4b1e      	ldr	r3, [pc, #120]	; (80095ac <__sfp+0x84>)
 8009532:	681e      	ldr	r6, [r3, #0]
 8009534:	69b3      	ldr	r3, [r6, #24]
 8009536:	b913      	cbnz	r3, 800953e <__sfp+0x16>
 8009538:	4630      	mov	r0, r6
 800953a:	f7ff ffbd 	bl	80094b8 <__sinit>
 800953e:	3648      	adds	r6, #72	; 0x48
 8009540:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009544:	3b01      	subs	r3, #1
 8009546:	d503      	bpl.n	8009550 <__sfp+0x28>
 8009548:	6833      	ldr	r3, [r6, #0]
 800954a:	b30b      	cbz	r3, 8009590 <__sfp+0x68>
 800954c:	6836      	ldr	r6, [r6, #0]
 800954e:	e7f7      	b.n	8009540 <__sfp+0x18>
 8009550:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009554:	b9d5      	cbnz	r5, 800958c <__sfp+0x64>
 8009556:	4b16      	ldr	r3, [pc, #88]	; (80095b0 <__sfp+0x88>)
 8009558:	60e3      	str	r3, [r4, #12]
 800955a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800955e:	6665      	str	r5, [r4, #100]	; 0x64
 8009560:	f000 f847 	bl	80095f2 <__retarget_lock_init_recursive>
 8009564:	f7ff ff96 	bl	8009494 <__sfp_lock_release>
 8009568:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800956c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009570:	6025      	str	r5, [r4, #0]
 8009572:	61a5      	str	r5, [r4, #24]
 8009574:	2208      	movs	r2, #8
 8009576:	4629      	mov	r1, r5
 8009578:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800957c:	f7ff fd0e 	bl	8008f9c <memset>
 8009580:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009584:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009588:	4620      	mov	r0, r4
 800958a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800958c:	3468      	adds	r4, #104	; 0x68
 800958e:	e7d9      	b.n	8009544 <__sfp+0x1c>
 8009590:	2104      	movs	r1, #4
 8009592:	4638      	mov	r0, r7
 8009594:	f7ff ff62 	bl	800945c <__sfmoreglue>
 8009598:	4604      	mov	r4, r0
 800959a:	6030      	str	r0, [r6, #0]
 800959c:	2800      	cmp	r0, #0
 800959e:	d1d5      	bne.n	800954c <__sfp+0x24>
 80095a0:	f7ff ff78 	bl	8009494 <__sfp_lock_release>
 80095a4:	230c      	movs	r3, #12
 80095a6:	603b      	str	r3, [r7, #0]
 80095a8:	e7ee      	b.n	8009588 <__sfp+0x60>
 80095aa:	bf00      	nop
 80095ac:	0800ad78 	.word	0x0800ad78
 80095b0:	ffff0001 	.word	0xffff0001

080095b4 <_fwalk_reent>:
 80095b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095b8:	4606      	mov	r6, r0
 80095ba:	4688      	mov	r8, r1
 80095bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80095c0:	2700      	movs	r7, #0
 80095c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095c6:	f1b9 0901 	subs.w	r9, r9, #1
 80095ca:	d505      	bpl.n	80095d8 <_fwalk_reent+0x24>
 80095cc:	6824      	ldr	r4, [r4, #0]
 80095ce:	2c00      	cmp	r4, #0
 80095d0:	d1f7      	bne.n	80095c2 <_fwalk_reent+0xe>
 80095d2:	4638      	mov	r0, r7
 80095d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095d8:	89ab      	ldrh	r3, [r5, #12]
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d907      	bls.n	80095ee <_fwalk_reent+0x3a>
 80095de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095e2:	3301      	adds	r3, #1
 80095e4:	d003      	beq.n	80095ee <_fwalk_reent+0x3a>
 80095e6:	4629      	mov	r1, r5
 80095e8:	4630      	mov	r0, r6
 80095ea:	47c0      	blx	r8
 80095ec:	4307      	orrs	r7, r0
 80095ee:	3568      	adds	r5, #104	; 0x68
 80095f0:	e7e9      	b.n	80095c6 <_fwalk_reent+0x12>

080095f2 <__retarget_lock_init_recursive>:
 80095f2:	4770      	bx	lr

080095f4 <__retarget_lock_acquire_recursive>:
 80095f4:	4770      	bx	lr

080095f6 <__retarget_lock_release_recursive>:
 80095f6:	4770      	bx	lr

080095f8 <__swhatbuf_r>:
 80095f8:	b570      	push	{r4, r5, r6, lr}
 80095fa:	460e      	mov	r6, r1
 80095fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009600:	2900      	cmp	r1, #0
 8009602:	b096      	sub	sp, #88	; 0x58
 8009604:	4614      	mov	r4, r2
 8009606:	461d      	mov	r5, r3
 8009608:	da08      	bge.n	800961c <__swhatbuf_r+0x24>
 800960a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800960e:	2200      	movs	r2, #0
 8009610:	602a      	str	r2, [r5, #0]
 8009612:	061a      	lsls	r2, r3, #24
 8009614:	d410      	bmi.n	8009638 <__swhatbuf_r+0x40>
 8009616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800961a:	e00e      	b.n	800963a <__swhatbuf_r+0x42>
 800961c:	466a      	mov	r2, sp
 800961e:	f000 fc95 	bl	8009f4c <_fstat_r>
 8009622:	2800      	cmp	r0, #0
 8009624:	dbf1      	blt.n	800960a <__swhatbuf_r+0x12>
 8009626:	9a01      	ldr	r2, [sp, #4]
 8009628:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800962c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009630:	425a      	negs	r2, r3
 8009632:	415a      	adcs	r2, r3
 8009634:	602a      	str	r2, [r5, #0]
 8009636:	e7ee      	b.n	8009616 <__swhatbuf_r+0x1e>
 8009638:	2340      	movs	r3, #64	; 0x40
 800963a:	2000      	movs	r0, #0
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	b016      	add	sp, #88	; 0x58
 8009640:	bd70      	pop	{r4, r5, r6, pc}
	...

08009644 <__smakebuf_r>:
 8009644:	898b      	ldrh	r3, [r1, #12]
 8009646:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009648:	079d      	lsls	r5, r3, #30
 800964a:	4606      	mov	r6, r0
 800964c:	460c      	mov	r4, r1
 800964e:	d507      	bpl.n	8009660 <__smakebuf_r+0x1c>
 8009650:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009654:	6023      	str	r3, [r4, #0]
 8009656:	6123      	str	r3, [r4, #16]
 8009658:	2301      	movs	r3, #1
 800965a:	6163      	str	r3, [r4, #20]
 800965c:	b002      	add	sp, #8
 800965e:	bd70      	pop	{r4, r5, r6, pc}
 8009660:	ab01      	add	r3, sp, #4
 8009662:	466a      	mov	r2, sp
 8009664:	f7ff ffc8 	bl	80095f8 <__swhatbuf_r>
 8009668:	9900      	ldr	r1, [sp, #0]
 800966a:	4605      	mov	r5, r0
 800966c:	4630      	mov	r0, r6
 800966e:	f000 f895 	bl	800979c <_malloc_r>
 8009672:	b948      	cbnz	r0, 8009688 <__smakebuf_r+0x44>
 8009674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009678:	059a      	lsls	r2, r3, #22
 800967a:	d4ef      	bmi.n	800965c <__smakebuf_r+0x18>
 800967c:	f023 0303 	bic.w	r3, r3, #3
 8009680:	f043 0302 	orr.w	r3, r3, #2
 8009684:	81a3      	strh	r3, [r4, #12]
 8009686:	e7e3      	b.n	8009650 <__smakebuf_r+0xc>
 8009688:	4b0d      	ldr	r3, [pc, #52]	; (80096c0 <__smakebuf_r+0x7c>)
 800968a:	62b3      	str	r3, [r6, #40]	; 0x28
 800968c:	89a3      	ldrh	r3, [r4, #12]
 800968e:	6020      	str	r0, [r4, #0]
 8009690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009694:	81a3      	strh	r3, [r4, #12]
 8009696:	9b00      	ldr	r3, [sp, #0]
 8009698:	6163      	str	r3, [r4, #20]
 800969a:	9b01      	ldr	r3, [sp, #4]
 800969c:	6120      	str	r0, [r4, #16]
 800969e:	b15b      	cbz	r3, 80096b8 <__smakebuf_r+0x74>
 80096a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096a4:	4630      	mov	r0, r6
 80096a6:	f000 fc63 	bl	8009f70 <_isatty_r>
 80096aa:	b128      	cbz	r0, 80096b8 <__smakebuf_r+0x74>
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	f023 0303 	bic.w	r3, r3, #3
 80096b2:	f043 0301 	orr.w	r3, r3, #1
 80096b6:	81a3      	strh	r3, [r4, #12]
 80096b8:	89a0      	ldrh	r0, [r4, #12]
 80096ba:	4305      	orrs	r5, r0
 80096bc:	81a5      	strh	r5, [r4, #12]
 80096be:	e7cd      	b.n	800965c <__smakebuf_r+0x18>
 80096c0:	08009451 	.word	0x08009451

080096c4 <_free_r>:
 80096c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096c6:	2900      	cmp	r1, #0
 80096c8:	d044      	beq.n	8009754 <_free_r+0x90>
 80096ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ce:	9001      	str	r0, [sp, #4]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f1a1 0404 	sub.w	r4, r1, #4
 80096d6:	bfb8      	it	lt
 80096d8:	18e4      	addlt	r4, r4, r3
 80096da:	f000 fc6b 	bl	8009fb4 <__malloc_lock>
 80096de:	4a1e      	ldr	r2, [pc, #120]	; (8009758 <_free_r+0x94>)
 80096e0:	9801      	ldr	r0, [sp, #4]
 80096e2:	6813      	ldr	r3, [r2, #0]
 80096e4:	b933      	cbnz	r3, 80096f4 <_free_r+0x30>
 80096e6:	6063      	str	r3, [r4, #4]
 80096e8:	6014      	str	r4, [r2, #0]
 80096ea:	b003      	add	sp, #12
 80096ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096f0:	f000 bc66 	b.w	8009fc0 <__malloc_unlock>
 80096f4:	42a3      	cmp	r3, r4
 80096f6:	d908      	bls.n	800970a <_free_r+0x46>
 80096f8:	6825      	ldr	r5, [r4, #0]
 80096fa:	1961      	adds	r1, r4, r5
 80096fc:	428b      	cmp	r3, r1
 80096fe:	bf01      	itttt	eq
 8009700:	6819      	ldreq	r1, [r3, #0]
 8009702:	685b      	ldreq	r3, [r3, #4]
 8009704:	1949      	addeq	r1, r1, r5
 8009706:	6021      	streq	r1, [r4, #0]
 8009708:	e7ed      	b.n	80096e6 <_free_r+0x22>
 800970a:	461a      	mov	r2, r3
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	b10b      	cbz	r3, 8009714 <_free_r+0x50>
 8009710:	42a3      	cmp	r3, r4
 8009712:	d9fa      	bls.n	800970a <_free_r+0x46>
 8009714:	6811      	ldr	r1, [r2, #0]
 8009716:	1855      	adds	r5, r2, r1
 8009718:	42a5      	cmp	r5, r4
 800971a:	d10b      	bne.n	8009734 <_free_r+0x70>
 800971c:	6824      	ldr	r4, [r4, #0]
 800971e:	4421      	add	r1, r4
 8009720:	1854      	adds	r4, r2, r1
 8009722:	42a3      	cmp	r3, r4
 8009724:	6011      	str	r1, [r2, #0]
 8009726:	d1e0      	bne.n	80096ea <_free_r+0x26>
 8009728:	681c      	ldr	r4, [r3, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	6053      	str	r3, [r2, #4]
 800972e:	4421      	add	r1, r4
 8009730:	6011      	str	r1, [r2, #0]
 8009732:	e7da      	b.n	80096ea <_free_r+0x26>
 8009734:	d902      	bls.n	800973c <_free_r+0x78>
 8009736:	230c      	movs	r3, #12
 8009738:	6003      	str	r3, [r0, #0]
 800973a:	e7d6      	b.n	80096ea <_free_r+0x26>
 800973c:	6825      	ldr	r5, [r4, #0]
 800973e:	1961      	adds	r1, r4, r5
 8009740:	428b      	cmp	r3, r1
 8009742:	bf04      	itt	eq
 8009744:	6819      	ldreq	r1, [r3, #0]
 8009746:	685b      	ldreq	r3, [r3, #4]
 8009748:	6063      	str	r3, [r4, #4]
 800974a:	bf04      	itt	eq
 800974c:	1949      	addeq	r1, r1, r5
 800974e:	6021      	streq	r1, [r4, #0]
 8009750:	6054      	str	r4, [r2, #4]
 8009752:	e7ca      	b.n	80096ea <_free_r+0x26>
 8009754:	b003      	add	sp, #12
 8009756:	bd30      	pop	{r4, r5, pc}
 8009758:	20004e5c 	.word	0x20004e5c

0800975c <sbrk_aligned>:
 800975c:	b570      	push	{r4, r5, r6, lr}
 800975e:	4e0e      	ldr	r6, [pc, #56]	; (8009798 <sbrk_aligned+0x3c>)
 8009760:	460c      	mov	r4, r1
 8009762:	6831      	ldr	r1, [r6, #0]
 8009764:	4605      	mov	r5, r0
 8009766:	b911      	cbnz	r1, 800976e <sbrk_aligned+0x12>
 8009768:	f000 fb7a 	bl	8009e60 <_sbrk_r>
 800976c:	6030      	str	r0, [r6, #0]
 800976e:	4621      	mov	r1, r4
 8009770:	4628      	mov	r0, r5
 8009772:	f000 fb75 	bl	8009e60 <_sbrk_r>
 8009776:	1c43      	adds	r3, r0, #1
 8009778:	d00a      	beq.n	8009790 <sbrk_aligned+0x34>
 800977a:	1cc4      	adds	r4, r0, #3
 800977c:	f024 0403 	bic.w	r4, r4, #3
 8009780:	42a0      	cmp	r0, r4
 8009782:	d007      	beq.n	8009794 <sbrk_aligned+0x38>
 8009784:	1a21      	subs	r1, r4, r0
 8009786:	4628      	mov	r0, r5
 8009788:	f000 fb6a 	bl	8009e60 <_sbrk_r>
 800978c:	3001      	adds	r0, #1
 800978e:	d101      	bne.n	8009794 <sbrk_aligned+0x38>
 8009790:	f04f 34ff 	mov.w	r4, #4294967295
 8009794:	4620      	mov	r0, r4
 8009796:	bd70      	pop	{r4, r5, r6, pc}
 8009798:	20004e60 	.word	0x20004e60

0800979c <_malloc_r>:
 800979c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a0:	1ccd      	adds	r5, r1, #3
 80097a2:	f025 0503 	bic.w	r5, r5, #3
 80097a6:	3508      	adds	r5, #8
 80097a8:	2d0c      	cmp	r5, #12
 80097aa:	bf38      	it	cc
 80097ac:	250c      	movcc	r5, #12
 80097ae:	2d00      	cmp	r5, #0
 80097b0:	4607      	mov	r7, r0
 80097b2:	db01      	blt.n	80097b8 <_malloc_r+0x1c>
 80097b4:	42a9      	cmp	r1, r5
 80097b6:	d905      	bls.n	80097c4 <_malloc_r+0x28>
 80097b8:	230c      	movs	r3, #12
 80097ba:	603b      	str	r3, [r7, #0]
 80097bc:	2600      	movs	r6, #0
 80097be:	4630      	mov	r0, r6
 80097c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097c4:	4e2e      	ldr	r6, [pc, #184]	; (8009880 <_malloc_r+0xe4>)
 80097c6:	f000 fbf5 	bl	8009fb4 <__malloc_lock>
 80097ca:	6833      	ldr	r3, [r6, #0]
 80097cc:	461c      	mov	r4, r3
 80097ce:	bb34      	cbnz	r4, 800981e <_malloc_r+0x82>
 80097d0:	4629      	mov	r1, r5
 80097d2:	4638      	mov	r0, r7
 80097d4:	f7ff ffc2 	bl	800975c <sbrk_aligned>
 80097d8:	1c43      	adds	r3, r0, #1
 80097da:	4604      	mov	r4, r0
 80097dc:	d14d      	bne.n	800987a <_malloc_r+0xde>
 80097de:	6834      	ldr	r4, [r6, #0]
 80097e0:	4626      	mov	r6, r4
 80097e2:	2e00      	cmp	r6, #0
 80097e4:	d140      	bne.n	8009868 <_malloc_r+0xcc>
 80097e6:	6823      	ldr	r3, [r4, #0]
 80097e8:	4631      	mov	r1, r6
 80097ea:	4638      	mov	r0, r7
 80097ec:	eb04 0803 	add.w	r8, r4, r3
 80097f0:	f000 fb36 	bl	8009e60 <_sbrk_r>
 80097f4:	4580      	cmp	r8, r0
 80097f6:	d13a      	bne.n	800986e <_malloc_r+0xd2>
 80097f8:	6821      	ldr	r1, [r4, #0]
 80097fa:	3503      	adds	r5, #3
 80097fc:	1a6d      	subs	r5, r5, r1
 80097fe:	f025 0503 	bic.w	r5, r5, #3
 8009802:	3508      	adds	r5, #8
 8009804:	2d0c      	cmp	r5, #12
 8009806:	bf38      	it	cc
 8009808:	250c      	movcc	r5, #12
 800980a:	4629      	mov	r1, r5
 800980c:	4638      	mov	r0, r7
 800980e:	f7ff ffa5 	bl	800975c <sbrk_aligned>
 8009812:	3001      	adds	r0, #1
 8009814:	d02b      	beq.n	800986e <_malloc_r+0xd2>
 8009816:	6823      	ldr	r3, [r4, #0]
 8009818:	442b      	add	r3, r5
 800981a:	6023      	str	r3, [r4, #0]
 800981c:	e00e      	b.n	800983c <_malloc_r+0xa0>
 800981e:	6822      	ldr	r2, [r4, #0]
 8009820:	1b52      	subs	r2, r2, r5
 8009822:	d41e      	bmi.n	8009862 <_malloc_r+0xc6>
 8009824:	2a0b      	cmp	r2, #11
 8009826:	d916      	bls.n	8009856 <_malloc_r+0xba>
 8009828:	1961      	adds	r1, r4, r5
 800982a:	42a3      	cmp	r3, r4
 800982c:	6025      	str	r5, [r4, #0]
 800982e:	bf18      	it	ne
 8009830:	6059      	strne	r1, [r3, #4]
 8009832:	6863      	ldr	r3, [r4, #4]
 8009834:	bf08      	it	eq
 8009836:	6031      	streq	r1, [r6, #0]
 8009838:	5162      	str	r2, [r4, r5]
 800983a:	604b      	str	r3, [r1, #4]
 800983c:	4638      	mov	r0, r7
 800983e:	f104 060b 	add.w	r6, r4, #11
 8009842:	f000 fbbd 	bl	8009fc0 <__malloc_unlock>
 8009846:	f026 0607 	bic.w	r6, r6, #7
 800984a:	1d23      	adds	r3, r4, #4
 800984c:	1af2      	subs	r2, r6, r3
 800984e:	d0b6      	beq.n	80097be <_malloc_r+0x22>
 8009850:	1b9b      	subs	r3, r3, r6
 8009852:	50a3      	str	r3, [r4, r2]
 8009854:	e7b3      	b.n	80097be <_malloc_r+0x22>
 8009856:	6862      	ldr	r2, [r4, #4]
 8009858:	42a3      	cmp	r3, r4
 800985a:	bf0c      	ite	eq
 800985c:	6032      	streq	r2, [r6, #0]
 800985e:	605a      	strne	r2, [r3, #4]
 8009860:	e7ec      	b.n	800983c <_malloc_r+0xa0>
 8009862:	4623      	mov	r3, r4
 8009864:	6864      	ldr	r4, [r4, #4]
 8009866:	e7b2      	b.n	80097ce <_malloc_r+0x32>
 8009868:	4634      	mov	r4, r6
 800986a:	6876      	ldr	r6, [r6, #4]
 800986c:	e7b9      	b.n	80097e2 <_malloc_r+0x46>
 800986e:	230c      	movs	r3, #12
 8009870:	603b      	str	r3, [r7, #0]
 8009872:	4638      	mov	r0, r7
 8009874:	f000 fba4 	bl	8009fc0 <__malloc_unlock>
 8009878:	e7a1      	b.n	80097be <_malloc_r+0x22>
 800987a:	6025      	str	r5, [r4, #0]
 800987c:	e7de      	b.n	800983c <_malloc_r+0xa0>
 800987e:	bf00      	nop
 8009880:	20004e5c 	.word	0x20004e5c

08009884 <__sfputc_r>:
 8009884:	6893      	ldr	r3, [r2, #8]
 8009886:	3b01      	subs	r3, #1
 8009888:	2b00      	cmp	r3, #0
 800988a:	b410      	push	{r4}
 800988c:	6093      	str	r3, [r2, #8]
 800988e:	da08      	bge.n	80098a2 <__sfputc_r+0x1e>
 8009890:	6994      	ldr	r4, [r2, #24]
 8009892:	42a3      	cmp	r3, r4
 8009894:	db01      	blt.n	800989a <__sfputc_r+0x16>
 8009896:	290a      	cmp	r1, #10
 8009898:	d103      	bne.n	80098a2 <__sfputc_r+0x1e>
 800989a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800989e:	f7ff bc31 	b.w	8009104 <__swbuf_r>
 80098a2:	6813      	ldr	r3, [r2, #0]
 80098a4:	1c58      	adds	r0, r3, #1
 80098a6:	6010      	str	r0, [r2, #0]
 80098a8:	7019      	strb	r1, [r3, #0]
 80098aa:	4608      	mov	r0, r1
 80098ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <__sfputs_r>:
 80098b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b4:	4606      	mov	r6, r0
 80098b6:	460f      	mov	r7, r1
 80098b8:	4614      	mov	r4, r2
 80098ba:	18d5      	adds	r5, r2, r3
 80098bc:	42ac      	cmp	r4, r5
 80098be:	d101      	bne.n	80098c4 <__sfputs_r+0x12>
 80098c0:	2000      	movs	r0, #0
 80098c2:	e007      	b.n	80098d4 <__sfputs_r+0x22>
 80098c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c8:	463a      	mov	r2, r7
 80098ca:	4630      	mov	r0, r6
 80098cc:	f7ff ffda 	bl	8009884 <__sfputc_r>
 80098d0:	1c43      	adds	r3, r0, #1
 80098d2:	d1f3      	bne.n	80098bc <__sfputs_r+0xa>
 80098d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098d8 <_vfiprintf_r>:
 80098d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098dc:	460d      	mov	r5, r1
 80098de:	b09d      	sub	sp, #116	; 0x74
 80098e0:	4614      	mov	r4, r2
 80098e2:	4698      	mov	r8, r3
 80098e4:	4606      	mov	r6, r0
 80098e6:	b118      	cbz	r0, 80098f0 <_vfiprintf_r+0x18>
 80098e8:	6983      	ldr	r3, [r0, #24]
 80098ea:	b90b      	cbnz	r3, 80098f0 <_vfiprintf_r+0x18>
 80098ec:	f7ff fde4 	bl	80094b8 <__sinit>
 80098f0:	4b89      	ldr	r3, [pc, #548]	; (8009b18 <_vfiprintf_r+0x240>)
 80098f2:	429d      	cmp	r5, r3
 80098f4:	d11b      	bne.n	800992e <_vfiprintf_r+0x56>
 80098f6:	6875      	ldr	r5, [r6, #4]
 80098f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098fa:	07d9      	lsls	r1, r3, #31
 80098fc:	d405      	bmi.n	800990a <_vfiprintf_r+0x32>
 80098fe:	89ab      	ldrh	r3, [r5, #12]
 8009900:	059a      	lsls	r2, r3, #22
 8009902:	d402      	bmi.n	800990a <_vfiprintf_r+0x32>
 8009904:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009906:	f7ff fe75 	bl	80095f4 <__retarget_lock_acquire_recursive>
 800990a:	89ab      	ldrh	r3, [r5, #12]
 800990c:	071b      	lsls	r3, r3, #28
 800990e:	d501      	bpl.n	8009914 <_vfiprintf_r+0x3c>
 8009910:	692b      	ldr	r3, [r5, #16]
 8009912:	b9eb      	cbnz	r3, 8009950 <_vfiprintf_r+0x78>
 8009914:	4629      	mov	r1, r5
 8009916:	4630      	mov	r0, r6
 8009918:	f7ff fc46 	bl	80091a8 <__swsetup_r>
 800991c:	b1c0      	cbz	r0, 8009950 <_vfiprintf_r+0x78>
 800991e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009920:	07dc      	lsls	r4, r3, #31
 8009922:	d50e      	bpl.n	8009942 <_vfiprintf_r+0x6a>
 8009924:	f04f 30ff 	mov.w	r0, #4294967295
 8009928:	b01d      	add	sp, #116	; 0x74
 800992a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992e:	4b7b      	ldr	r3, [pc, #492]	; (8009b1c <_vfiprintf_r+0x244>)
 8009930:	429d      	cmp	r5, r3
 8009932:	d101      	bne.n	8009938 <_vfiprintf_r+0x60>
 8009934:	68b5      	ldr	r5, [r6, #8]
 8009936:	e7df      	b.n	80098f8 <_vfiprintf_r+0x20>
 8009938:	4b79      	ldr	r3, [pc, #484]	; (8009b20 <_vfiprintf_r+0x248>)
 800993a:	429d      	cmp	r5, r3
 800993c:	bf08      	it	eq
 800993e:	68f5      	ldreq	r5, [r6, #12]
 8009940:	e7da      	b.n	80098f8 <_vfiprintf_r+0x20>
 8009942:	89ab      	ldrh	r3, [r5, #12]
 8009944:	0598      	lsls	r0, r3, #22
 8009946:	d4ed      	bmi.n	8009924 <_vfiprintf_r+0x4c>
 8009948:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800994a:	f7ff fe54 	bl	80095f6 <__retarget_lock_release_recursive>
 800994e:	e7e9      	b.n	8009924 <_vfiprintf_r+0x4c>
 8009950:	2300      	movs	r3, #0
 8009952:	9309      	str	r3, [sp, #36]	; 0x24
 8009954:	2320      	movs	r3, #32
 8009956:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800995a:	f8cd 800c 	str.w	r8, [sp, #12]
 800995e:	2330      	movs	r3, #48	; 0x30
 8009960:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009b24 <_vfiprintf_r+0x24c>
 8009964:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009968:	f04f 0901 	mov.w	r9, #1
 800996c:	4623      	mov	r3, r4
 800996e:	469a      	mov	sl, r3
 8009970:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009974:	b10a      	cbz	r2, 800997a <_vfiprintf_r+0xa2>
 8009976:	2a25      	cmp	r2, #37	; 0x25
 8009978:	d1f9      	bne.n	800996e <_vfiprintf_r+0x96>
 800997a:	ebba 0b04 	subs.w	fp, sl, r4
 800997e:	d00b      	beq.n	8009998 <_vfiprintf_r+0xc0>
 8009980:	465b      	mov	r3, fp
 8009982:	4622      	mov	r2, r4
 8009984:	4629      	mov	r1, r5
 8009986:	4630      	mov	r0, r6
 8009988:	f7ff ff93 	bl	80098b2 <__sfputs_r>
 800998c:	3001      	adds	r0, #1
 800998e:	f000 80aa 	beq.w	8009ae6 <_vfiprintf_r+0x20e>
 8009992:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009994:	445a      	add	r2, fp
 8009996:	9209      	str	r2, [sp, #36]	; 0x24
 8009998:	f89a 3000 	ldrb.w	r3, [sl]
 800999c:	2b00      	cmp	r3, #0
 800999e:	f000 80a2 	beq.w	8009ae6 <_vfiprintf_r+0x20e>
 80099a2:	2300      	movs	r3, #0
 80099a4:	f04f 32ff 	mov.w	r2, #4294967295
 80099a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099ac:	f10a 0a01 	add.w	sl, sl, #1
 80099b0:	9304      	str	r3, [sp, #16]
 80099b2:	9307      	str	r3, [sp, #28]
 80099b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099b8:	931a      	str	r3, [sp, #104]	; 0x68
 80099ba:	4654      	mov	r4, sl
 80099bc:	2205      	movs	r2, #5
 80099be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c2:	4858      	ldr	r0, [pc, #352]	; (8009b24 <_vfiprintf_r+0x24c>)
 80099c4:	f7f6 fc14 	bl	80001f0 <memchr>
 80099c8:	9a04      	ldr	r2, [sp, #16]
 80099ca:	b9d8      	cbnz	r0, 8009a04 <_vfiprintf_r+0x12c>
 80099cc:	06d1      	lsls	r1, r2, #27
 80099ce:	bf44      	itt	mi
 80099d0:	2320      	movmi	r3, #32
 80099d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099d6:	0713      	lsls	r3, r2, #28
 80099d8:	bf44      	itt	mi
 80099da:	232b      	movmi	r3, #43	; 0x2b
 80099dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099e0:	f89a 3000 	ldrb.w	r3, [sl]
 80099e4:	2b2a      	cmp	r3, #42	; 0x2a
 80099e6:	d015      	beq.n	8009a14 <_vfiprintf_r+0x13c>
 80099e8:	9a07      	ldr	r2, [sp, #28]
 80099ea:	4654      	mov	r4, sl
 80099ec:	2000      	movs	r0, #0
 80099ee:	f04f 0c0a 	mov.w	ip, #10
 80099f2:	4621      	mov	r1, r4
 80099f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099f8:	3b30      	subs	r3, #48	; 0x30
 80099fa:	2b09      	cmp	r3, #9
 80099fc:	d94e      	bls.n	8009a9c <_vfiprintf_r+0x1c4>
 80099fe:	b1b0      	cbz	r0, 8009a2e <_vfiprintf_r+0x156>
 8009a00:	9207      	str	r2, [sp, #28]
 8009a02:	e014      	b.n	8009a2e <_vfiprintf_r+0x156>
 8009a04:	eba0 0308 	sub.w	r3, r0, r8
 8009a08:	fa09 f303 	lsl.w	r3, r9, r3
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	9304      	str	r3, [sp, #16]
 8009a10:	46a2      	mov	sl, r4
 8009a12:	e7d2      	b.n	80099ba <_vfiprintf_r+0xe2>
 8009a14:	9b03      	ldr	r3, [sp, #12]
 8009a16:	1d19      	adds	r1, r3, #4
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	9103      	str	r1, [sp, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	bfbb      	ittet	lt
 8009a20:	425b      	neglt	r3, r3
 8009a22:	f042 0202 	orrlt.w	r2, r2, #2
 8009a26:	9307      	strge	r3, [sp, #28]
 8009a28:	9307      	strlt	r3, [sp, #28]
 8009a2a:	bfb8      	it	lt
 8009a2c:	9204      	strlt	r2, [sp, #16]
 8009a2e:	7823      	ldrb	r3, [r4, #0]
 8009a30:	2b2e      	cmp	r3, #46	; 0x2e
 8009a32:	d10c      	bne.n	8009a4e <_vfiprintf_r+0x176>
 8009a34:	7863      	ldrb	r3, [r4, #1]
 8009a36:	2b2a      	cmp	r3, #42	; 0x2a
 8009a38:	d135      	bne.n	8009aa6 <_vfiprintf_r+0x1ce>
 8009a3a:	9b03      	ldr	r3, [sp, #12]
 8009a3c:	1d1a      	adds	r2, r3, #4
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	9203      	str	r2, [sp, #12]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	bfb8      	it	lt
 8009a46:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a4a:	3402      	adds	r4, #2
 8009a4c:	9305      	str	r3, [sp, #20]
 8009a4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009b34 <_vfiprintf_r+0x25c>
 8009a52:	7821      	ldrb	r1, [r4, #0]
 8009a54:	2203      	movs	r2, #3
 8009a56:	4650      	mov	r0, sl
 8009a58:	f7f6 fbca 	bl	80001f0 <memchr>
 8009a5c:	b140      	cbz	r0, 8009a70 <_vfiprintf_r+0x198>
 8009a5e:	2340      	movs	r3, #64	; 0x40
 8009a60:	eba0 000a 	sub.w	r0, r0, sl
 8009a64:	fa03 f000 	lsl.w	r0, r3, r0
 8009a68:	9b04      	ldr	r3, [sp, #16]
 8009a6a:	4303      	orrs	r3, r0
 8009a6c:	3401      	adds	r4, #1
 8009a6e:	9304      	str	r3, [sp, #16]
 8009a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a74:	482c      	ldr	r0, [pc, #176]	; (8009b28 <_vfiprintf_r+0x250>)
 8009a76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a7a:	2206      	movs	r2, #6
 8009a7c:	f7f6 fbb8 	bl	80001f0 <memchr>
 8009a80:	2800      	cmp	r0, #0
 8009a82:	d03f      	beq.n	8009b04 <_vfiprintf_r+0x22c>
 8009a84:	4b29      	ldr	r3, [pc, #164]	; (8009b2c <_vfiprintf_r+0x254>)
 8009a86:	bb1b      	cbnz	r3, 8009ad0 <_vfiprintf_r+0x1f8>
 8009a88:	9b03      	ldr	r3, [sp, #12]
 8009a8a:	3307      	adds	r3, #7
 8009a8c:	f023 0307 	bic.w	r3, r3, #7
 8009a90:	3308      	adds	r3, #8
 8009a92:	9303      	str	r3, [sp, #12]
 8009a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a96:	443b      	add	r3, r7
 8009a98:	9309      	str	r3, [sp, #36]	; 0x24
 8009a9a:	e767      	b.n	800996c <_vfiprintf_r+0x94>
 8009a9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	2001      	movs	r0, #1
 8009aa4:	e7a5      	b.n	80099f2 <_vfiprintf_r+0x11a>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	3401      	adds	r4, #1
 8009aaa:	9305      	str	r3, [sp, #20]
 8009aac:	4619      	mov	r1, r3
 8009aae:	f04f 0c0a 	mov.w	ip, #10
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ab8:	3a30      	subs	r2, #48	; 0x30
 8009aba:	2a09      	cmp	r2, #9
 8009abc:	d903      	bls.n	8009ac6 <_vfiprintf_r+0x1ee>
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d0c5      	beq.n	8009a4e <_vfiprintf_r+0x176>
 8009ac2:	9105      	str	r1, [sp, #20]
 8009ac4:	e7c3      	b.n	8009a4e <_vfiprintf_r+0x176>
 8009ac6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009aca:	4604      	mov	r4, r0
 8009acc:	2301      	movs	r3, #1
 8009ace:	e7f0      	b.n	8009ab2 <_vfiprintf_r+0x1da>
 8009ad0:	ab03      	add	r3, sp, #12
 8009ad2:	9300      	str	r3, [sp, #0]
 8009ad4:	462a      	mov	r2, r5
 8009ad6:	4b16      	ldr	r3, [pc, #88]	; (8009b30 <_vfiprintf_r+0x258>)
 8009ad8:	a904      	add	r1, sp, #16
 8009ada:	4630      	mov	r0, r6
 8009adc:	f3af 8000 	nop.w
 8009ae0:	4607      	mov	r7, r0
 8009ae2:	1c78      	adds	r0, r7, #1
 8009ae4:	d1d6      	bne.n	8009a94 <_vfiprintf_r+0x1bc>
 8009ae6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ae8:	07d9      	lsls	r1, r3, #31
 8009aea:	d405      	bmi.n	8009af8 <_vfiprintf_r+0x220>
 8009aec:	89ab      	ldrh	r3, [r5, #12]
 8009aee:	059a      	lsls	r2, r3, #22
 8009af0:	d402      	bmi.n	8009af8 <_vfiprintf_r+0x220>
 8009af2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009af4:	f7ff fd7f 	bl	80095f6 <__retarget_lock_release_recursive>
 8009af8:	89ab      	ldrh	r3, [r5, #12]
 8009afa:	065b      	lsls	r3, r3, #25
 8009afc:	f53f af12 	bmi.w	8009924 <_vfiprintf_r+0x4c>
 8009b00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b02:	e711      	b.n	8009928 <_vfiprintf_r+0x50>
 8009b04:	ab03      	add	r3, sp, #12
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	462a      	mov	r2, r5
 8009b0a:	4b09      	ldr	r3, [pc, #36]	; (8009b30 <_vfiprintf_r+0x258>)
 8009b0c:	a904      	add	r1, sp, #16
 8009b0e:	4630      	mov	r0, r6
 8009b10:	f000 f880 	bl	8009c14 <_printf_i>
 8009b14:	e7e4      	b.n	8009ae0 <_vfiprintf_r+0x208>
 8009b16:	bf00      	nop
 8009b18:	0800aea0 	.word	0x0800aea0
 8009b1c:	0800aec0 	.word	0x0800aec0
 8009b20:	0800ae80 	.word	0x0800ae80
 8009b24:	0800aee0 	.word	0x0800aee0
 8009b28:	0800aeea 	.word	0x0800aeea
 8009b2c:	00000000 	.word	0x00000000
 8009b30:	080098b3 	.word	0x080098b3
 8009b34:	0800aee6 	.word	0x0800aee6

08009b38 <_printf_common>:
 8009b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3c:	4616      	mov	r6, r2
 8009b3e:	4699      	mov	r9, r3
 8009b40:	688a      	ldr	r2, [r1, #8]
 8009b42:	690b      	ldr	r3, [r1, #16]
 8009b44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	bfb8      	it	lt
 8009b4c:	4613      	movlt	r3, r2
 8009b4e:	6033      	str	r3, [r6, #0]
 8009b50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b54:	4607      	mov	r7, r0
 8009b56:	460c      	mov	r4, r1
 8009b58:	b10a      	cbz	r2, 8009b5e <_printf_common+0x26>
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	6033      	str	r3, [r6, #0]
 8009b5e:	6823      	ldr	r3, [r4, #0]
 8009b60:	0699      	lsls	r1, r3, #26
 8009b62:	bf42      	ittt	mi
 8009b64:	6833      	ldrmi	r3, [r6, #0]
 8009b66:	3302      	addmi	r3, #2
 8009b68:	6033      	strmi	r3, [r6, #0]
 8009b6a:	6825      	ldr	r5, [r4, #0]
 8009b6c:	f015 0506 	ands.w	r5, r5, #6
 8009b70:	d106      	bne.n	8009b80 <_printf_common+0x48>
 8009b72:	f104 0a19 	add.w	sl, r4, #25
 8009b76:	68e3      	ldr	r3, [r4, #12]
 8009b78:	6832      	ldr	r2, [r6, #0]
 8009b7a:	1a9b      	subs	r3, r3, r2
 8009b7c:	42ab      	cmp	r3, r5
 8009b7e:	dc26      	bgt.n	8009bce <_printf_common+0x96>
 8009b80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009b84:	1e13      	subs	r3, r2, #0
 8009b86:	6822      	ldr	r2, [r4, #0]
 8009b88:	bf18      	it	ne
 8009b8a:	2301      	movne	r3, #1
 8009b8c:	0692      	lsls	r2, r2, #26
 8009b8e:	d42b      	bmi.n	8009be8 <_printf_common+0xb0>
 8009b90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b94:	4649      	mov	r1, r9
 8009b96:	4638      	mov	r0, r7
 8009b98:	47c0      	blx	r8
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	d01e      	beq.n	8009bdc <_printf_common+0xa4>
 8009b9e:	6823      	ldr	r3, [r4, #0]
 8009ba0:	68e5      	ldr	r5, [r4, #12]
 8009ba2:	6832      	ldr	r2, [r6, #0]
 8009ba4:	f003 0306 	and.w	r3, r3, #6
 8009ba8:	2b04      	cmp	r3, #4
 8009baa:	bf08      	it	eq
 8009bac:	1aad      	subeq	r5, r5, r2
 8009bae:	68a3      	ldr	r3, [r4, #8]
 8009bb0:	6922      	ldr	r2, [r4, #16]
 8009bb2:	bf0c      	ite	eq
 8009bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bb8:	2500      	movne	r5, #0
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	bfc4      	itt	gt
 8009bbe:	1a9b      	subgt	r3, r3, r2
 8009bc0:	18ed      	addgt	r5, r5, r3
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	341a      	adds	r4, #26
 8009bc6:	42b5      	cmp	r5, r6
 8009bc8:	d11a      	bne.n	8009c00 <_printf_common+0xc8>
 8009bca:	2000      	movs	r0, #0
 8009bcc:	e008      	b.n	8009be0 <_printf_common+0xa8>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	4652      	mov	r2, sl
 8009bd2:	4649      	mov	r1, r9
 8009bd4:	4638      	mov	r0, r7
 8009bd6:	47c0      	blx	r8
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d103      	bne.n	8009be4 <_printf_common+0xac>
 8009bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8009be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be4:	3501      	adds	r5, #1
 8009be6:	e7c6      	b.n	8009b76 <_printf_common+0x3e>
 8009be8:	18e1      	adds	r1, r4, r3
 8009bea:	1c5a      	adds	r2, r3, #1
 8009bec:	2030      	movs	r0, #48	; 0x30
 8009bee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bf2:	4422      	add	r2, r4
 8009bf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009bf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bfc:	3302      	adds	r3, #2
 8009bfe:	e7c7      	b.n	8009b90 <_printf_common+0x58>
 8009c00:	2301      	movs	r3, #1
 8009c02:	4622      	mov	r2, r4
 8009c04:	4649      	mov	r1, r9
 8009c06:	4638      	mov	r0, r7
 8009c08:	47c0      	blx	r8
 8009c0a:	3001      	adds	r0, #1
 8009c0c:	d0e6      	beq.n	8009bdc <_printf_common+0xa4>
 8009c0e:	3601      	adds	r6, #1
 8009c10:	e7d9      	b.n	8009bc6 <_printf_common+0x8e>
	...

08009c14 <_printf_i>:
 8009c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c18:	7e0f      	ldrb	r7, [r1, #24]
 8009c1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009c1c:	2f78      	cmp	r7, #120	; 0x78
 8009c1e:	4691      	mov	r9, r2
 8009c20:	4680      	mov	r8, r0
 8009c22:	460c      	mov	r4, r1
 8009c24:	469a      	mov	sl, r3
 8009c26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009c2a:	d807      	bhi.n	8009c3c <_printf_i+0x28>
 8009c2c:	2f62      	cmp	r7, #98	; 0x62
 8009c2e:	d80a      	bhi.n	8009c46 <_printf_i+0x32>
 8009c30:	2f00      	cmp	r7, #0
 8009c32:	f000 80d8 	beq.w	8009de6 <_printf_i+0x1d2>
 8009c36:	2f58      	cmp	r7, #88	; 0x58
 8009c38:	f000 80a3 	beq.w	8009d82 <_printf_i+0x16e>
 8009c3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009c44:	e03a      	b.n	8009cbc <_printf_i+0xa8>
 8009c46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009c4a:	2b15      	cmp	r3, #21
 8009c4c:	d8f6      	bhi.n	8009c3c <_printf_i+0x28>
 8009c4e:	a101      	add	r1, pc, #4	; (adr r1, 8009c54 <_printf_i+0x40>)
 8009c50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c54:	08009cad 	.word	0x08009cad
 8009c58:	08009cc1 	.word	0x08009cc1
 8009c5c:	08009c3d 	.word	0x08009c3d
 8009c60:	08009c3d 	.word	0x08009c3d
 8009c64:	08009c3d 	.word	0x08009c3d
 8009c68:	08009c3d 	.word	0x08009c3d
 8009c6c:	08009cc1 	.word	0x08009cc1
 8009c70:	08009c3d 	.word	0x08009c3d
 8009c74:	08009c3d 	.word	0x08009c3d
 8009c78:	08009c3d 	.word	0x08009c3d
 8009c7c:	08009c3d 	.word	0x08009c3d
 8009c80:	08009dcd 	.word	0x08009dcd
 8009c84:	08009cf1 	.word	0x08009cf1
 8009c88:	08009daf 	.word	0x08009daf
 8009c8c:	08009c3d 	.word	0x08009c3d
 8009c90:	08009c3d 	.word	0x08009c3d
 8009c94:	08009def 	.word	0x08009def
 8009c98:	08009c3d 	.word	0x08009c3d
 8009c9c:	08009cf1 	.word	0x08009cf1
 8009ca0:	08009c3d 	.word	0x08009c3d
 8009ca4:	08009c3d 	.word	0x08009c3d
 8009ca8:	08009db7 	.word	0x08009db7
 8009cac:	682b      	ldr	r3, [r5, #0]
 8009cae:	1d1a      	adds	r2, r3, #4
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	602a      	str	r2, [r5, #0]
 8009cb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009cb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e0a3      	b.n	8009e08 <_printf_i+0x1f4>
 8009cc0:	6820      	ldr	r0, [r4, #0]
 8009cc2:	6829      	ldr	r1, [r5, #0]
 8009cc4:	0606      	lsls	r6, r0, #24
 8009cc6:	f101 0304 	add.w	r3, r1, #4
 8009cca:	d50a      	bpl.n	8009ce2 <_printf_i+0xce>
 8009ccc:	680e      	ldr	r6, [r1, #0]
 8009cce:	602b      	str	r3, [r5, #0]
 8009cd0:	2e00      	cmp	r6, #0
 8009cd2:	da03      	bge.n	8009cdc <_printf_i+0xc8>
 8009cd4:	232d      	movs	r3, #45	; 0x2d
 8009cd6:	4276      	negs	r6, r6
 8009cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cdc:	485e      	ldr	r0, [pc, #376]	; (8009e58 <_printf_i+0x244>)
 8009cde:	230a      	movs	r3, #10
 8009ce0:	e019      	b.n	8009d16 <_printf_i+0x102>
 8009ce2:	680e      	ldr	r6, [r1, #0]
 8009ce4:	602b      	str	r3, [r5, #0]
 8009ce6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009cea:	bf18      	it	ne
 8009cec:	b236      	sxthne	r6, r6
 8009cee:	e7ef      	b.n	8009cd0 <_printf_i+0xbc>
 8009cf0:	682b      	ldr	r3, [r5, #0]
 8009cf2:	6820      	ldr	r0, [r4, #0]
 8009cf4:	1d19      	adds	r1, r3, #4
 8009cf6:	6029      	str	r1, [r5, #0]
 8009cf8:	0601      	lsls	r1, r0, #24
 8009cfa:	d501      	bpl.n	8009d00 <_printf_i+0xec>
 8009cfc:	681e      	ldr	r6, [r3, #0]
 8009cfe:	e002      	b.n	8009d06 <_printf_i+0xf2>
 8009d00:	0646      	lsls	r6, r0, #25
 8009d02:	d5fb      	bpl.n	8009cfc <_printf_i+0xe8>
 8009d04:	881e      	ldrh	r6, [r3, #0]
 8009d06:	4854      	ldr	r0, [pc, #336]	; (8009e58 <_printf_i+0x244>)
 8009d08:	2f6f      	cmp	r7, #111	; 0x6f
 8009d0a:	bf0c      	ite	eq
 8009d0c:	2308      	moveq	r3, #8
 8009d0e:	230a      	movne	r3, #10
 8009d10:	2100      	movs	r1, #0
 8009d12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009d16:	6865      	ldr	r5, [r4, #4]
 8009d18:	60a5      	str	r5, [r4, #8]
 8009d1a:	2d00      	cmp	r5, #0
 8009d1c:	bfa2      	ittt	ge
 8009d1e:	6821      	ldrge	r1, [r4, #0]
 8009d20:	f021 0104 	bicge.w	r1, r1, #4
 8009d24:	6021      	strge	r1, [r4, #0]
 8009d26:	b90e      	cbnz	r6, 8009d2c <_printf_i+0x118>
 8009d28:	2d00      	cmp	r5, #0
 8009d2a:	d04d      	beq.n	8009dc8 <_printf_i+0x1b4>
 8009d2c:	4615      	mov	r5, r2
 8009d2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009d32:	fb03 6711 	mls	r7, r3, r1, r6
 8009d36:	5dc7      	ldrb	r7, [r0, r7]
 8009d38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009d3c:	4637      	mov	r7, r6
 8009d3e:	42bb      	cmp	r3, r7
 8009d40:	460e      	mov	r6, r1
 8009d42:	d9f4      	bls.n	8009d2e <_printf_i+0x11a>
 8009d44:	2b08      	cmp	r3, #8
 8009d46:	d10b      	bne.n	8009d60 <_printf_i+0x14c>
 8009d48:	6823      	ldr	r3, [r4, #0]
 8009d4a:	07de      	lsls	r6, r3, #31
 8009d4c:	d508      	bpl.n	8009d60 <_printf_i+0x14c>
 8009d4e:	6923      	ldr	r3, [r4, #16]
 8009d50:	6861      	ldr	r1, [r4, #4]
 8009d52:	4299      	cmp	r1, r3
 8009d54:	bfde      	ittt	le
 8009d56:	2330      	movle	r3, #48	; 0x30
 8009d58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009d5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009d60:	1b52      	subs	r2, r2, r5
 8009d62:	6122      	str	r2, [r4, #16]
 8009d64:	f8cd a000 	str.w	sl, [sp]
 8009d68:	464b      	mov	r3, r9
 8009d6a:	aa03      	add	r2, sp, #12
 8009d6c:	4621      	mov	r1, r4
 8009d6e:	4640      	mov	r0, r8
 8009d70:	f7ff fee2 	bl	8009b38 <_printf_common>
 8009d74:	3001      	adds	r0, #1
 8009d76:	d14c      	bne.n	8009e12 <_printf_i+0x1fe>
 8009d78:	f04f 30ff 	mov.w	r0, #4294967295
 8009d7c:	b004      	add	sp, #16
 8009d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d82:	4835      	ldr	r0, [pc, #212]	; (8009e58 <_printf_i+0x244>)
 8009d84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009d88:	6829      	ldr	r1, [r5, #0]
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009d90:	6029      	str	r1, [r5, #0]
 8009d92:	061d      	lsls	r5, r3, #24
 8009d94:	d514      	bpl.n	8009dc0 <_printf_i+0x1ac>
 8009d96:	07df      	lsls	r7, r3, #31
 8009d98:	bf44      	itt	mi
 8009d9a:	f043 0320 	orrmi.w	r3, r3, #32
 8009d9e:	6023      	strmi	r3, [r4, #0]
 8009da0:	b91e      	cbnz	r6, 8009daa <_printf_i+0x196>
 8009da2:	6823      	ldr	r3, [r4, #0]
 8009da4:	f023 0320 	bic.w	r3, r3, #32
 8009da8:	6023      	str	r3, [r4, #0]
 8009daa:	2310      	movs	r3, #16
 8009dac:	e7b0      	b.n	8009d10 <_printf_i+0xfc>
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	f043 0320 	orr.w	r3, r3, #32
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	2378      	movs	r3, #120	; 0x78
 8009db8:	4828      	ldr	r0, [pc, #160]	; (8009e5c <_printf_i+0x248>)
 8009dba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009dbe:	e7e3      	b.n	8009d88 <_printf_i+0x174>
 8009dc0:	0659      	lsls	r1, r3, #25
 8009dc2:	bf48      	it	mi
 8009dc4:	b2b6      	uxthmi	r6, r6
 8009dc6:	e7e6      	b.n	8009d96 <_printf_i+0x182>
 8009dc8:	4615      	mov	r5, r2
 8009dca:	e7bb      	b.n	8009d44 <_printf_i+0x130>
 8009dcc:	682b      	ldr	r3, [r5, #0]
 8009dce:	6826      	ldr	r6, [r4, #0]
 8009dd0:	6961      	ldr	r1, [r4, #20]
 8009dd2:	1d18      	adds	r0, r3, #4
 8009dd4:	6028      	str	r0, [r5, #0]
 8009dd6:	0635      	lsls	r5, r6, #24
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	d501      	bpl.n	8009de0 <_printf_i+0x1cc>
 8009ddc:	6019      	str	r1, [r3, #0]
 8009dde:	e002      	b.n	8009de6 <_printf_i+0x1d2>
 8009de0:	0670      	lsls	r0, r6, #25
 8009de2:	d5fb      	bpl.n	8009ddc <_printf_i+0x1c8>
 8009de4:	8019      	strh	r1, [r3, #0]
 8009de6:	2300      	movs	r3, #0
 8009de8:	6123      	str	r3, [r4, #16]
 8009dea:	4615      	mov	r5, r2
 8009dec:	e7ba      	b.n	8009d64 <_printf_i+0x150>
 8009dee:	682b      	ldr	r3, [r5, #0]
 8009df0:	1d1a      	adds	r2, r3, #4
 8009df2:	602a      	str	r2, [r5, #0]
 8009df4:	681d      	ldr	r5, [r3, #0]
 8009df6:	6862      	ldr	r2, [r4, #4]
 8009df8:	2100      	movs	r1, #0
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	f7f6 f9f8 	bl	80001f0 <memchr>
 8009e00:	b108      	cbz	r0, 8009e06 <_printf_i+0x1f2>
 8009e02:	1b40      	subs	r0, r0, r5
 8009e04:	6060      	str	r0, [r4, #4]
 8009e06:	6863      	ldr	r3, [r4, #4]
 8009e08:	6123      	str	r3, [r4, #16]
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e10:	e7a8      	b.n	8009d64 <_printf_i+0x150>
 8009e12:	6923      	ldr	r3, [r4, #16]
 8009e14:	462a      	mov	r2, r5
 8009e16:	4649      	mov	r1, r9
 8009e18:	4640      	mov	r0, r8
 8009e1a:	47d0      	blx	sl
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	d0ab      	beq.n	8009d78 <_printf_i+0x164>
 8009e20:	6823      	ldr	r3, [r4, #0]
 8009e22:	079b      	lsls	r3, r3, #30
 8009e24:	d413      	bmi.n	8009e4e <_printf_i+0x23a>
 8009e26:	68e0      	ldr	r0, [r4, #12]
 8009e28:	9b03      	ldr	r3, [sp, #12]
 8009e2a:	4298      	cmp	r0, r3
 8009e2c:	bfb8      	it	lt
 8009e2e:	4618      	movlt	r0, r3
 8009e30:	e7a4      	b.n	8009d7c <_printf_i+0x168>
 8009e32:	2301      	movs	r3, #1
 8009e34:	4632      	mov	r2, r6
 8009e36:	4649      	mov	r1, r9
 8009e38:	4640      	mov	r0, r8
 8009e3a:	47d0      	blx	sl
 8009e3c:	3001      	adds	r0, #1
 8009e3e:	d09b      	beq.n	8009d78 <_printf_i+0x164>
 8009e40:	3501      	adds	r5, #1
 8009e42:	68e3      	ldr	r3, [r4, #12]
 8009e44:	9903      	ldr	r1, [sp, #12]
 8009e46:	1a5b      	subs	r3, r3, r1
 8009e48:	42ab      	cmp	r3, r5
 8009e4a:	dcf2      	bgt.n	8009e32 <_printf_i+0x21e>
 8009e4c:	e7eb      	b.n	8009e26 <_printf_i+0x212>
 8009e4e:	2500      	movs	r5, #0
 8009e50:	f104 0619 	add.w	r6, r4, #25
 8009e54:	e7f5      	b.n	8009e42 <_printf_i+0x22e>
 8009e56:	bf00      	nop
 8009e58:	0800aef1 	.word	0x0800aef1
 8009e5c:	0800af02 	.word	0x0800af02

08009e60 <_sbrk_r>:
 8009e60:	b538      	push	{r3, r4, r5, lr}
 8009e62:	4d06      	ldr	r5, [pc, #24]	; (8009e7c <_sbrk_r+0x1c>)
 8009e64:	2300      	movs	r3, #0
 8009e66:	4604      	mov	r4, r0
 8009e68:	4608      	mov	r0, r1
 8009e6a:	602b      	str	r3, [r5, #0]
 8009e6c:	f7fa fd62 	bl	8004934 <_sbrk>
 8009e70:	1c43      	adds	r3, r0, #1
 8009e72:	d102      	bne.n	8009e7a <_sbrk_r+0x1a>
 8009e74:	682b      	ldr	r3, [r5, #0]
 8009e76:	b103      	cbz	r3, 8009e7a <_sbrk_r+0x1a>
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	bd38      	pop	{r3, r4, r5, pc}
 8009e7c:	20004e64 	.word	0x20004e64

08009e80 <__sread>:
 8009e80:	b510      	push	{r4, lr}
 8009e82:	460c      	mov	r4, r1
 8009e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e88:	f000 f8a0 	bl	8009fcc <_read_r>
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	bfab      	itete	ge
 8009e90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e92:	89a3      	ldrhlt	r3, [r4, #12]
 8009e94:	181b      	addge	r3, r3, r0
 8009e96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e9a:	bfac      	ite	ge
 8009e9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e9e:	81a3      	strhlt	r3, [r4, #12]
 8009ea0:	bd10      	pop	{r4, pc}

08009ea2 <__swrite>:
 8009ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea6:	461f      	mov	r7, r3
 8009ea8:	898b      	ldrh	r3, [r1, #12]
 8009eaa:	05db      	lsls	r3, r3, #23
 8009eac:	4605      	mov	r5, r0
 8009eae:	460c      	mov	r4, r1
 8009eb0:	4616      	mov	r6, r2
 8009eb2:	d505      	bpl.n	8009ec0 <__swrite+0x1e>
 8009eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb8:	2302      	movs	r3, #2
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f000 f868 	bl	8009f90 <_lseek_r>
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ec6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009eca:	81a3      	strh	r3, [r4, #12]
 8009ecc:	4632      	mov	r2, r6
 8009ece:	463b      	mov	r3, r7
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed6:	f000 b817 	b.w	8009f08 <_write_r>

08009eda <__sseek>:
 8009eda:	b510      	push	{r4, lr}
 8009edc:	460c      	mov	r4, r1
 8009ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee2:	f000 f855 	bl	8009f90 <_lseek_r>
 8009ee6:	1c43      	adds	r3, r0, #1
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	bf15      	itete	ne
 8009eec:	6560      	strne	r0, [r4, #84]	; 0x54
 8009eee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ef2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ef6:	81a3      	strheq	r3, [r4, #12]
 8009ef8:	bf18      	it	ne
 8009efa:	81a3      	strhne	r3, [r4, #12]
 8009efc:	bd10      	pop	{r4, pc}

08009efe <__sclose>:
 8009efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f02:	f000 b813 	b.w	8009f2c <_close_r>
	...

08009f08 <_write_r>:
 8009f08:	b538      	push	{r3, r4, r5, lr}
 8009f0a:	4d07      	ldr	r5, [pc, #28]	; (8009f28 <_write_r+0x20>)
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	4608      	mov	r0, r1
 8009f10:	4611      	mov	r1, r2
 8009f12:	2200      	movs	r2, #0
 8009f14:	602a      	str	r2, [r5, #0]
 8009f16:	461a      	mov	r2, r3
 8009f18:	f7fa fcbb 	bl	8004892 <_write>
 8009f1c:	1c43      	adds	r3, r0, #1
 8009f1e:	d102      	bne.n	8009f26 <_write_r+0x1e>
 8009f20:	682b      	ldr	r3, [r5, #0]
 8009f22:	b103      	cbz	r3, 8009f26 <_write_r+0x1e>
 8009f24:	6023      	str	r3, [r4, #0]
 8009f26:	bd38      	pop	{r3, r4, r5, pc}
 8009f28:	20004e64 	.word	0x20004e64

08009f2c <_close_r>:
 8009f2c:	b538      	push	{r3, r4, r5, lr}
 8009f2e:	4d06      	ldr	r5, [pc, #24]	; (8009f48 <_close_r+0x1c>)
 8009f30:	2300      	movs	r3, #0
 8009f32:	4604      	mov	r4, r0
 8009f34:	4608      	mov	r0, r1
 8009f36:	602b      	str	r3, [r5, #0]
 8009f38:	f7fa fcc7 	bl	80048ca <_close>
 8009f3c:	1c43      	adds	r3, r0, #1
 8009f3e:	d102      	bne.n	8009f46 <_close_r+0x1a>
 8009f40:	682b      	ldr	r3, [r5, #0]
 8009f42:	b103      	cbz	r3, 8009f46 <_close_r+0x1a>
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	20004e64 	.word	0x20004e64

08009f4c <_fstat_r>:
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	4d07      	ldr	r5, [pc, #28]	; (8009f6c <_fstat_r+0x20>)
 8009f50:	2300      	movs	r3, #0
 8009f52:	4604      	mov	r4, r0
 8009f54:	4608      	mov	r0, r1
 8009f56:	4611      	mov	r1, r2
 8009f58:	602b      	str	r3, [r5, #0]
 8009f5a:	f7fa fcc2 	bl	80048e2 <_fstat>
 8009f5e:	1c43      	adds	r3, r0, #1
 8009f60:	d102      	bne.n	8009f68 <_fstat_r+0x1c>
 8009f62:	682b      	ldr	r3, [r5, #0]
 8009f64:	b103      	cbz	r3, 8009f68 <_fstat_r+0x1c>
 8009f66:	6023      	str	r3, [r4, #0]
 8009f68:	bd38      	pop	{r3, r4, r5, pc}
 8009f6a:	bf00      	nop
 8009f6c:	20004e64 	.word	0x20004e64

08009f70 <_isatty_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	4d06      	ldr	r5, [pc, #24]	; (8009f8c <_isatty_r+0x1c>)
 8009f74:	2300      	movs	r3, #0
 8009f76:	4604      	mov	r4, r0
 8009f78:	4608      	mov	r0, r1
 8009f7a:	602b      	str	r3, [r5, #0]
 8009f7c:	f7fa fcc1 	bl	8004902 <_isatty>
 8009f80:	1c43      	adds	r3, r0, #1
 8009f82:	d102      	bne.n	8009f8a <_isatty_r+0x1a>
 8009f84:	682b      	ldr	r3, [r5, #0]
 8009f86:	b103      	cbz	r3, 8009f8a <_isatty_r+0x1a>
 8009f88:	6023      	str	r3, [r4, #0]
 8009f8a:	bd38      	pop	{r3, r4, r5, pc}
 8009f8c:	20004e64 	.word	0x20004e64

08009f90 <_lseek_r>:
 8009f90:	b538      	push	{r3, r4, r5, lr}
 8009f92:	4d07      	ldr	r5, [pc, #28]	; (8009fb0 <_lseek_r+0x20>)
 8009f94:	4604      	mov	r4, r0
 8009f96:	4608      	mov	r0, r1
 8009f98:	4611      	mov	r1, r2
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	602a      	str	r2, [r5, #0]
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	f7fa fcba 	bl	8004918 <_lseek>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d102      	bne.n	8009fae <_lseek_r+0x1e>
 8009fa8:	682b      	ldr	r3, [r5, #0]
 8009faa:	b103      	cbz	r3, 8009fae <_lseek_r+0x1e>
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	20004e64 	.word	0x20004e64

08009fb4 <__malloc_lock>:
 8009fb4:	4801      	ldr	r0, [pc, #4]	; (8009fbc <__malloc_lock+0x8>)
 8009fb6:	f7ff bb1d 	b.w	80095f4 <__retarget_lock_acquire_recursive>
 8009fba:	bf00      	nop
 8009fbc:	20004e58 	.word	0x20004e58

08009fc0 <__malloc_unlock>:
 8009fc0:	4801      	ldr	r0, [pc, #4]	; (8009fc8 <__malloc_unlock+0x8>)
 8009fc2:	f7ff bb18 	b.w	80095f6 <__retarget_lock_release_recursive>
 8009fc6:	bf00      	nop
 8009fc8:	20004e58 	.word	0x20004e58

08009fcc <_read_r>:
 8009fcc:	b538      	push	{r3, r4, r5, lr}
 8009fce:	4d07      	ldr	r5, [pc, #28]	; (8009fec <_read_r+0x20>)
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	4608      	mov	r0, r1
 8009fd4:	4611      	mov	r1, r2
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	602a      	str	r2, [r5, #0]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	f7fa fc3c 	bl	8004858 <_read>
 8009fe0:	1c43      	adds	r3, r0, #1
 8009fe2:	d102      	bne.n	8009fea <_read_r+0x1e>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	b103      	cbz	r3, 8009fea <_read_r+0x1e>
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	bd38      	pop	{r3, r4, r5, pc}
 8009fec:	20004e64 	.word	0x20004e64

08009ff0 <_init>:
 8009ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ff2:	bf00      	nop
 8009ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ff6:	bc08      	pop	{r3}
 8009ff8:	469e      	mov	lr, r3
 8009ffa:	4770      	bx	lr

08009ffc <_fini>:
 8009ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ffe:	bf00      	nop
 800a000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a002:	bc08      	pop	{r3}
 800a004:	469e      	mov	lr, r3
 800a006:	4770      	bx	lr
