@E: CS204 :"X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question2\B\HW4_Q2B\hdl\HW4_Q2B.v":22:18:22:19|Signal sC is missing from port list
@E: CG342 :"X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question2\B\HW4_Q2B\hdl\HW4_Q2B.v":41:3:41:3|Expecting target variable, found Q -- possible misspelling
@E: CS187 :"X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question2\B\HW4_Q2B\hdl\HW4_Q2B.v":67:0:67:8|Expecting endmodule

