-- generated by newgenasym Fri Apr 17 15:05:11 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity acf451832_153_t is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC);
end acf451832_153_t;
