#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Mar 30 13:14:02 2017
# Process ID: 3620
# Current directory: C:/Users/saina/Desktop/SeniorDesign/Top_Module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7340 C:\Users\saina\Desktop\SeniorDesign\Top_Module\Top_Module.xpr
# Log file: C:/Users/saina/Desktop/SeniorDesign/Top_Module/vivado.log
# Journal file: C:/Users/saina/Desktop/SeniorDesign/Top_Module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/saina/Desktop/Division/Division.srcs/sources_1/new/Divide.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 787.766 ; gain = 133.578
set_property -dict [list CONFIG.PortBWidth {23} CONFIG.OutputWidthHigh {45}] [get_ips mult_gen_1]
generate_target all [get_files  C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_1'...
export_ip_user_files -of_objects [get_files C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.xci] -no_script -sync -force -quiet
reset_run mult_gen_1_synth_1
launch_runs -jobs 2 mult_gen_1_synth_1
[Thu Mar 30 13:30:12 2017] Launched mult_gen_1_synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/mult_gen_1_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'mult_gen_1'... please wait for 'mult_gen_1_synth_1' run to finish...
wait_on_run mult_gen_1_synth_1
[Thu Mar 30 13:30:12 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:30:17 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:30:22 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:30:28 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:30:38 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:30:48 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:30:58 2017] Waiting for mult_gen_1_synth_1 to finish...
[Thu Mar 30 13:31:03 2017] mult_gen_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 806.402 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.xci] -directory C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files -ipstatic_source_dir C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/modelsim} {questa=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/questa} {riviera=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/riviera} {activehdl=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 14:52:10 2017...
