verilog xil_defaultlib -i "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/ec67/hdl" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/6cfa/hdl" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/f0b6/hdl/verilog" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/a8e4/hdl/verilog" \
"../../../bd/soc_design/ip/soc_design_processing_system7_0_0/sim/soc_design_processing_system7_0_0.v" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/sim/bd_404a.v" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_404a_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/ec67/hdl" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/6cfa/hdl" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/f0b6/hdl/verilog" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/a8e4/hdl/verilog" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_404a_arinsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_404a_rinsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_404a_awinsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_404a_winsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_404a_binsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_404a_aroutsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_404a_routsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_404a_awoutsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_404a_woutsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_404a_boutsw_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_404a_arni_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_13/sim/bd_404a_rni_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_14/sim/bd_404a_awni_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_15/sim/bd_404a_wni_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_16/sim/bd_404a_bni_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_17/sim/bd_404a_s00mmu_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_18/sim/bd_404a_s00tr_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_19/sim/bd_404a_s00sic_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_20/sim/bd_404a_s00a2s_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_21/sim/bd_404a_sarn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_22/sim/bd_404a_srn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_23/sim/bd_404a_sawn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_24/sim/bd_404a_swn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_25/sim/bd_404a_sbn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_26/sim/bd_404a_m00s2a_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_27/sim/bd_404a_m00arn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_28/sim/bd_404a_m00rn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_29/sim/bd_404a_m00awn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_30/sim/bd_404a_m00wn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_31/sim/bd_404a_m00bn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_32/sim/bd_404a_m00e_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_33/sim/bd_404a_m01s2a_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_34/sim/bd_404a_m01arn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_35/sim/bd_404a_m01rn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_36/sim/bd_404a_m01awn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_37/sim/bd_404a_m01wn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_38/sim/bd_404a_m01bn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_39/sim/bd_404a_m01e_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/sim/soc_design_axi_smc_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/ec67/hdl" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/6cfa/hdl" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/f0b6/hdl/verilog" --include "../../../../HWSW_Codesign.gen/sources_1/bd/soc_design/ipshared/a8e4/hdl/verilog" \
"../../../bd/soc_design/sim/soc_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
