# mips-processor
This a 5-staged pipelined mips processor  using Verilog done using ModelSim Altera
