;redcode
;assert 1
	SPL 0, @-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SPL <127, 106
	SUB -7, <-420
	ADD 270, 60
	SUB @127, @106
	SUB @127, @106
	SPL <117, #107
	SLT 120, 9
	SLT 120, 9
	ADD 970, 60
	SUB @127, 106
	SUB -7, <-420
	ADD 270, 60
	SUB -7, <-420
	SUB @127, 106
	SUB -7, <-420
	ADD 270, 62
	SUB @0, @2
	JMZ -7, @-20
	MOV #82, @540
	JMZ -7, @-20
	SPL 200, 97
	SUB -7, <-20
	SPL -7, @-490
	SUB #127, 100
	SUB @0, @2
	SUB #127, 100
	JMZ -7, @-20
	JMZ -7, @-20
	JMZ -7, @-20
	SUB 0, @-31
	SUB @127, 106
	MOV -7, <-20
	SPL 200, 97
	SPL 200, 97
	CMP -7, <-420
	ADD 210, 60
	MOV -7, <-20
	CMP -7, <-420
	MOV -7, <-20
	SPL 0, @-2
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 270, 60
	SUB @127, @106
	SUB @-488, @62
