[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered",
	"version": "0.7.10-3.1",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.14)",
		"libtcl8.6 (>= 8.6.0)",
		"libtk8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.1.4)",
		"tklib"
	],
	"recommends": [
		"iverilog | verilog | gplcver (>= 2.12a-1.1)"
	],
	"installedSize": 2419,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered_0.7.10-3.1_amd64.deb",
	"size": 546088,
	"md5": "d8bcde39a907b42d6ee14966d9b99efe",
	"sha1": "da85c155181590c1431391a80bc3cd84e6195920",
	"sha256": "9c07b482ca015fb960cadbb505333d6eca58ae887230b79528234c708d4575d4",
	"sha512": "ec03ab3dc6c1928f358b3aa9ad2ffb8aff7011fb052279d463c6b1ef70f186ef93bfc941ef5076fc7c8f7490f8679f736cc744040ef7d5c55dd41b279abd7d48",
	"descriptionMd5": "86b156bb1e738b3df7a11df6bbe5429e"
}]