V 000044 55 6818          1580964540718 imp
(_unit VHDL(ld_arith_reg 0 113(imp 0 161))
	(_version vde)
	(_time 1580964540719 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 71742b70742573672573632b297675777974277673)
	(_ent
		(_time 1580964540409)
	)
	(_comp
		(MULT_AND
			(_object
				(_port(_int LO -4 0 165(_ent (_out))))
				(_port(_int I1 -4 0 166(_ent (_in))))
				(_port(_int I0 -4 0 167(_ent (_in))))
			)
		)
		(MUXCY
			(_object
				(_port(_int DI -3 0 172(_ent (_in))))
				(_port(_int CI -3 0 173(_ent (_in))))
				(_port(_int S -3 0 174(_ent (_in))))
				(_port(_int O -3 0 175(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 180(_ent (_in))))
				(_port(_int CI -3 0 181(_ent (_in))))
				(_port(_int O -3 0 182(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 187(_ent (_out))))
				(_port(_int C -3 0 188(_ent (_in))))
				(_port(_int CE -3 0 189(_ent (_in))))
				(_port(_int D -3 0 190(_ent (_in))))
				(_port(_int R -3 0 191(_ent (_in))))
			)
		)
		(FDSE
			(_object
				(_port(_int Q -3 0 197(_ent (_out))))
				(_port(_int C -3 0 198(_ent (_in))))
				(_port(_int CE -3 0 199(_ent (_in))))
				(_port(_int D -3 0 200(_ent (_in))))
				(_port(_int S -3 0 201(_ent (_in))))
			)
		)
	)
	(_generate PERBIT_GEN 0 230(_for 6 )
		(_generate D_ZERO_GEN 0 237(_if 11)
			(_object
				(_prcs
					(line__239(_arch 4 0 239(_assignment(_alias((load_bit)(_string \"0"\)))(_trgt(12)))))
				)
			)
		)
		(_generate D_NON_ZERO_GEN 0 241(_if 12)
			(_object
				(_prcs
					(line__244(_arch 5 0 244(_assignment(_trgt(12))(_sens(3(_index 13)))(_read(3(_index 14))))))
				)
			)
			(_part (3(_index 15))
			)
		)
		(_generate AD_ZERO_GEN 0 250(_if 16)
			(_object
				(_prcs
					(line__253(_arch 6 0 253(_assignment(_alias((arith_bit)(_string \"0"\)))(_trgt(13)))))
				)
			)
		)
		(_generate AD_NON_ZERO_GEN 0 255(_if 17)
			(_object
				(_prcs
					(line__258(_arch 7 0 258(_assignment(_trgt(13))(_sens(4(_index 18)))(_read(4(_index 19))))))
				)
			)
			(_part (4(_index 20))
			)
		)
		(_generate Q_I_GEN_ADD 0 266(_if 21)
			(_object
				(_prcs
					(line__267(_arch 8 0 267(_assignment(_trgt(8(_object 7)))(_sens(7(_object 7))(12)(13)(6))(_read(7(_object 7))))))
				)
			)
		)
		(_generate Q_I_GEN_SUB 0 272(_if 22)
			(_object
				(_prcs
					(line__273(_arch 9 0 273(_assignment(_trgt(8(_object 7)))(_sens(7(_object 7))(12)(13)(6))(_read(7(_object 7))))))
				)
			)
		)
		(_inst MULT_AND_i1 0 281(_comp MULT_AND)
			(_port
				((LO)(gen_cry_kill_n(_object 7)))
				((I1)(OP))
				((I0)(Q_i(_object 7)))
			)
			(_use(_ent unisim MULT_AND)
				(_port
					((LO)(LO))
					((I0)(I0))
					((I1)(I1))
				)
			)
		)
		(_inst MUXCY_i1 0 291(_comp MUXCY)
			(_port
				((DI)(gen_cry_kill_n(_object 7)))
				((CI)(cry(_index 23)))
				((S)(q_i_ns(_object 7)))
				((O)(cry(_object 7)))
			)
			(_use(_ent unisim MUXCY)
				(_port
					((O)(O))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_i1 0 302(_comp XORCY)
			(_port
				((LI)(q_i_ns(_object 7)))
				((CI)(cry(_index 24)))
				((O)(xorcy_out(_object 7)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_generate FF_RST0_GEN 0 317(_if 25)
			(_inst FDRE_i1 0 318(_comp FDRE)
				(_port
					((Q)(q_i(_object 7)))
					((C)(CK))
					((CE)(CE))
					((D)(xorcy_out(_object 7)))
					((R)(RST))
				)
				(_use(_ent unisim FDRE)
				)
			)
		)
		(_generate FF_RST1_GEN 0 327(_if 26)
			(_inst FDSE_i1 0 328(_comp FDSE)
				(_port
					((Q)(q_i(_object 7)))
					((C)(CK))
					((CE)(CE))
					((D)(xorcy_out(_object 7)))
					((S)(RST))
				)
				(_use(_ent unisim FDSE)
				)
			)
		)
		(_object
			(_cnst(_int j 6 0 230(_arch)))
			(_sig(_int load_bit -3 0 231(_arch(_uni))))
			(_sig(_int arith_bit -3 0 231(_arch(_uni))))
			(_sig(_int CE -3 0 231(_arch(_uni))))
			(_prcs
				(line__310(_arch 10 0 310(_assignment(_trgt(14))(_sens(5)(6)))))
			)
		)
	)
	(_object
		(_gen(_int C_ADD_SUB_NOT -1 0 117 \false\ (_ent gms((i 0)))))
		(_gen(_int C_REG_WIDTH -2 0 120 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 123(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_RESET_VALUE 0 0 123(_ent)))
		(_gen(_int C_LD_WIDTH -2 0 126 \8\ (_ent gms((i 8)))))
		(_gen(_int C_LD_OFFSET -2 0 129 \0\ (_ent gms((i 0)))))
		(_gen(_int C_AD_WIDTH -2 0 132 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AD_OFFSET -2 0 135 \0\ (_ent gms((i 0)))))
		(_port(_int CK -3 0 142(_ent(_in))))
		(_port(_int RST -3 0 143(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~12 0 144(_array -3((_to i 0 c 27)))))
		(_port(_int Q 1 0 144(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_LD_WIDTH-1}~12 0 145(_array -3((_to i 0 c 28)))))
		(_port(_int LD 2 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AD_WIDTH-1}~12 0 146(_array -3((_to i 0 c 29)))))
		(_port(_int AD 3 0 146(_ent(_in))))
		(_port(_int LOAD -3 0 147(_ent(_in))))
		(_port(_int OP -3 0 148(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~13 0 208(_array -3((_to i 0 c 30)))))
		(_sig(_int q_i 4 0 205(_arch(_uni))))
		(_sig(_int q_i_ns 4 0 206(_arch(_uni))))
		(_sig(_int xorcy_out 4 0 207(_arch(_uni))))
		(_sig(_int gen_cry_kill_n 4 0 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH}~13 0 209(_array -3((_to i 0 c 31)))))
		(_sig(_int cry 5 0 209(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_REG_WIDTH-1~downto~0~13 0 230(_scalar (_dto c 32 i 0))))
		(_prcs
			(line__215(_arch 0 0 215(_assertion(_mon))))
			(line__219(_arch 1 0 219(_assertion(_mon))))
			(line__226(_arch 2 0 226(_assignment(_trgt(2))(_sens(7)))))
			(line__228(_arch 3 0 228(_assignment(_trgt(11(_object 1)))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1633641580 1752459634 1734701663 1868767276 1920234350 1953392993 1701798944 1869488243 1869095028 540697708 1145855811 1145657183 723535956 1281311520 1179606852 1413829446 540884000 1163026243 1230462791 4740164)
		(1633641580 1752459634 1734701663 1868767276 1920234350 1953392993 1701798944 1869488243 1869095028 540697708 1145134915 1145657183 723535956 1096762144 1179606852 1413829446 540884000 1163026243 1230462791 4740164)
	)
	(_model . imp 33 -1)
)
V 000044 55 9291          1580964540756 imp
(_unit VHDL(ipic_if 0 522(imp 0 580))
	(_version vde)
	(_time 1580964540757 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code a0a5a0f6a0f7fdb6a3a4a3a0b9faf7a6a9a7a0a6a9a6a3)
	(_ent
		(_time 1580964540754)
	)
	(_inst BURST_CNT 0 713(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 31))
			((C_REG_WIDTH)(_code 32))
			((C_RESET_VALUE)(_code 33))
			((C_LD_WIDTH)(_code 34))
			((C_LD_OFFSET)(_code 35))
			((C_AD_WIDTH)(_code 36))
			((C_AD_OFFSET)(_code 37))
		)
		(_port
			((CK)(Bus2IP_Clk))
			((RST)(reset_fifo))
			((Q)(burst_cnt_i))
			((LD)(burst_length_i))
			((AD)(_code 38))
			((LOAD)(burst_cnt_ld_cmb))
			((OP)(burst_cnt_en))
		)
	)
	(_inst BURST_CNT_RDACK 0 735(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 39))
			((C_REG_WIDTH)(_code 40))
			((C_RESET_VALUE)(_code 41))
			((C_LD_WIDTH)(_code 42))
			((C_LD_OFFSET)(_code 43))
			((C_AD_WIDTH)(_code 44))
			((C_AD_OFFSET)(_code 45))
		)
		(_port
			((CK)(Bus2IP_Clk))
			((RST)(reset_fifo))
			((Q)(burst_cnt_i_rdack))
			((LD)(burst_length_i))
			((AD)(_code 46))
			((LOAD)(burst_cnt_ld_cmb))
			((OP)(burst_cnt_en_rdack))
		)
	)
	(_object
		(_gen(_int C_NUM_BANKS_MEM -1 0 524 \2\ (_ent gms((i 2)))))
		(_gen(_int C_IPIF_DWIDTH -1 0 526 \64\ (_ent gms((i 64)))))
		(_port(_int Bus2IP_Clk -2 0 529(_ent(_in)(_event))))
		(_port(_int Bus2IP_Reset -2 0 530(_ent(_in))))
		(_port(_int Bus2IP_RNW -2 0 532(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~12 0 533(_array -2((_to i 0 c 47)))))
		(_port(_int Bus2IP_Mem_CS 0 0 533(_ent(_in))))
		(_port(_int Mem2Bus_RdAddrAck -2 0 535(_ent(_in))))
		(_port(_int Mem2Bus_WrAddrAck -2 0 536(_ent(_in))))
		(_port(_int Mem2Bus_RdAck -2 0 537(_ent(_in))))
		(_port(_int Mem2Bus_WrAck -2 0 538(_ent(_in))))
		(_port(_int Bus2IP_WrReq -2 0 539(_ent(_in))))
		(_port(_int Bus2IP_RdReq -2 0 540(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~12 0 541(_array -2((_to i 0 c 48)))))
		(_port(_int Mem2Bus_Data 1 0 541(_ent(_in))))
		(_port(_int Bus2IP_Burst -2 0 542(_ent(_in))))
		(_port(_int Bus2IP_RdReq_emc -2 0 544(_ent(_in))))
		(_port(_int Bus2IP_WrReq_emc -2 0 545(_ent(_in))))
		(_port(_int Bus2Mem_CS -2 0 547(_ent(_out))))
		(_port(_int Bus2Mem_RdReq -2 0 548(_ent(_out))))
		(_port(_int Bus2Mem_WrReq -2 0 549(_ent(_out))))
		(_port(_int Parity_err -2 0 551(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~122 0 553(_array -2((_to i 0 c 49)))))
		(_port(_int IP2Bus_Data 2 0 553(_ent(_out))))
		(_port(_int IP2Bus_errAck -2 0 554(_ent(_out))))
		(_port(_int IP2Bus_retry -2 0 555(_ent(_out))))
		(_port(_int IP2Bus_toutSup -2 0 556(_ent(_out))))
		(_port(_int IP2Bus_RdAck -2 0 557(_ent(_out))))
		(_port(_int IP2Bus_WrAck -2 0 558(_ent(_out))))
		(_port(_int IP2Bus_AddrAck -2 0 559(_ent(_out))))
		(_port(_int Type_of_xfer -2 0 560(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 562(_array -2((_to i 0 i 7)))))
		(_port(_int Burst_length 3 0 562(_ent(_in))))
		(_port(_int Transaction_done -2 0 563(_ent(_in))))
		(_port(_int single_transaction -2 0 565(_ent(_in))))
		(_port(_int last_burst_cnt -2 0 566(_ent(_out))))
		(_port(_int pr_state_wait_temp_cmb -2 0 567(_ent(_in))))
		(_port(_int synch_mem -2 0 568(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 569(_array -2((_to i 0 i 3)))))
		(_port(_int mem_width_bytes 4 0 569(_ent(_in))))
		(_port(_int stop_oen -2 0 570(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 571(_array -2((_dto i 1 i 0)))))
		(_port(_int axi_trans_size_reg 5 0 571(_ent(_in))))
		(_port(_int Linear_flash_brst_rd_flag -2 0 572(_ent(_in))))
		(_cnst(_int BURST_CNT_WIDTH -1 0 591(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~BURST_CNT_WIDTH-1}~13 0 592(_array -2((_to i 0 i 7)))))
		(_cnst(_int ZERO_CNT 6 0 592(_arch((_others(i 2))))))
		(_sig(_int bus2mem_cs_i -2 0 598(_arch(_uni))))
		(_sig(_int burst_cnt_en -2 0 599(_arch(_uni))))
		(_sig(_int burst_cnt_ld_cmb -2 0 600(_arch(_uni))))
		(_sig(_int pend_wrreq -2 0 601(_arch(_uni))))
		(_sig(_int set_pend_wrreq -2 0 602(_arch(_uni))))
		(_sig(_int clear_pend_wrreq -2 0 603(_arch(_uni))))
		(_sig(_int pend_rdreq -2 0 605(_arch(_uni))))
		(_sig(_int set_pend_rdreq -2 0 606(_arch(_uni))))
		(_sig(_int clear_pend_rdreq -2 0 607(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~BURST_CNT_WIDTH-1}~132 0 609(_array -2((_to i 0 i 7)))))
		(_sig(_int burst_cnt_i 7 0 609(_arch(_uni))))
		(_sig(_int int_wrreq -2 0 611(_arch(_uni))))
		(_sig(_int int_rdreq -2 0 612(_arch(_uni))))
		(_sig(_int burst_length_i 7 0 614(_arch(_uni))))
		(_sig(_int bus2ip_mem_cs_reg -2 0 615(_arch(_uni))))
		(_sig(_int IP2Bus_AddrAck_d1 -2 0 617(_arch(_uni))))
		(_sig(_int burst_rst -2 0 618(_arch(_uni))))
		(_sig(_int stop_init_rd -2 0 619(_arch(_uni))))
		(_sig(_int reload_address -2 0 620(_arch(_uni))))
		(_sig(_int reload_req -2 0 621(_arch(_uni))))
		(_sig(_int IP2Bus_WrAck_i -2 0 623(_arch(_uni))))
		(_sig(_int IP2Bus_AddrAck_i -2 0 624(_arch(_uni))))
		(_sig(_int IP2Bus_RdAck_i -2 0 625(_arch(_uni))))
		(_sig(_int reset_fifo -2 0 626(_arch(_uni))))
		(_sig(_int burst_cnt_i_rdack 7 0 628(_arch(_uni))))
		(_sig(_int diff_addr_rd_ack -2 0 629(_arch(_uni))))
		(_sig(_int burst_cnt_en_rdack -2 0 630(_arch(_uni))))
		(_sig(_int first_rd_ack -2 0 631(_arch(_uni))))
		(_sig(_int rd_ack_d1 -2 0 632(_arch(_uni))))
		(_sig(_int Bus2Mem_RdReq_int -2 0 633(_arch(_uni))))
		(_sig(_int bus2Mem_CS_reduce_reg -2 0 635(_arch(_uni))))
		(_sig(_int pr_state_wait_temp_reg -2 0 636(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 637(_array -2((_dto i 3 i 0)))))
		(_sig(_int rd_cnt 8 0 637(_arch(_uni))))
		(_sig(_int stop_oen_int -2 0 638(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 853(_array -2((_dto i 5 i 0)))))
		(_var(_int mem_width_and_size 9 0 853(_prcs 29)))
		(_prcs
			(line__649(_arch 0 0 649(_assignment(_alias((burst_length_i)(Burst_length(t_0_7))))(_trgt(48))(_sens(26(t_0_7))))))
			(line__650(_arch 1 0 650(_assignment(_trgt(36))(_sens(3)))))
			(line__651(_arch 2 0 651(_assignment(_alias((Bus2Mem_CS)(bus2Mem_CS_i)))(_simpleassign BUF)(_trgt(14))(_sens(36)))))
			(line__652(_arch 3 0 652(_assignment(_trgt(19))(_sens(17)(25)(36)))))
			(line__654(_arch 4 0 654(_assignment(_alias((IP2Bus_retry)(_string \"0"\)))(_trgt(20)))))
			(line__655(_arch 5 0 655(_assignment(_alias((IP2Bus_toutSup)(bus2Mem_CS_i)))(_simpleassign BUF)(_trgt(21))(_sens(36)))))
			(line__657(_arch 6 0 657(_assignment(_trgt(46))(_sens(8)(36)))))
			(line__658(_arch 7 0 658(_assignment(_trgt(47))(_sens(9)(36)))))
			(CS_REG_PROCESS(_arch 8 0 664(_prcs(_trgt(49)(66))(_sens(0)(1)(3)(30))(_dssslsensitivity 1))))
			(ONE_HOT_CS_PROCESS(_arch 9 0 677(_prcs(_trgt(65))(_sens(0)(1)(36))(_dssslsensitivity 1))))
			(ACK_REG_PROCESS(_arch 10 0 691(_prcs(_trgt(18)(22))(_sens(0)(1)(6)(10)(28)(35)(64))(_dssslsensitivity 1))))
			(line__706(_arch 11 0 706(_assignment(_alias((IP2Bus_WrAck)(Mem2Bus_WrAck)))(_simpleassign BUF)(_trgt(23))(_sens(7)))))
			(line__707(_arch 12 0 707(_assignment(_trgt(24))(_sens(4)(5)(8)(9)))))
			(line__752(_arch 13 0 752(_assignment(_trgt(61))(_sens(6)(60)))))
			(line__754(_arch 14 0 754(_assignment(_trgt(60))(_sens(45)(59)))))
			(line__759(_arch 15 0 759(_assignment(_trgt(37))(_sens(4)(5)(8)(9)))))
			(line__767(_arch 16 0 767(_assignment(_trgt(38))(_sens(36)(65)))))
			(line__769(_arch 17 0 769(_assignment(_trgt(58))(_sens(1)(36)))))
			(line__770(_arch 18 0 770(_assignment(_trgt(29))(_sens(45)))))
			(line__775(_arch 19 0 775(_assignment(_trgt(40))(_sens(27)(39)(46)))))
			(line__776(_arch 20 0 776(_assignment(_trgt(41))(_sens(5)(11)(36)(45)))))
			(WRREQ_PROCESS(_arch 21 0 780(_prcs(_trgt(39))(_sens(0)(1)(5)(11)(36)(40))(_dssslsensitivity 1))))
			(line__795(_arch 22 0 795(_assignment(_trgt(16))(_sens(8)(39)))))
			(line__801(_arch 23 0 801(_assignment(_trgt(43))(_sens(27)(42)(47)))))
			(line__803(_arch 24 0 803(_assignment(_trgt(44))(_sens(4)(11)(36)(45)))))
			(RDREQ_PROCESS(_arch 25 0 808(_prcs(_trgt(42))(_sens(0)(1)(43)(44))(_dssslsensitivity 1))))
			(line__826(_arch 26 0 826(_assignment(_trgt(64))(_sens(9)(28)(31)(42)(60)))))
			(line__831(_arch 27 0 831(_assignment(_alias((Bus2Mem_RdReq)(Bus2Mem_RdReq_int)))(_simpleassign BUF)(_trgt(15))(_sens(64)))))
			(RD_CNT_PROCESS(_arch 28 0 834(_prcs(_simple)(_trgt(67))(_sens(0))(_read(9)(27)(60)(67)(68)))))
			(STOP_OEN_GEN_PROCESS(_arch 29 0 850(_prcs(_simple)(_trgt(68))(_sens(32)(34)(67)))))
			(line__963(_arch 30 0 963(_assignment(_alias((stop_oen)(stop_oen_int)))(_simpleassign BUF)(_trgt(33))(_sens(68)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018)
		(3)
	)
	(_model . imp 50 -1)
)
V 000044 55 9463          1580964540767 imp
(_unit VHDL(io_registers 0 1158(imp 0 1226))
	(_version vde)
	(_time 1580964540768 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code a0a5a0f7f6f4a2b7a2a7a0f2b7faf8a7a3a7a4a6a5a7a2)
	(_ent
		(_time 1580964540765)
	)
	(_generate NEGEDGE_OUTPUT_REGS_GEN 0 1366(_if 22)
		(_object
			(_prcs
				(NEGEDGE_OUTPUTREGS_PROCESS(_arch 2 0 1368(_prcs(_trgt(30)(31)(32)(33)(34)(35)(36)(19)(21)(22)(24)(25)(26)(27)(28)(29))(_sens(38)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate NO_NEGEDGE_OUTPUT_REGS_GEN 0 1414(_if 23)
		(_object
			(_prcs
				(line__1416(_arch 3 0 1416(_assignment(_trgt(19))(_sens(41)))))
				(line__1417(_arch 4 0 1417(_assignment(_trgt(21))(_sens(42)))))
				(line__1418(_arch 5 0 1418(_assignment(_trgt(22))(_sens(43)))))
				(line__1419(_arch 6 0 1419(_assignment(_trgt(24))(_sens(44)))))
				(line__1420(_arch 7 0 1420(_assignment(_trgt(25))(_sens(45)))))
				(line__1421(_arch 8 0 1421(_assignment(_trgt(26))(_sens(46)))))
				(line__1422(_arch 9 0 1422(_assignment(_trgt(27))(_sens(47)))))
				(line__1423(_arch 10 0 1423(_assignment(_alias((Mem_WEN)(mem_wen_reg)))(_simpleassign BUF)(_trgt(28))(_sens(48)))))
				(line__1424(_arch 11 0 1424(_assignment(_trgt(29))(_sens(49)))))
				(line__1425(_arch 12 0 1425(_assignment(_trgt(30))(_sens(50)))))
				(line__1426(_arch 13 0 1426(_assignment(_alias((Mem_RPN)(mem_rpn_reg)))(_simpleassign BUF)(_trgt(31))(_sens(51)))))
				(line__1427(_arch 14 0 1427(_assignment(_trgt(32))(_sens(52)))))
				(line__1428(_arch 15 0 1428(_assignment(_alias((Mem_ADV_LDN)(mem_adv_ldn_reg)))(_simpleassign BUF)(_trgt(33))(_sens(53)))))
				(line__1429(_arch 16 0 1429(_assignment(_alias((Mem_LBON)(mem_lbon_reg)))(_simpleassign BUF)(_trgt(34))(_sens(54)))))
				(line__1430(_arch 17 0 1430(_assignment(_alias((Mem_CKEN)(mem_cken_reg)))(_simpleassign BUF)(_trgt(35))(_sens(55)))))
				(line__1431(_arch 18 0 1431(_assignment(_alias((Mem_RNW)(mem_rnw_reg)))(_simpleassign BUF)(_trgt(36))(_sens(56)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 1160(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_NEGEDGE_IOREGS 0 0 1160(_ent gms)))
		(_gen(_int C_IPIF_AWIDTH -1 0 1161(_ent gms)))
		(_gen(_int C_MAX_MEM_WIDTH -1 0 1162(_ent gms)))
		(_gen(_int C_NUM_BANKS_MEM -1 0 1163(_ent gms)))
		(_type(_int ~STRING~12 0 1164(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 1164(_ent(_string \"virtex6"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~12 0 1168(_array -3((_to i 0 c 24)))))
		(_port(_int Mem_A_int 2 0 1168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~12 0 1170(_array -3((_to i 0 c 25)))))
		(_port(_int Mem_DQ_I_int 3 0 1170(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~122 0 1171(_array -3((_to i 0 c 26)))))
		(_port(_int Mem_DQ_O_int 4 0 1171(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~124 0 1172(_array -3((_to i 0 c 27)))))
		(_port(_int Mem_DQ_T_int 5 0 1172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~12 0 1174(_array -3((_to i 0 c 28)))))
		(_port(_int Mem_DQ_PARITY_I_int 6 0 1174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~126 0 1175(_array -3((_to i 0 c 29)))))
		(_port(_int Mem_DQ_PARITY_O_int 7 0 1175(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~128 0 1176(_array -3((_to i 0 c 30)))))
		(_port(_int Mem_DQ_PARITY_T_int 8 0 1176(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~12 0 1178(_array -3((_to i 0 c 31)))))
		(_port(_int Mem_CEN_int 9 0 1178(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1210 0 1179(_array -3((_to i 0 c 32)))))
		(_port(_int Mem_OEN_int 10 0 1179(_ent(_in))))
		(_port(_int Mem_WEN_int -3 0 1180(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1212 0 1181(_array -3((_to i 0 c 33)))))
		(_port(_int Mem_QWEN_int 11 0 1181(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1214 0 1182(_array -3((_to i 0 c 34)))))
		(_port(_int Mem_BEN_int 12 0 1182(_ent(_in))))
		(_port(_int Mem_RPN_int -3 0 1183(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1216 0 1184(_array -3((_to i 0 c 35)))))
		(_port(_int Mem_CE_int 13 0 1184(_ent(_in))))
		(_port(_int Mem_ADV_LDN_int -3 0 1185(_ent(_in))))
		(_port(_int Mem_LBON_int -3 0 1186(_ent(_in))))
		(_port(_int Mem_CKEN_int -3 0 1187(_ent(_in))))
		(_port(_int Mem_RNW_int -3 0 1188(_ent(_in))))
		(_port(_int Mem_Addr_rst -3 0 1190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~1218 0 1193(_array -3((_to i 0 c 36)))))
		(_port(_int Mem_A 14 0 1193(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~1220 0 1194(_array -3((_to i 0 c 37)))))
		(_port(_int Mem_DQ_I 15 0 1194(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~1222 0 1195(_array -3((_to i 0 c 38)))))
		(_port(_int Mem_DQ_O 16 0 1195(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~1224 0 1196(_array -3((_to i 0 c 39)))))
		(_port(_int Mem_DQ_T 17 0 1196(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1226 0 1198(_array -3((_to i 0 c 40)))))
		(_port(_int Mem_DQ_PRTY_I 18 0 1198(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1228 0 1199(_array -3((_to i 0 c 41)))))
		(_port(_int Mem_DQ_PRTY_O 19 0 1199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1230 0 1200(_array -3((_to i 0 c 42)))))
		(_port(_int Mem_DQ_PRTY_T 20 0 1200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1232 0 1202(_array -3((_to i 0 c 43)))))
		(_port(_int Mem_CEN 21 0 1202(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1234 0 1203(_array -3((_to i 0 c 44)))))
		(_port(_int Mem_OEN 22 0 1203(_ent(_out))))
		(_port(_int Mem_WEN -3 0 1204(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1236 0 1205(_array -3((_to i 0 c 45)))))
		(_port(_int Mem_QWEN 23 0 1205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1238 0 1206(_array -3((_to i 0 c 46)))))
		(_port(_int Mem_BEN 24 0 1206(_ent(_out))))
		(_port(_int Mem_RPN -3 0 1207(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1240 0 1208(_array -3((_to i 0 c 47)))))
		(_port(_int Mem_CE 25 0 1208(_ent(_out))))
		(_port(_int Mem_ADV_LDN -3 0 1209(_ent(_out))))
		(_port(_int Mem_LBON -3 0 1210(_ent(_out))))
		(_port(_int Mem_CKEN -3 0 1211(_ent(_out))))
		(_port(_int Mem_RNW -3 0 1212(_ent(_out))))
		(_port(_int Linear_flash_brst_rd_flag -3 0 1214(_ent(_in))))
		(_port(_int Clk -3 0 1216(_ent(_in)(_event))))
		(_port(_int RdClk -3 0 1217(_ent(_in)(_event))))
		(_port(_int Rst -3 0 1218(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~13 0 1241(_array -3((_to i 0 c 48)))))
		(_sig(_int mem_a_reg 26 0 1241(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~13 0 1243(_array -3((_to i 0 c 49)))))
		(_sig(_int mem_dq_o_reg 27 0 1243(_arch(_uni))))
		(_sig(_int mem_dq_t_reg 27 0 1244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~13 0 1245(_array -3((_to i 0 c 50)))))
		(_sig(_int mem_dq_paity_o_reg 28 0 1245(_arch(_uni))))
		(_sig(_int mem_dq_paity_t_reg 28 0 1246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~13 0 1247(_array -3((_to i 0 c 51)))))
		(_sig(_int mem_cen_reg 29 0 1247(_arch(_uni))))
		(_sig(_int mem_oen_reg 29 0 1248(_arch(_uni))))
		(_sig(_int mem_wen_reg -3 0 1249(_arch(_uni))))
		(_sig(_int mem_qwen_reg 28 0 1250(_arch(_uni))))
		(_sig(_int mem_ben_reg 28 0 1251(_arch(_uni))))
		(_sig(_int mem_rpn_reg -3 0 1252(_arch(_uni))))
		(_sig(_int mem_ce_reg 29 0 1253(_arch(_uni))))
		(_sig(_int mem_adv_ldn_reg -3 0 1254(_arch(_uni))))
		(_sig(_int mem_lbon_reg -3 0 1255(_arch(_uni))))
		(_sig(_int mem_cken_reg -3 0 1256(_arch(_uni))))
		(_sig(_int mem_rnw_reg -3 0 1257(_arch(_uni))))
		(_sig(_int rd_data_ack -3 0 1259(_arch(_uni))))
		(_sig(_int rd_data_ack_int -3 0 1260(_arch(_uni))))
		(_sig(_int one_hot_rd_data_d1 -3 0 1261(_arch(_uni))))
		(_sig(_int one_hot_rd_data_d2 -3 0 1262(_arch(_uni))))
		(_sig(_int Mem_DQ_I_v 27 0 1263(_arch(_uni))))
		(_sig(_int Mem_DQ_I_v1 27 0 1264(_arch(_uni))))
		(_sig(_int Mem_DQ_PARITY_I_io 28 0 1265(_arch(_uni))))
		(_prcs
			(POSEDGE_OUTPUTREGS_PROCESS(_arch 0 0 1305(_prcs(_trgt(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56))(_sens(38)(40)(2)(3)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17))(_dssslsensitivity 1))))
			(line__1360(_arch 1 0 1360(_assignment(_trgt(41))(_sens(0)(18)))))
			(INPUTREGS_PROCESS(_arch 19 0 1437(_prcs(_trgt(61)(62)(63))(_sens(39)(40)(20)(23)(61))(_dssslsensitivity 1))))
			(line__1452(_arch 20 0 1452(_assignment(_trgt(1))(_sens(37)(61)(62)))))
			(line__1453(_arch 21 0 1453(_assignment(_trgt(4))(_sens(63)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . imp 52 -1)
)
V 000044 55 7559          1580964540778 imp
(_unit VHDL(counters 0 1619(imp 0 1669))
	(_version vde)
	(_time 1580964540779 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code b0b5bae4e6e6e1a6e5b6b7b2a5ebe3b7b3b6b3b6e6b7b5)
	(_ent
		(_time 1580964540776)
	)
	(_inst TWRCNT_I 0 1714(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 9))
			((C_REG_WIDTH)(_code 10))
			((C_RESET_VALUE)(_code 11))
			((C_LD_WIDTH)(_code 12))
			((C_LD_OFFSET)(_code 13))
			((C_AD_WIDTH)(_code 14))
			((C_AD_OFFSET)(_code 15))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(twr_cnt))
			((LD)(Twr_data))
			((AD)(_code 16))
			((LOAD)(Twr_load))
			((OP)(Twr_cnt_en))
		)
	)
	(_inst TWPHCNT_I 0 1736(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 17))
			((C_REG_WIDTH)(_code 18))
			((C_RESET_VALUE)(_code 19))
			((C_LD_WIDTH)(_code 20))
			((C_LD_OFFSET)(_code 21))
			((C_AD_WIDTH)(_code 22))
			((C_AD_OFFSET)(_code 23))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(twph_cnt))
			((LD)(Twph_data))
			((AD)(_code 24))
			((LOAD)(Twph_load))
			((OP)(Twph_cnt_en))
		)
	)
	(_inst TLZCNT_I 0 1762(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 25))
			((C_REG_WIDTH)(_code 26))
			((C_RESET_VALUE)(_code 27))
			((C_LD_WIDTH)(_code 28))
			((C_LD_OFFSET)(_code 29))
			((C_AD_WIDTH)(_code 30))
			((C_AD_OFFSET)(_code 31))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(tlz_cnt))
			((LD)(Tlz_data))
			((AD)(_code 32))
			((LOAD)(Tlz_load))
			((OP)(tlz_cnt_en))
		)
	)
	(_inst TRDCNT_I 0 1783(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 33))
			((C_REG_WIDTH)(_code 34))
			((C_RESET_VALUE)(_code 35))
			((C_LD_WIDTH)(_code 36))
			((C_LD_OFFSET)(_code 37))
			((C_AD_WIDTH)(_code 38))
			((C_AD_OFFSET)(_code 39))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(trd_cnt))
			((LD)(Trd_data))
			((AD)(_code 40))
			((LOAD)(Trd_load))
			((OP)(Trd_cnt_en))
		)
	)
	(_inst TPACCCNT_I 0 1804(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 41))
			((C_REG_WIDTH)(_code 42))
			((C_RESET_VALUE)(_code 43))
			((C_LD_WIDTH)(_code 44))
			((C_LD_OFFSET)(_code 45))
			((C_AD_WIDTH)(_code 46))
			((C_AD_OFFSET)(_code 47))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(tpacc_cnt))
			((LD)(Tpacc_data))
			((AD)(_code 48))
			((LOAD)(Tpacc_load))
			((OP)(Tpacc_cnt_en))
		)
	)
	(_inst T_WRREC_CNT_I 0 1825(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 49))
			((C_REG_WIDTH)(_code 50))
			((C_RESET_VALUE)(_code 51))
			((C_LD_WIDTH)(_code 52))
			((C_LD_OFFSET)(_code 53))
			((C_AD_WIDTH)(_code 54))
			((C_AD_OFFSET)(_code 55))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(twr_rec_cnt))
			((LD)(Twr_rec_data))
			((AD)(_code 56))
			((LOAD)(Twr_rec_load))
			((OP)(Twr_rec_cnt_en))
		)
	)
	(_inst THZCNT_I 0 1850(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 57))
			((C_REG_WIDTH)(_code 58))
			((C_RESET_VALUE)(_code 59))
			((C_LD_WIDTH)(_code 60))
			((C_LD_OFFSET)(_code 61))
			((C_AD_WIDTH)(_code 62))
			((C_AD_OFFSET)(_code 63))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(thz_cnt))
			((LD)(Thz_data))
			((AD)(_code 64))
			((LOAD)(Thz_load))
			((OP)(thz_cnt_en))
		)
	)
	(_object
		(_port(_int Synch_mem -1 0 1621(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 1623(_array -1((_to i 0 i 4)))))
		(_port(_int Twr_data 0 0 1623(_ent(_in))))
		(_port(_int Twr_load -1 0 1624(_ent(_in))))
		(_port(_int Twr_cnt_en -1 0 1625(_ent(_in))))
		(_port(_int Twph_data 0 0 1627(_ent(_in))))
		(_port(_int Twph_load -1 0 1628(_ent(_in))))
		(_port(_int Twph_cnt_en -1 0 1629(_ent(_in))))
		(_port(_int Tlz_data 0 0 1631(_ent(_in))))
		(_port(_int Tlz_load -1 0 1632(_ent(_in))))
		(_port(_int Trd_data 0 0 1634(_ent(_in))))
		(_port(_int Trd_load -1 0 1635(_ent(_in))))
		(_port(_int Trd_cnt_en -1 0 1636(_ent(_in))))
		(_port(_int Thz_data 0 0 1638(_ent(_in))))
		(_port(_int Thz_load -1 0 1639(_ent(_in))))
		(_port(_int Tpacc_data 0 0 1642(_ent(_in))))
		(_port(_int Tpacc_load -1 0 1643(_ent(_in))))
		(_port(_int Tpacc_cnt_en -1 0 1644(_ent(_in))))
		(_port(_int Twr_end -1 0 1647(_ent(_out))))
		(_port(_int Tlz_end -1 0 1648(_ent(_out))))
		(_port(_int Twph_end -1 0 1649(_ent(_out))))
		(_port(_int Trd_end -1 0 1650(_ent(_out))))
		(_port(_int Thz_end -1 0 1651(_ent(_out))))
		(_port(_int Tpacc_end -1 0 1653(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 1655(_array -1((_to i 0 i 15)))))
		(_port(_int Twr_rec_data 1 0 1655(_ent(_in))))
		(_port(_int Twr_rec_load -1 0 1656(_ent(_in))))
		(_port(_int Twr_rec_cnt_en -1 0 1657(_ent(_in))))
		(_port(_int Twr_rec_end -1 0 1658(_ent(_out))))
		(_port(_int Clk -1 0 1660(_ent(_in))))
		(_port(_int Rst -1 0 1661(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 1683(_array -1((_to i 0 i 4)))))
		(_cnst(_int ZERO_TWRCNT 2 0 1683(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~132 0 1684(_array -1((_to i 0 i 4)))))
		(_cnst(_int ZERO_TWPHCNT 3 0 1684(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~134 0 1685(_array -1((_to i 0 i 4)))))
		(_cnst(_int ZERO_TLZCNT 4 0 1685(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~136 0 1686(_array -1((_to i 0 i 4)))))
		(_cnst(_int ZERO_TRDCNT 5 0 1686(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~138 0 1687(_array -1((_to i 0 i 4)))))
		(_cnst(_int ZERO_TPACCCNT 6 0 1687(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1310 0 1688(_array -1((_to i 0 i 4)))))
		(_cnst(_int ZERO_THZCNT 7 0 1688(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~9}~13 0 1689(_array -1((_to i 0 i 9)))))
		(_cnst(_int ZERO_TWR_REC_CNT 8 0 1689(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1312 0 1694(_array -1((_to i 0 i 4)))))
		(_sig(_int twr_cnt 9 0 1694(_arch(_uni))))
		(_sig(_int twph_cnt 9 0 1695(_arch(_uni))))
		(_sig(_int tlz_cnt 9 0 1696(_arch(_uni))))
		(_sig(_int trd_cnt 9 0 1697(_arch(_uni))))
		(_sig(_int thz_cnt 9 0 1698(_arch(_uni))))
		(_sig(_int tpacc_cnt 9 0 1699(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 1700(_array -1((_to i 0 i 15)))))
		(_sig(_int twr_rec_cnt 10 0 1700(_arch(_uni))))
		(_sig(_int thz_cnt_en -1 0 1702(_arch(_uni))))
		(_sig(_int tlz_cnt_en -1 0 1703(_arch(_uni))))
		(_prcs
			(line__1759(_arch 0 0 1759(_assignment(_trgt(37))(_sens(31)))))
			(line__1847(_arch 1 0 1847(_assignment(_trgt(36))(_sens(33)))))
			(line__1873(_arch 2 0 1873(_assignment(_trgt(17))(_sens(0)(29)))))
			(line__1876(_arch 3 0 1876(_assignment(_trgt(19))(_sens(0)(30)))))
			(line__1879(_arch 4 0 1879(_assignment(_trgt(18))(_sens(0)(31)))))
			(line__1882(_arch 5 0 1882(_assignment(_trgt(20))(_sens(0)(32)))))
			(line__1885(_arch 6 0 1885(_assignment(_trgt(21))(_sens(0)(33)))))
			(line__1888(_arch 7 0 1888(_assignment(_trgt(22))(_sens(0)(34)))))
			(line__1891(_arch 8 0 1891(_assignment(_trgt(26))(_sens(0)(35)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 3)
		(3)
		(50529027 50529027 50529027 50529027)
	)
	(_model . imp 65 -1)
)
V 000044 55 16243         1580964540787 imp
(_unit VHDL(mem_state_machine 0 2096(imp 0 2190))
	(_version vde)
	(_time 1580964540788 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code bfbae2ebece8bfaae9bdbcbeabe5efb8bbb9babae9b9eb)
	(_ent
		(_time 1580964540784)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate NEW_LOGIC_GEN 0 2365(_if t)
		(_object
			(_prcs
				(SM_COMB_PROCESS(_arch 35 0 2369(_prcs(_simple)(_trgt(65)(67)(74)(75)(76)(80)(81)(85)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(101)(102)(103)(104)(108)(111)(112)(116)(123)(124)(126)(127)(128)(129)(130)(133)(135)(137)(138))(_sens(3)(4)(5)(7)(8)(9)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(47)(49)(51)(52)(63)(64)(66)(68)(69)(70)(71)(72)(73)(99)(100)(110)(114)(115)(117)(118)(119)(122)(123)(124)(133)(134)(135)(136)(139)(140)(141)))))
			)
		)
	)
	(_generate READ_COMPLETE_PIPE_GEN 0 3112(_for 2 )
		(_inst READ_COMPLETE_PIPE 0 3114(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(read_complete_d(_index 55)))
				((C)(Clk))
				((D)(read_complete_d(_object 1)))
				((R)(Rst))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 3112(_arch)))
		)
	)
	(_object
		(_port(_int Clk -1 0 2098(_ent(_in)(_event))))
		(_port(_int Rst -1 0 2099(_ent(_in))))
		(_port(_int Bus2IP_RNW -1 0 2101(_ent(_in))))
		(_port(_int Bus2IP_RdReq -1 0 2102(_ent(_in))))
		(_port(_int Bus2IP_WrReq -1 0 2103(_ent(_in))))
		(_port(_int Synch_mem -1 0 2104(_ent(_in))))
		(_port(_int Two_pipe_delay -1 0 2105(_ent(_in))))
		(_port(_int Cycle_End -1 0 2106(_ent(_in))))
		(_port(_int Bus2IP_Mem_CS -1 0 2107(_ent(_in))))
		(_port(_int Bus2IP_Burst -1 0 2108(_ent(_in))))
		(_port(_int Read_data_en -1 0 2109(_ent(_out))))
		(_port(_int Read_ack -1 0 2110(_ent(_out))))
		(_port(_int Address_strobe -1 0 2112(_ent(_out))))
		(_port(_int Data_strobe -1 0 2113(_ent(_out))))
		(_port(_int CS_Strobe -1 0 2114(_ent(_out))))
		(_port(_int Addr_cnt_ce -1 0 2116(_ent(_out))))
		(_port(_int Addr_cnt_rst -1 0 2117(_ent(_out))))
		(_port(_int Cycle_cnt_ld -1 0 2118(_ent(_out))))
		(_port(_int Cycle_cnt_en -1 0 2119(_ent(_out))))
		(_port(_int Trd_cnt_en -1 0 2121(_ent(_out))))
		(_port(_int Twr_cnt_en -1 0 2122(_ent(_out))))
		(_port(_int Twph_cnt_en -1 0 2123(_ent(_out))))
		(_port(_int Tpacc_cnt_en -1 0 2124(_ent(_out))))
		(_port(_int Trd_load -1 0 2125(_ent(_out))))
		(_port(_int Twr_load -1 0 2126(_ent(_out))))
		(_port(_int Twph_load -1 0 2127(_ent(_out))))
		(_port(_int Tpacc_load -1 0 2128(_ent(_out))))
		(_port(_int Thz_load -1 0 2129(_ent(_out))))
		(_port(_int Tlz_load -1 0 2130(_ent(_out))))
		(_port(_int Trd_end -1 0 2131(_ent(_in))))
		(_port(_int Twr_end -1 0 2132(_ent(_in))))
		(_port(_int Twph_end -1 0 2133(_ent(_in))))
		(_port(_int Thz_end -1 0 2134(_ent(_in))))
		(_port(_int Tlz_end -1 0 2135(_ent(_in))))
		(_port(_int Tpacc_end -1 0 2136(_ent(_in))))
		(_port(_int New_page_access -1 0 2138(_ent(_in))))
		(_port(_int Linear_flash_brst_rd_flag -1 0 2139(_ent(_in))))
		(_port(_int Linear_flash_rd_data_ack -1 0 2140(_ent(_in))))
		(_port(_int Bus2IP_RdReq_emc -1 0 2141(_ent(_in))))
		(_port(_int MSM_Mem_CEN -1 0 2143(_ent(_out))))
		(_port(_int MSM_Mem_OEN -1 0 2144(_ent(_out))))
		(_port(_int MSM_Mem_WEN -1 0 2145(_ent(_out))))
		(_port(_int MSM_Mem_RNW -1 0 2146(_ent(_out))))
		(_port(_int CS_Strobe_par_addr -1 0 2147(_ent(_out))))
		(_port(_int Write_req_ack -1 0 2149(_ent(_out))))
		(_port(_int Read_req_ack -1 0 2150(_ent(_out))))
		(_port(_int Transaction_done -1 0 2151(_ent(_out))))
		(_port(_int single_trans -1 0 2152(_ent(_in))))
		(_port(_int Mem_Addr_rst -1 0 2154(_ent(_out))))
		(_port(_int Addr_align -1 0 2155(_ent(_in))))
		(_port(_int Addr_align_rd -1 0 2156(_ent(_out))))
		(_port(_int original_wrce -1 0 2158(_ent(_in))))
		(_port(_int last_burst_cnt -1 0 2159(_ent(_in))))
		(_port(_int Write_req_data_ack -1 0 2161(_ent(_out))))
		(_port(_int Write_req_addr_ack -1 0 2162(_ent(_out))))
		(_port(_int address_strobe_c -1 0 2164(_ent(_out))))
		(_port(_int be_strobe_c -1 0 2165(_ent(_out))))
		(_port(_int data_strobe_c -1 0 2166(_ent(_out))))
		(_port(_int ns_idle -1 0 2167(_ent(_out))))
		(_port(_int pr_idle -1 0 2168(_ent(_out))))
		(_port(_int pr_state_wait_temp_cmb -1 0 2169(_ent(_out))))
		(_port(_int Twr_rec_load -1 0 2171(_ent(_out))))
		(_port(_int Twr_rec_cnt_en -1 0 2172(_ent(_out))))
		(_port(_int Twr_rec_end -1 0 2173(_ent(_in))))
		(_port(_int Flash_mem_access -1 0 2174(_ent(_in))))
		(_port(_int Flash_mem_access_disable -1 0 2175(_ent(_out))))
		(_port(_int Mem_WAIT -1 0 2176(_ent(_in))))
		(_port(_int Adv_L_N -1 0 2177(_ent(_out((i 3))))))
		(_port(_int last_addr1 -1 0 2178(_ent(_in))))
		(_port(_int stop_oen -1 0 2179(_ent(_in))))
		(_port(_int axi_wvalid -1 0 2180(_ent(_in))))
		(_port(_int axi_wlast -1 0 2181(_ent(_in))))
		(_port(_int bus2ip_ben_all_1 -1 0 2182(_ent(_in))))
		(_type(_int MEM_SM_TYPE 0 2202(_enum1 idle write address_set deassert_cen address_rset deassert_rcen dassert_wen wait_write_ack write_wait wait_temp wr_rec_period assert_cen read linear_flash_sync_rd page_read deassert_oen wait_rddata_ack (_to i 0 i 16))))
		(_sig(_int crnt_state 0 0 2221(_arch(_uni((i 0))))))
		(_sig(_int next_state 0 0 2222(_arch(_uni))))
		(_sig(_int read_req_ack_cmb -1 0 2225(_arch(_uni))))
		(_sig(_int read_data_en_cmb -1 0 2226(_arch(_uni))))
		(_sig(_int read_data_en_reg -1 0 2227(_arch(_uni))))
		(_sig(_int read_ack_cmb -1 0 2229(_arch(_uni))))
		(_sig(_int read_ack_reg -1 0 2230(_arch(_uni))))
		(_sig(_int addr_cnt_ce_cmb -1 0 2232(_arch(_uni))))
		(_sig(_int addr_cnt_rst_cmb -1 0 2233(_arch(_uni))))
		(_sig(_int addr_cnt_ce_reg -1 0 2234(_arch(_uni))))
		(_sig(_int addr_cnt_rst_reg -1 0 2235(_arch(_uni))))
		(_sig(_int addressData_strobe_cmb -1 0 2238(_arch(_uni))))
		(_sig(_int cs_strobe_cmb -1 0 2239(_arch(_uni))))
		(_sig(_int cs_strobe_reg -1 0 2240(_arch(_uni))))
		(_sig(_int cycle_cnt_ld_cmb -1 0 2241(_arch(_uni))))
		(_sig(_int cycle_cnt_en_cmb -1 0 2242(_arch(_uni))))
		(_sig(_int trd_cnt_en_cmb -1 0 2244(_arch(_uni))))
		(_sig(_int twr_cnt_en_cmb -1 0 2245(_arch(_uni))))
		(_sig(_int twph_cnt_en_cmb -1 0 2246(_arch(_uni))))
		(_sig(_int tpacc_cnt_en_cmb -1 0 2247(_arch(_uni))))
		(_sig(_int trd_load_cmb -1 0 2249(_arch(_uni))))
		(_sig(_int twr_load_cmb -1 0 2250(_arch(_uni))))
		(_sig(_int twph_load_cmb -1 0 2251(_arch(_uni))))
		(_sig(_int thz_load_cmb -1 0 2252(_arch(_uni))))
		(_sig(_int tlz_load_cmb -1 0 2253(_arch(_uni))))
		(_sig(_int tpacc_load_cmb -1 0 2254(_arch(_uni))))
		(_sig(_int new_page -1 0 2256(_arch(_uni))))
		(_sig(_int new_page_d1 -1 0 2257(_arch(_uni))))
		(_sig(_int mem_cen_cmb -1 0 2260(_arch(_uni))))
		(_sig(_int mem_oen_cmb -1 0 2261(_arch(_uni))))
		(_sig(_int mem_wen_cmb -1 0 2262(_arch(_uni))))
		(_sig(_int mem_rnw_cmb -1 0 2263(_arch(_uni))))
		(_sig(_int mem_cen_reg -1 0 2264(_arch(_uni))))
		(_sig(_int mem_oen_reg -1 0 2265(_arch(_uni))))
		(_sig(_int mem_wen_reg -1 0 2266(_arch(_uni))))
		(_sig(_int read_complete_cmb -1 0 2268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 2269(_array -1((_to i 0 i 7)))))
		(_sig(_int read_complete_d 1 0 2269(_arch(_uni))))
		(_sig(_int read_complete -1 0 2270(_arch(_uni))))
		(_sig(_int mem_Addr_rst_cmb -1 0 2272(_arch(_uni))))
		(_sig(_int transaction_done_cmb -1 0 2274(_arch(_uni))))
		(_sig(_int transaction_done_reg -1 0 2275(_arch(_uni))))
		(_sig(_int transaction_complete_reg -1 0 2276(_arch(_uni))))
		(_sig(_int read_break_reg_d1 -1 0 2277(_arch(_uni))))
		(_sig(_int addr_align_reg -1 0 2279(_arch(_uni))))
		(_sig(_int addr_align_rd_d1 -1 0 2280(_arch(_uni))))
		(_sig(_int Bus2IP_Mem_CS_d1 -1 0 2281(_arch(_uni))))
		(_sig(_int Bus2IP_Mem_CS_d2 -1 0 2282(_arch(_uni))))
		(_sig(_int Bus2IP_RdReq_d1 -1 0 2283(_arch(_uni))))
		(_sig(_int Bus2IP_RdReq_d2 -1 0 2284(_arch(_uni))))
		(_sig(_int read_break -1 0 2285(_arch(_uni))))
		(_sig(_int transaction_complete -1 0 2286(_arch(_uni))))
		(_sig(_int read_break_reg -1 0 2287(_arch(_uni))))
		(_sig(_int Load_address -1 0 2288(_arch(_uni))))
		(_sig(_int Write_req_data_ack_cmb -1 0 2290(_arch(_uni))))
		(_sig(_int Write_req_addr_ack_cmb -1 0 2291(_arch(_uni))))
		(_sig(_int address_strobe_cmb -1 0 2292(_arch(_uni))))
		(_sig(_int be_strobe_cmb -1 0 2293(_arch(_uni))))
		(_sig(_int data_strobe_cmb -1 0 2294(_arch(_uni))))
		(_sig(_int int_Flash_mem_access_en -1 0 2296(_arch(_uni))))
		(_sig(_int int_Flash_mem_access_dis -1 0 2297(_arch(_uni))))
		(_sig(_int wlast -1 0 2298(_arch(_uni))))
		(_sig(_int wlast_reg -1 0 2298(_arch(_uni))))
		(_sig(_int wvalid -1 0 2299(_arch(_uni))))
		(_sig(_int wvalid_reg -1 0 2299(_arch(_uni))))
		(_sig(_int twr_rec_cnt_en_cmb -1 0 2302(_arch(_uni))))
		(_sig(_int twr_rec_load_cmb -1 0 2303(_arch(_uni))))
		(_sig(_int last_addr1_d1 -1 0 2304(_arch(_uni))))
		(_sig(_int last_addr1_d2 -1 0 2304(_arch(_uni))))
		(_sig(_int last_addr1_d3 -1 0 2304(_arch(_uni))))
		(_cnst(_int NEW_LOGIC -2 0 2305(_arch((i 1)))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 3112(_scalar (_to i 0 i 6))))
		(_prcs
			(line__2311(_arch 0 0 2311(_assignment(_trgt(58))(_sens(74)))))
			(line__2314(_arch 1 0 2314(_assignment(_trgt(59))(_sens(73)))))
			(line__2320(_arch 2 0 2320(_assignment(_trgt(60))(_sens(74)))))
			(line__2323(_arch 3 0 2323(_assignment(_alias((Write_req_ack)(_string \"0"\)))(_trgt(44)))))
			(line__2324(_arch 4 0 2324(_assignment(_alias((Write_req_data_ack)(Write_req_data_ack_cmb)))(_simpleassign BUF)(_trgt(53))(_sens(126)))))
			(line__2325(_arch 5 0 2325(_assignment(_alias((Write_req_addr_ack)(Write_req_addr_ack_cmb)))(_simpleassign BUF)(_trgt(54))(_sens(127)))))
			(line__2327(_arch 6 0 2327(_assignment(_alias((Read_req_ack)(read_req_ack_cmb)))(_simpleassign BUF)(_trgt(45))(_sens(75)))))
			(line__2328(_arch 7 0 2328(_assignment(_alias((Read_data_en)(read_data_en_reg)))(_simpleassign BUF)(_trgt(10))(_sens(77)))))
			(line__2329(_arch 8 0 2329(_assignment(_alias((Read_ack)(Read_ack_reg)))(_simpleassign BUF)(_trgt(11))(_sens(79)))))
			(line__2331(_arch 9 0 2331(_assignment(_trgt(78))(_sens(7)(36)(37)(76)))))
			(line__2333(_arch 10 0 2333(_assignment(_alias((Addr_cnt_ce)(addr_cnt_ce_cmb)))(_simpleassign BUF)(_trgt(15))(_sens(80)))))
			(line__2334(_arch 11 0 2334(_assignment(_alias((Addr_cnt_rst)(addr_cnt_rst_cmb)))(_simpleassign BUF)(_trgt(16))(_sens(81)))))
			(line__2335(_arch 12 0 2335(_assignment(_alias((Address_strobe)(addressData_strobe_cmb)))(_simpleassign BUF)(_trgt(12))(_sens(84)))))
			(line__2336(_arch 13 0 2336(_assignment(_alias((CS_Strobe)(cs_strobe_reg)))(_simpleassign BUF)(_trgt(14))(_sens(86)))))
			(line__2337(_arch 14 0 2337(_assignment(_trgt(43))(_sens(2)(125)))))
			(line__2339(_arch 15 0 2339(_assignment(_alias((Cycle_cnt_ld)(cycle_cnt_ld_cmb)))(_simpleassign BUF)(_trgt(17))(_sens(87)))))
			(line__2340(_arch 16 0 2340(_assignment(_alias((Cycle_cnt_en)(cycle_cnt_en_cmb)))(_simpleassign BUF)(_trgt(18))(_sens(88)))))
			(line__2342(_arch 17 0 2342(_assignment(_alias((Trd_cnt_en)(trd_cnt_en_cmb)))(_simpleassign BUF)(_trgt(19))(_sens(89)))))
			(line__2343(_arch 18 0 2343(_assignment(_alias((Tpacc_cnt_en)(tpacc_cnt_en_cmb)))(_simpleassign BUF)(_trgt(22))(_sens(92)))))
			(line__2344(_arch 19 0 2344(_assignment(_alias((Twr_cnt_en)(twr_cnt_en_cmb)))(_simpleassign BUF)(_trgt(20))(_sens(90)))))
			(line__2345(_arch 20 0 2345(_assignment(_alias((Twph_cnt_en)(twph_cnt_en_cmb)))(_simpleassign BUF)(_trgt(21))(_sens(91)))))
			(line__2346(_arch 21 0 2346(_assignment(_alias((Twr_rec_cnt_en)(Twr_rec_cnt_en_cmb)))(_simpleassign BUF)(_trgt(62))(_sens(137)))))
			(line__2348(_arch 22 0 2348(_assignment(_alias((Trd_load)(trd_load_cmb)))(_simpleassign BUF)(_trgt(23))(_sens(93)))))
			(line__2349(_arch 23 0 2349(_assignment(_alias((Tpacc_load)(tpacc_load_cmb)))(_simpleassign BUF)(_trgt(26))(_sens(98)))))
			(line__2350(_arch 24 0 2350(_assignment(_alias((Twr_load)(twr_load_cmb)))(_simpleassign BUF)(_trgt(24))(_sens(94)))))
			(line__2351(_arch 25 0 2351(_assignment(_alias((Twph_load)(twph_load_cmb)))(_simpleassign BUF)(_trgt(25))(_sens(95)))))
			(line__2352(_arch 26 0 2352(_assignment(_alias((Thz_load)(thz_load_cmb)))(_simpleassign BUF)(_trgt(27))(_sens(96)))))
			(line__2353(_arch 27 0 2353(_assignment(_alias((Tlz_load)(tlz_load_cmb)))(_simpleassign BUF)(_trgt(28))(_sens(97)))))
			(line__2354(_arch 28 0 2354(_assignment(_alias((Twr_rec_load)(Twr_rec_load_cmb)))(_simpleassign BUF)(_trgt(61))(_sens(138)))))
			(line__2356(_arch 29 0 2356(_assignment(_alias((MSM_Mem_CEN)(mem_cen_cmb)))(_simpleassign BUF)(_trgt(39))(_sens(101)))))
			(line__2357(_arch 30 0 2357(_assignment(_alias((MSM_Mem_OEN)(mem_oen_cmb)))(_simpleassign BUF)(_trgt(40))(_sens(102)))))
			(line__2358(_arch 31 0 2358(_assignment(_alias((MSM_Mem_WEN)(mem_wen_cmb)))(_simpleassign BUF)(_trgt(41))(_sens(103)))))
			(line__2359(_arch 32 0 2359(_assignment(_alias((MSM_Mem_RNW)(mem_rnw_cmb)))(_simpleassign BUF)(_trgt(42))(_sens(104)))))
			(line__2361(_arch 33 0 2361(_assignment(_alias((Mem_Addr_rst)(mem_Addr_rst_cmb)))(_simpleassign BUF)(_trgt(48))(_sens(111)))))
			(line__2362(_arch 34 0 2362(_assignment(_alias((Transaction_done)(transaction_done_reg)))(_simpleassign BUF)(_trgt(46))(_sens(113)))))
			(line__3101(_arch 36 0 3101(_assignment(_trgt(110))(_sens(5)(6)(109(6))(109(4))(109(3))))))
			(line__3109(_arch 37 0 3109(_assignment(_trgt(109(0)))(_sens(5)(69)(108)))))
			(REG_STATES_PROCESS(_arch 38 0 3127(_prcs(_trgt(73))(_sens(0)(1)(74))(_dssslsensitivity 1))))
			(REG_SIG_PROCESS(_arch 39 0 3138(_prcs(_trgt(134)(136))(_sens(0)(1)(133)(135))(_dssslsensitivity 1))))
			(ADDR_ALLIGN_PROCESS(_arch 40 0 3151(_prcs(_trgt(50)(100)(114)(115)(117))(_sens(0)(1)(99)(116)(117)(123)(124))(_dssslsensitivity 1))))
			(MEM_SIGNALS_REG_PROCESS(_arch 41 0 3175(_prcs(_trgt(105)(106)(107))(_sens(0)(1)(101)(102)(103))(_dssslsensitivity 1))))
			(line__3195(_arch 42 0 3195(_assignment(_alias((Data_strobe)(_string \"0"\)))(_trgt(13)))))
			(line__3196(_arch 43 0 3196(_assignment(_alias((address_strobe_c)(address_strobe_cmb)))(_simpleassign BUF)(_trgt(55))(_sens(128)))))
			(line__3197(_arch 44 0 3197(_assignment(_alias((be_strobe_c)(be_strobe_cmb)))(_simpleassign BUF)(_trgt(56))(_sens(129)))))
			(line__3198(_arch 45 0 3198(_assignment(_alias((data_strobe_c)(data_strobe_cmb)))(_simpleassign BUF)(_trgt(57))(_sens(130)))))
			(ADDR_CNT_REG_PROCESS(_arch 46 0 3204(_prcs(_trgt(82)(83))(_sens(0)(1)(80)(81))(_dssslsensitivity 1))))
			(CS_STROBE_REG_PROCESS(_arch 47 0 3221(_prcs(_trgt(86))(_sens(0)(1)(85))(_dssslsensitivity 1))))
			(READ_DATA_EN_REG_PROCESS(_arch 48 0 3236(_prcs(_trgt(77))(_sens(0)(1)(76))(_dssslsensitivity 1))))
			(CS_REG_PROCESS(_arch 49 0 3251(_prcs(_trgt(118)(119)(120)(121))(_sens(0)(1)(3)(8)(118)(120))(_dssslsensitivity 1))))
			(line__3268(_arch 50 0 3268(_assignment(_trgt(122))(_sens(3)(120)))))
			(line__3269(_arch 51 0 3269(_assignment(_trgt(125))(_sens(118)(119)))))
			(TRAN_DONE_REG_PROCESS(_arch 52 0 3275(_prcs(_trgt(113))(_sens(0)(1)(112))(_dssslsensitivity 1))))
			(READ_ACK_REG_PROCESS(_arch 53 0 3290(_prcs(_trgt(79))(_sens(0)(1)(78))(_dssslsensitivity 1))))
			(LAST_ADDR_PROCESS(_arch 54 0 3300(_prcs(_trgt(139)(140)(141))(_sens(0)(1)(68)(139)(140))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_model . imp 56 -1)
)
V 000044 55 15362         1580964540799 imp
(_unit VHDL(select_param 0 3522(imp 0 3633))
	(_version vde)
	(_time 1580964540800 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code bfbbb5ebece8b8a9bababcbfabe6b8b8bfb9beb8bdb9be)
	(_ent
		(_time 1580964540797)
	)
	(_generate SINGLE_BANK_GEN 0 3830(_if 41)
		(_generate SYNC_MEM_GEN_SING 0 3837(_if 42)
			(_object
				(_prcs
					(line__3839(_arch 0 0 3839(_assignment(_alias((Synch_mem)(_string \"1"\)))(_trgt(16)))))
				)
			)
		)
		(_generate NEW_BANK_GEN_SING 0 3846(_if 43)
			(_object
				(_prcs
					(ADR_STORE_PROCESS_SING(_arch 1 0 3848(_prcs(_trgt(21))(_sens(2)(0(0))(1)(3)(4)(8))(_dssslsensitivity 1))))
					(line__3865(_arch 2 0 3865(_assignment(_trgt(5))(_sens(21(_range 44))(0(0))(1(_range 45))(4))(_read(21(_range 46))(1(_range 47))))))
				)
			)
		)
		(_generate BANK0_NO_PARITY_GEN 0 3875(_if 48)
			(_object
				(_prcs
					(line__3878(_arch 3 0 3878(_assignment(_alias((Parity_enable)(_string \"0"\)))(_trgt(6)))))
					(line__3879(_arch 4 0 3879(_assignment(_alias((Parity_type)(_string \"0"\)))(_trgt(7)))))
				)
			)
		)
		(_generate BANK0_PARITY_GEN 0 3883(_if 49)
			(_object
				(_prcs
					(line__3886(_arch 5 0 3886(_assignment(_alias((Parity_enable)(_string \"1"\)))(_trgt(6)))))
					(line__3887(_arch 6 0 3887(_assignment(_trgt(7)))))
				)
			)
		)
		(_generate NO_NEW_BANK_GEN_SING 0 3895(_if 50)
			(_object
				(_prcs
					(line__3897(_arch 7 0 3897(_assignment(_trgt(21)))))
					(line__3898(_arch 8 0 3898(_assignment(_alias((new_page_access)(_string \"1"\)))(_trgt(5)))))
				)
			)
		)
		(_generate ASYNC_MEM_GEN 0 3905(_if 51)
			(_object
				(_prcs
					(line__3907(_arch 9 0 3907(_assignment(_alias((Synch_mem)(_string \"0"\)))(_trgt(16)))))
				)
			)
		)
		(_generate ONE_PIPEDELAY_GEN 0 3914(_if 52)
			(_object
				(_prcs
					(line__3916(_arch 10 0 3916(_assignment(_alias((Two_pipe_delay)(_string \"0"\)))(_trgt(18)))))
				)
			)
		)
		(_generate TWO_PIPEDELAY_GEN 0 3923(_if 53)
			(_object
				(_prcs
					(line__3925(_arch 11 0 3925(_assignment(_alias((Two_pipe_delay)(_string \"1"\)))(_trgt(18)))))
				)
			)
		)
		(_generate DWIDTH_MATCH_GEN 0 3933(_if 54)
			(_object
				(_prcs
					(line__3935(_arch 12 0 3935(_assignment(_alias((Datawidth_match)(_string \"1"\)))(_trgt(19)))))
				)
			)
		)
		(_generate DWIDTH_NOMATCH_GEN 0 3943(_if 55)
			(_object
				(_prcs
					(line__3945(_arch 13 0 3945(_assignment(_alias((Datawidth_match)(_string \"0"\)))(_trgt(19)))))
				)
			)
		)
		(_object
			(_prcs
				(line__3948(_arch 14 0 3948(_assignment(_trgt(17)))))
				(line__3955(_arch 15 0 3955(_assignment(_trgt(9)))))
				(line__3956(_arch 16 0 3956(_assignment(_trgt(10)))))
				(line__3957(_arch 17 0 3957(_assignment(_trgt(11)))))
				(line__3958(_arch 18 0 3958(_assignment(_trgt(12)))))
				(line__3959(_arch 19 0 3959(_assignment(_trgt(13)))))
				(line__3960(_arch 20 0 3960(_assignment(_trgt(14)))))
				(line__3961(_arch 21 0 3961(_assignment(_trgt(15)))))
			)
		)
	)
	(_generate MULTI_BANK_GEN 0 3968(_if 56)
		(_generate SYNC_MEM_GEN_MULTI 0 3979(_if 57)
			(_object
				(_prcs
					(SYNCH_PROCESS(_arch 22 0 3986(_prcs(_simple)(_trgt(16))(_sens(0)))))
					(SELECT_PIPEDELAY_PROCESS(_arch 23 0 4006(_prcs(_simple)(_trgt(18))(_sens(0)))))
				)
			)
		)
		(_generate NEW_BANK_GEN_MULI 0 4028(_if 58)
			(_object
				(_prcs
					(PAGE_MODE(_arch 24 0 4031(_prcs(_simple)(_trgt(22))(_sens(0)(4)(8)))))
					(ADR_STORE_PROCESS_MULT(_arch 25 0 4046(_prcs(_trgt(21))(_sens(2)(22)(1)(3))(_dssslsensitivity 1))))
					(line__4060(_arch 26 0 4060(_assignment(_trgt(5))(_sens(21(_range 59))(22)(1(_range 60))(8))(_read(21(_range 61))(1(_range 62))))))
				)
			)
		)
		(_generate NO_NEW_BANK_GEN_MULT 0 4071(_if 63)
			(_object
				(_prcs
					(line__4073(_arch 27 0 4073(_assignment(_alias((new_page_access)(_string \"1"\)))(_trgt(5)))))
				)
			)
		)
		(_generate MEM_NO_PARITY_GEN 0 4080(_if 64)
			(_object
				(_prcs
					(line__4083(_arch 28 0 4083(_assignment(_alias((Parity_enable)(_string \"0"\)))(_trgt(6)))))
					(line__4084(_arch 29 0 4084(_assignment(_alias((Parity_type)(_string \"0"\)))(_trgt(7)))))
				)
			)
		)
		(_generate MEM_PARITY_GEN 0 4088(_if 65)
			(_object
				(_prcs
					(PARITY_GEN_PROCESS(_arch 30 0 4091(_prcs(_simple)(_trgt(6)(7))(_sens(0)))))
				)
			)
		)
		(_generate NO_SYNC_MEM_GEN 0 4117(_if 66)
			(_object
				(_prcs
					(line__4119(_arch 31 0 4119(_assignment(_alias((Synch_mem)(_string \"0"\)))(_trgt(16)))))
					(line__4120(_arch 32 0 4120(_assignment(_alias((Two_pipe_delay)(_string \"0"\)))(_trgt(18)))))
				)
			)
		)
		(_generate DATAWIDTH_MATCH_GEN 0 4127(_if 67)
			(_object
				(_prcs
					(SELECT_MEM_WIDTH_PROCESS(_arch 33 0 4134(_prcs(_simple)(_trgt(20))(_sens(0)))))
					(SELECT_MEM_WIDTH_BYTES_PROCESS(_arch 34 0 4150(_prcs(_simple)(_trgt(17))(_sens(20)))))
					(SELECT_DATAWIDTH_MATCH_PROCESS(_arch 35 0 4171(_prcs(_simple)(_trgt(19))(_sens(0)))))
				)
			)
		)
		(_generate NO_DATAWIDTH_MATCH_GEN 0 4189(_if 68)
			(_object
				(_prcs
					(line__4191(_arch 36 0 4191(_assignment(_trgt(17)))))
					(line__4193(_arch 37 0 4193(_assignment(_alias((Datawidth_match)(_string \"0"\)))(_trgt(19)))))
				)
			)
		)
		(_object
			(_prcs
				(SELECT_CNTR_PROCESS(_arch 38 0 4200(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(0)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~4~12 0 3524(_scalar (_to i 1 i 4))))
		(_gen(_int C_NUM_BANKS_MEM 0 0 3524 \4\ (_ent gms((i 4)))))
		(_gen(_int C_PAGE_SIZE -1 0 3526 \16\ (_ent gms((i 16)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 3528(_scalar (_to i 0 i 1))))
		(_gen(_int C_GLOBAL_SYNC_MEM 1 0 3528 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 3529(_scalar (_to i 0 i 1))))
		(_gen(_int C_SYNCH_MEM_0 2 0 3529 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 3530(_scalar (_to i 0 i 1))))
		(_gen(_int C_SYNCH_MEM_1 3 0 3530 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 3531(_scalar (_to i 0 i 1))))
		(_gen(_int C_SYNCH_MEM_2 4 0 3531 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 3532(_scalar (_to i 0 i 1))))
		(_gen(_int C_SYNCH_MEM_3 5 0 3532 \0\ (_ent((i 0)))))
		(_gen(_int C_MEM0_WIDTH -1 0 3534 \64\ (_ent((i 64)))))
		(_gen(_int C_MEM1_WIDTH -1 0 3535 \64\ (_ent((i 64)))))
		(_gen(_int C_MEM2_WIDTH -1 0 3536 \64\ (_ent((i 64)))))
		(_gen(_int C_MEM3_WIDTH -1 0 3537 \64\ (_ent((i 64)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 3539(_scalar (_to i 0 i 1))))
		(_gen(_int C_PAGEMODE_FLASH 6 0 3539 \1\ (_ent gms((i 1)))))
		(_gen(_int C_PAGEMODE_FLASH_0 -1 0 3540 \0\ (_ent((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_1 -1 0 3541 \0\ (_ent((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_2 -1 0 3542 \0\ (_ent((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_3 -1 0 3543 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 3545(_scalar (_to i 0 i 1))))
		(_gen(_int PARITY_TYPE_MEMORY 7 0 3545 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 3546(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_0 8 0 3546 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~127 0 3547(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_1 9 0 3547 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~128 0 3548(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_2 10 0 3548 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~129 0 3549(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_3 11 0 3549 \0\ (_ent((i 0)))))
		(_gen(_int C_IPIF_AWIDTH -1 0 3551 \32\ (_ent gms((i 32)))))
		(_gen(_int C_IPIF_DWIDTH -1 0 3552 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~1~to~2~12 0 3554(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_0 12 0 3554 \2\ (_ent((i 2)))))
		(_type(_int ~INTEGER~range~1~to~2~1210 0 3555(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_1 13 0 3555 \2\ (_ent((i 2)))))
		(_type(_int ~INTEGER~range~1~to~2~1211 0 3556(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_2 14 0 3556 \2\ (_ent((i 2)))))
		(_type(_int ~INTEGER~range~1~to~2~1212 0 3557(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_3 15 0 3557 \2\ (_ent((i 2)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 3559(_scalar (_to i 0 i 1))))
		(_gen(_int C_GLOBAL_DATAWIDTH_MATCH 16 0 3559 \1\ (_ent gms((i 1)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_0 -1 0 3560 \1\ (_ent((i 1)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_1 -1 0 3561 \1\ (_ent((i 1)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_2 -1 0 3562 \1\ (_ent((i 1)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_3 -1 0 3563 \1\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 3565(_array -2((_to i 0 i 4)))))
		(_gen(_int TRDCNT_0 17 0 3565(_ent)))
		(_gen(_int TRDCNT_1 17 0 3566(_ent)))
		(_gen(_int TRDCNT_2 17 0 3567(_ent)))
		(_gen(_int TRDCNT_3 17 0 3568(_ent)))
		(_gen(_int THZCNT_0 17 0 3570(_ent)))
		(_gen(_int THZCNT_1 17 0 3571(_ent)))
		(_gen(_int THZCNT_2 17 0 3572(_ent)))
		(_gen(_int THZCNT_3 17 0 3573(_ent)))
		(_gen(_int TWRCNT_0 17 0 3575(_ent)))
		(_gen(_int TWRCNT_1 17 0 3576(_ent)))
		(_gen(_int TWRCNT_2 17 0 3577(_ent)))
		(_gen(_int TWRCNT_3 17 0 3578(_ent)))
		(_gen(_int TWPHCNT_0 17 0 3580(_ent)))
		(_gen(_int TWPHCNT_1 17 0 3581(_ent)))
		(_gen(_int TWPHCNT_2 17 0 3582(_ent)))
		(_gen(_int TWPHCNT_3 17 0 3583(_ent)))
		(_gen(_int TPACC_0 17 0 3585(_ent)))
		(_gen(_int TPACC_1 17 0 3586(_ent)))
		(_gen(_int TPACC_2 17 0 3587(_ent)))
		(_gen(_int TPACC_3 17 0 3588(_ent)))
		(_gen(_int TLZCNT_0 17 0 3590(_ent)))
		(_gen(_int TLZCNT_1 17 0 3591(_ent)))
		(_gen(_int TLZCNT_2 17 0 3592(_ent)))
		(_gen(_int TLZCNT_3 17 0 3593(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 3595(_array -2((_to i 0 i 15)))))
		(_gen(_int TP_WR_REC_CNT_0 18 0 3595(_ent)))
		(_gen(_int TP_WR_REC_CNT_1 18 0 3596(_ent)))
		(_gen(_int TP_WR_REC_CNT_2 18 0 3597(_ent)))
		(_gen(_int TP_WR_REC_CNT_3 18 0 3598(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~12 0 3602(_array -2((_to i 0 c 69)))))
		(_port(_int Bus2IP_Mem_CS 19 0 3602(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~12 0 3603(_array -2((_to i 0 c 70)))))
		(_port(_int Bus2IP_Addr 20 0 3603(_ent(_in))))
		(_port(_int Bus2IP_Clk -2 0 3604(_ent(_in)(_event))))
		(_port(_int Bus2IP_Reset -2 0 3605(_ent(_in))))
		(_port(_int Bus2IP_RNW -2 0 3606(_ent(_in))))
		(_port(_int New_page_access -2 0 3608(_ent(_out))))
		(_port(_int Parity_enable -2 0 3609(_ent(_out))))
		(_port(_int Parity_type -2 0 3610(_ent(_out))))
		(_port(_int psram_page_mode -2 0 3611(_ent(_in))))
		(_port(_int Twr_data 17 0 3614(_ent(_out))))
		(_port(_int Twph_data 17 0 3615(_ent(_out))))
		(_port(_int Tlz_data 17 0 3616(_ent(_out))))
		(_port(_int Trd_data 17 0 3617(_ent(_out))))
		(_port(_int Thz_data 17 0 3618(_ent(_out))))
		(_port(_int Tpacc_data 17 0 3619(_ent(_out))))
		(_port(_int Twr_rec_data 18 0 3620(_ent(_out))))
		(_port(_int Synch_mem -2 0 3622(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 3623(_array -2((_to i 0 i 3)))))
		(_port(_int Mem_width_bytes 21 0 3623(_ent(_out))))
		(_port(_int Two_pipe_delay -2 0 3624(_ent(_out))))
		(_port(_int Datawidth_match -2 0 3625(_ent(_out))))
		(_type(_int SYNCH_ARRAY_TYPE 0 3676(_array -1((_to i 0 i 3)))))
		(_cnst(_int SYNCH_MEM_ARRAY 22 0 3677(_arch gms(_code 71))))
		(_type(_int ~INTEGER~range~0~to~64~13 0 3685(_scalar (_to i 0 i 64))))
		(_type(_int MEM_WIDTH_ARRAY_TYPE 0 3685(_array 23((_to i 0 i 3)))))
		(_cnst(_int MEM_WIDTH_ARRAY 24 0 3687(_arch gms(_code 72))))
		(_type(_int ~INTEGER~range~1~to~2~13 0 3695(_scalar (_to i 1 i 2))))
		(_type(_int PIPE_DELAY_ARRAY_TYPE 0 3695(_array 25((_to i 0 i 3)))))
		(_cnst(_int PIPE_DELAY_ARRAY 26 0 3697(_arch gms(_code 73))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 3705(_scalar (_to i 0 i 1))))
		(_type(_int DATAWIDTH_MATCH_ARRAY_TYPE 0 3705(_array 27((_to i 0 i 3)))))
		(_cnst(_int DATAWIDTH_MATCH_ARRAY 28 0 3707(_arch gms(_code 74))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 3715(_array -2((_to i 0 i 4)))))
		(_type(_int TIME_ARRAY_TYPE 0 3715(_array 29((_to i 0 i 3)))))
		(_cnst(_int TWR_CNTR_ARRAY 30 0 3717(_arch gms(_code 75))))
		(_cnst(_int TWPH_CNTR_ARRAY 30 0 3725(_arch gms(_code 76))))
		(_cnst(_int TRD_CNTR_ARRAY 30 0 3735(_arch gms(_code 77))))
		(_cnst(_int THZ_CNTR_ARRAY 30 0 3743(_arch gms(_code 78))))
		(_cnst(_int TLZ_CNTR_ARRAY 30 0 3751(_arch gms(_code 79))))
		(_cnst(_int TPACC_CNTR_ARRAY 30 0 3760(_arch gms(_code 80))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 3768(_array -2((_to i 0 i 15)))))
		(_type(_int TIME_ARRAY_TYPE_1 0 3768(_array 31((_to i 0 i 3)))))
		(_cnst(_int TWR_REC_ARRAY 32 0 3770(_arch gms(_code 81))))
		(_type(_int ~INTEGER~range~0~to~1~137 0 3778(_scalar (_to i 0 i 1))))
		(_type(_int TYPE_PAGE_MODE_TYPE 0 3778(_array 33((_to i 0 i 3)))))
		(_cnst(_int PAGE_MODE_ARRAY 34 0 3780(_arch gms(_code 82))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 3788(_scalar (_to i 0 i 2))))
		(_type(_int MEMORY_PARITY_TYPE_ARRAY 0 3788(_array 35((_to i 0 i 3)))))
		(_cnst(_int MEM_PARITY_TYPE_ARRAY 36 0 3790(_arch gms(_code 83))))
		(_type(_int ~INTEGER~range~0~to~64~139 0 3810(_scalar (_to i 0 i 64))))
		(_sig(_int mem_width 37 0 3810(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 3811(_array -2((_to i 0 i 31)))))
		(_sig(_int ADDR_REG_0 38 0 3811(_arch(_uni))))
		(_sig(_int page_mode_enable -2 0 3812(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 3814(_scalar (_to i 0 i 5))))
		(_cnst(_int ADDR_PAGE_OFFSET 39 0 3814(_arch gms(_code 84))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~13 0 3818(_array -2((_to i 0 c 85)))))
		(_type(_int ADDR_TYPE 0 3818(_array 40((_to i 0 i 3)))))
		(_subprogram
			(_int log2 39 0 3642(_arch(_func -1)))
			(_int calc_page_boundary 40 0 3801(_arch(_func -1)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(1668183366 1852795252 1735355424 1701978162 1986618723 1629512805 1836410738 544501349 1735549292 1948283493 544104808 544437353 1634754915 1768712546 1864399220 1580343398 539897907)
	)
	(_model . imp 86 -1)
)
V 000044 55 10982         1580964540812 imp
(_unit VHDL(addr_counter_mux 0 4411(imp 0 4461))
	(_version vde)
	(_time 1580964540813 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cfcac79a9d989fd8cdc891c8dc95c8c8cac99ac8cbc9ca)
	(_ent
		(_time 1580964540808)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -4 1 66343(_ent((i 0)))))
				(_port(_int Q -5 1 66343(_ent (_out(_code 27)))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int CE -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int R -5 1 66343(_ent (_in))))
			)
		)
	)
	(_generate ADDRESS_STORE_GEN 0 4554(_for 19 )
		(_inst ADDRESS_REG 0 4556(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(int_addr(_object 7)))
				((C)(Clk))
				((CE)(address_strobe_c))
				((D)(Bus2IP_Addr(_object 7)))
				((R)(Rst))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int i 19 0 4554(_arch)))
		)
	)
	(_generate BEN_STORE_GEN 0 4571(_for 20 )
		(_inst BEN_REG 0 4573(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(Mem_Ben_i(_object 8)))
				((C)(Clk))
				((CE)(be_strobe_c))
				((D)(Bus2IP_BE(_object 8)))
				((R)(Rst))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int i 20 0 4571(_arch)))
		)
	)
	(_generate PARITY_ERROR_GEN 0 4590(_if 28)
		(_object
			(_prcs
				(line__4592(_arch 3 0 4592(_assignment(_trgt(17))(_sens(2)(15)(42)))))
				(PARITY_ERROR_PROCESS(_arch 4 0 4595(_prcs(_trgt(42))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(15)))))
			)
		)
	)
	(_generate NO_DATAWIDTH_MATCH_GEN 0 4612(_if 29)
		(_object
			(_prcs
				(line__4614(_arch 5 0 4614(_assignment(_trgt(34)))))
				(line__4615(_arch 6 0 4615(_assignment(_trgt(33))(_sens(31)))))
				(line__4616(_arch 7 0 4616(_assignment(_alias((Cycle_End)(_string \"1"\)))(_trgt(14)))))
			)
		)
	)
	(_generate DATAWIDTH_MATCH_GEN 0 4626(_if 30)
		(_generate CYCLE_END_CNT_64_GEN 0 4656(_if 31)
			(_object
				(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 4721(_array -2((_dto i 4 i 0)))))
				(_var(_int Mem_width_bytes_rd_req 21 0 4721(_prcs 9)))
				(_prcs
					(line__4658(_arch 10 0 4658(_assignment(_trgt(33))(_sens(7)(23)(27)(31)))))
					(line__4661(_arch 11 0 4661(_assignment(_alias((Addr_align)(_string \"0"\)))(_trgt(11)))))
					(line__4663(_arch 12 0 4663(_assignment(_trgt(37))(_sens(3(t_0_3))))))
					(line__4664(_arch 13 0 4664(_assignment(_trgt(36))(_sens(3(t_4_7))))))
					(line__4666(_arch 14 0 4666(_assignment(_trgt(38))(_sens(3(t_6_7))))))
					(line__4667(_arch 15 0 4667(_assignment(_trgt(39))(_sens(3(t_4_5))))))
					(line__4668(_arch 16 0 4668(_assignment(_trgt(40))(_sens(3(t_2_3))))))
					(line__4669(_arch 17 0 4669(_assignment(_trgt(41))(_sens(3(t_0_1))))))
					(ADDR_SUFFIX_PROCESS_64(_arch 18 0 4675(_prcs(_simple)(_trgt(27)(28))(_sens(2)(6)(26)))))
					(CYCLE_END_CNT_PROCESS_64(_arch 19 0 4710(_prcs(_simple)(_trgt(30)(44))(_sens(3)(6)(13)(19)(25)(36)(37)(38)(39)(40)(41)))))
				)
			)
		)
		(_generate CYCLE_END_CNT_32_GEN 0 4847(_if 32)
			(_object
				(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 4899(_array -2((_dto i 4 i 0)))))
				(_var(_int Mem_width_bytes_rd_req 22 0 4899(_prcs 4)))
				(_prcs
					(line__4849(_arch 20 0 4849(_assignment(_trgt(39))(_sens(3(t_2_3))))))
					(line__4850(_arch 21 0 4850(_assignment(_trgt(38))(_sens(3(t_0_1))))))
					(ADDR_SUFFIX_PROCESS_32(_arch 22 0 4854(_prcs(_simple)(_trgt(27)(28))(_sens(2)(6)(26)))))
					(MEM_ADDR_PROCESS(_arch 23 0 4879(_prcs(_simple)(_trgt(33))(_sens(7)(23)(27)(31)))))
					(CYCLE_END_CNT_PROCESS_32(_arch 24 0 4892(_prcs(_simple)(_trgt(30)(44))(_sens(3)(6)(13)(19)(25)(38)(39)))))
				)
			)
		)
		(_inst CYCLE_END_CNTR_I 0 4976(_ent . ld_arith_reg)
			(_gen
				((C_ADD_SUB_NOT)(_code 33))
				((C_REG_WIDTH)(_code 34))
				((C_RESET_VALUE)(_code 35))
				((C_LD_WIDTH)(_code 36))
				((C_LD_OFFSET)(_code 37))
				((C_AD_WIDTH)(_code 38))
				((C_AD_OFFSET)(_code 39))
			)
			(_port
				((CK)(Clk))
				((RST)(Rst))
				((Q)(cycle_cnt))
				((LD)(cycle_end_cnt))
				((AD)(_code 40))
				((LOAD)(Cycle_cnt_ld))
				((OP)(Cycle_cnt_en_int))
			)
		)
		(_object
			(_prcs
				(line__4632(_arch 8 0 4632(_assignment(_trgt(34))(_sens(7)(26)))))
				(ADDR_CNT_PROCESS(_arch 9 0 4635(_prcs(_trgt(26))(_sens(0)(1)(8)(9)(23)(26)(28))(_dssslsensitivity 1))))
				(line__4996(_arch 25 0 4996(_assignment(_trgt(14))(_sens(29))(_mon))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~5~12 0 4413(_scalar (_to i 1 i 5))))
		(_gen(_int C_ADDR_CNTR_WIDTH 0 0 4413(_ent gms)))
		(_gen(_int C_IPIF_AWIDTH -1 0 4414(_ent gms)))
		(_gen(_int C_IPIF_DWIDTH -1 0 4415(_ent gms)))
		(_type(_int ~INTEGER~range~0~to~4~12 0 4416(_scalar (_to i 0 i 4))))
		(_gen(_int C_ADDR_OFFSET 1 0 4416(_ent gms)))
		(_type(_int ~INTEGER~range~0~to~1~12 0 4417(_scalar (_to i 0 i 1))))
		(_gen(_int PARITY_TYPE_MEMORY 2 0 4417 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 4418(_scalar (_to i 0 i 1))))
		(_gen(_int C_GLOBAL_DATAWIDTH_MATCH 3 0 4418(_ent gms)))
		(_port(_int Clk -2 0 4421(_ent(_in)(_event))))
		(_port(_int Rst -2 0 4422(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~12 0 4424(_array -2((_to i 0 c 41)))))
		(_port(_int Bus2IP_Addr 4 0 4424(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~12 0 4425(_array -2((_to i 0 c 42)))))
		(_port(_int Bus2IP_BE 5 0 4425(_ent(_in))))
		(_port(_int Address_strobe -2 0 4426(_ent(_in))))
		(_port(_int Bus2Mem_CS -2 0 4428(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 4430(_array -2((_to i 0 i 3)))))
		(_port(_int Mem_width_bytes 6 0 4430(_ent(_in))))
		(_port(_int Datawidth_match -2 0 4431(_ent(_in))))
		(_port(_int Addr_cnt_ce -2 0 4433(_ent(_in))))
		(_port(_int Addr_cnt_rst -2 0 4434(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_CNTR_WIDTH-1}~12 0 4435(_array -2((_to i 0 c 43)))))
		(_port(_int Addr_cnt 7 0 4435(_ent(_out))))
		(_port(_int Addr_align -2 0 4436(_ent(_out))))
		(_port(_int Cycle_cnt_ld -2 0 4438(_ent(_in))))
		(_port(_int Cycle_cnt_en -2 0 4439(_ent(_in))))
		(_port(_int Cycle_End -2 0 4440(_ent(_out))))
		(_port(_int CS_par_addr -2 0 4441(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~123 0 4443(_array -2((_to i 0 c 44)))))
		(_port(_int Mem_addr 8 0 4443(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~125 0 4444(_array -2((_to i 0 c 45)))))
		(_port(_int par_error_addr 9 0 4444(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~127 0 4445(_array -2((_to i 0 c 46)))))
		(_port(_int Mem_Ben 10 0 4445(_ent(_out))))
		(_port(_int Bus2IP_RdReq -2 0 4447(_ent(_in))))
		(_port(_int address_strobe_c -2 0 4448(_ent(_in))))
		(_port(_int be_strobe_c -2 0 4449(_ent(_in))))
		(_port(_int data_strobe_c -2 0 4450(_ent(_in))))
		(_port(_int Cre_reg_en -2 0 4451(_ent(_in))))
		(_port(_int psram_page_mode -2 0 4452(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 4453(_array -2((_dto i 1 i 0)))))
		(_port(_int axi_trans_size_reg 11 0 4453(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{log2{C_IPIF_DWIDTH/8}-1}}~13 0 4507(_array -2((_to i 0 c 47)))))
		(_cnst(_int ZERO_CYCLE_CNT 12 0 4507(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_CNTR_WIDTH-1}~13 0 4513(_array -2((_to i 0 c 48)))))
		(_sig(_int addr_cnt_i 13 0 4513(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_OFFSET-1}~13 0 4514(_array -2((_to i 0 c 49)))))
		(_sig(_int addr_suffix 14 0 4514(_arch(_uni((_others(i 2)))))))
		(_sig(_int addr_cnt_val 13 0 4517(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{log2{C_IPIF_DWIDTH/8}-1}}~132 0 4518(_array -2((_to i 0 c 50)))))
		(_sig(_int cycle_cnt 15 0 4518(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{log2{C_IPIF_DWIDTH/8}-1}}~134 0 4519(_array -2((_to i 0 c 51)))))
		(_sig(_int cycle_end_cnt 16 0 4519(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~13 0 4520(_array -2((_to i 0 c 52)))))
		(_sig(_int int_addr 17 0 4520(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~13 0 4521(_array -2((_to i 0 c 53)))))
		(_sig(_int Mem_Ben_i 18 0 4521(_arch(_uni))))
		(_sig(_int mem_addr_cmb 17 0 4523(_arch(_uni))))
		(_sig(_int addr_cnt_cmb 13 0 4524(_arch(_uni))))
		(_sig(_int addr_align_32_64 -2 0 4526(_arch(_uni))))
		(_sig(_int reduced_low_be -2 0 4528(_arch(_uni))))
		(_sig(_int reduced_high_be -2 0 4529(_arch(_uni))))
		(_sig(_int reduced_16_0_be -2 0 4531(_arch(_uni))))
		(_sig(_int reduced_16_1_be -2 0 4532(_arch(_uni))))
		(_sig(_int reduced_16_2_be -2 0 4533(_arch(_uni))))
		(_sig(_int reduced_16_3_be -2 0 4534(_arch(_uni))))
		(_sig(_int par_error_addr_reg 17 0 4536(_arch(_uni))))
		(_sig(_int Cycle_End_reg -2 0 4538(_arch(_uni))))
		(_sig(_int Cycle_cnt_en_int -2 0 4539(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_IPIF_AWIDTH-1~13 0 4554(_scalar (_to i 0 c 54))))
		(_type(_int ~INTEGER~range~0~to~C_IPIF_DWIDTH/8-1~13 0 4571(_scalar (_to i 0 c 55))))
		(_prcs
			(line__4552(_arch 0 0 4552(_assignment(_trgt(18))(_sens(32)))))
			(line__4587(_arch 1 0 4587(_assignment(_trgt(16))(_sens(33)))))
			(line__4588(_arch 2 0 4588(_assignment(_trgt(10))(_sens(34)))))
		)
		(_subprogram
			(_int log2 26 0 4470(_arch(_func -1)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(514)
		(197379)
		(131843)
		(197123)
		(131587)
		(197378)
		(131842)
		(33686018 50528770)
		(33686018 33686275)
		(50528770 33686018)
		(33686275 33686018)
		(33751810 33686018)
		(50463234 33686019)
		(33686018 33751810)
		(197122)
		(131586)
		(770)
		(515)
		(771)
		(50528770)
		(33686275)
		(33751810)
		(1668183366 1852795252 1735355424 1701978162 1986618723 1629512805 1836410738 544501349 1735549292 1948283493 544104808 544437353 1634754915 1768712546 1864399220 1580343398 539897907)
		(3)
	)
	(_model . imp 56 -1)
)
V 000044 55 34670         1580964540835 imp
(_unit VHDL(mem_steer 0 5234(imp 0 5345))
	(_version vde)
	(_time 1580964540836 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code eeebb3bdbeb9eefbb8b8e8bdfab4bae8ebe9ece8bae8eb)
	(_ent
		(_time 1580964540821)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDS
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 1)))))
				(_port(_int Q -5 1 66343(_ent (_out))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int S -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 0)))))
				(_port(_int Q -5 1 66343(_ent (_out))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int R -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -4 1 66343(_ent((i 0)))))
				(_port(_int Q -5 1 66343(_ent (_out(_code 101)))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int CE -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int R -5 1 66343(_ent (_in))))
			)
		)
	)
	(_generate MEM_CEN_SINGLE_BANK_GEN 0 5504(_if 102)
		(_object
			(_prcs
				(line__5506(_arch 9 0 5506(_assignment(_alias((MemSteer_Mem_CEN(0))(mem_cen_cmb)))(_trgt(37(0)))(_sens(59)))))
				(line__5516(_arch 10 0 5516(_assignment(_alias((MemSteer_Mem_CE(0))(mem_cen_cmb)))(_trgt(42(0)))(_sens(59)))))
				(line__5517(_arch 11 0 5517(_assignment(_trgt(24)))))
			)
		)
	)
	(_generate MEM_CEN_MULTI_BANK_GEN 0 5524(_if 103)
		(_object
			(_prcs
				(MEM_CEN_STEER_PROCESS(_arch 12 0 5532(_prcs(_simple)(_trgt(42)(24)(37))(_sens(4)(59)))))
			)
		)
		(_split (37)(42)
		)
	)
	(_generate SYNC_MEM_OEN 0 5557(_if 104)
		(_generate OEN_PIPE_GEN 0 5567(_for 43 )
			(_inst OEN_PIPE 0 5569(_comp .unisim.VCOMPONENTS.FDS)
				(_port
					((Q)(mem_oen_d(_index 105)))
					((C)(Clk))
					((D)(mem_oen_d(_object 9)))
					((S)(Rst))
				)
				(_use(_ent unisim FDS)
				)
			)
			(_object
				(_cnst(_int i 43 0 5567(_arch)))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~2~13 0 5558(_scalar (_to i 0 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 5558(_array -2((_to i 0 i 2)))))
			(_sig(_int mem_oen_d 42 0 5558(_arch(_uni))))
			(_sig(_int mem_oen_sync -2 0 5559(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~1~13 0 5567(_scalar (_to i 0 i 1))))
			(_prcs
				(line__5561(_arch 13 0 5561(_assignment(_alias((mem_oen_d(0))(MSM_Mem_OEN)))(_trgt(107(0)))(_sens(12)))))
				(line__5577(_arch 14 0 5577(_assignment(_trgt(108))(_sens(22)(107(0))(107(1))(107(2))))))
				(line__5581(_arch 15 0 5581(_assignment(_trgt(60))(_sens(21)(107(0))(108)))))
			)
		)
		(_part (107(0))
		)
	)
	(_generate ASYNC_MEM_OEN 0 5594(_if 106)
		(_object
			(_prcs
				(line__5596(_arch 16 0 5596(_assignment(_alias((mem_oen_cmb)(MSM_Mem_OEN)))(_simpleassign BUF)(_trgt(60))(_sens(12)))))
			)
		)
	)
	(_generate MEM_OEN_SINGLE_BANK_GEN 0 5602(_if 107)
		(_object
			(_prcs
				(line__5612(_arch 17 0 5612(_assignment(_alias((MemSteer_Mem_OEN(0))(mem_oen_cmb)))(_trgt(38(0)))(_sens(60)))))
			)
		)
	)
	(_generate MEM_OEN_MULTI_BANK_GEN 0 5619(_if 108)
		(_object
			(_prcs
				(MEM_OEN_STEER_PROCESS(_arch 18 0 5627(_prcs(_simple)(_trgt(38))(_sens(4)(60)))))
			)
		)
		(_split (38)
		)
	)
	(_generate GSYNC_MEM_RDACK_GEN 0 5658(_if 109)
		(_generate RDACK_PIPE_GEN_SYNC 0 5665(_for 44 )
			(_inst RDACK_PIPE_SYNC 0 5673(_comp .unisim.VCOMPONENTS.FDR)
				(_port
					((Q)(read_ack_d(_index 110)))
					((C)(Clk))
					((D)(read_ack_d(_object 12)))
					((R)(readreq_th_reset))
				)
				(_use(_ent unisim FDR)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 44 0 5665(_arch)))
				(_prcs
					(line__5667(_arch 24 0 5667(_assignment(_trgt(88))(_sens(1)(5)(23)))))
				)
			)
		)
		(_generate NO_PARITY_ACK_SYNC 0 5682(_if 111)
			(_object
				(_prcs
					(line__5683(_arch 25 0 5683(_assignment(_alias((Parity_err)(_string \"0"\)))(_trgt(27)))))
				)
			)
		)
		(_generate PARITY_ACK_SYNC 0 5686(_if 112)
			(_generate ERRACK_PIPE_GEN_SYNC 0 5692(_for 48 )
				(_inst ERRACK_PIPE_SYNC 0 5697(_comp .unisim.VCOMPONENTS.FDR)
					(_port
						((Q)(read_parity_d(_index 113)))
						((C)(Clk))
						((D)(read_parity_d(_object 14)))
						((R)(Rst))
					)
					(_use(_ent unisim FDR)
						(_port
							((Q)(Q))
							((C)(C))
							((R)(R))
							((D)(D))
						)
					)
				)
				(_object
					(_cnst(_int i 48 0 5692(_arch)))
				)
			)
			(_generate PARITY_CALC_32 0 5750(_if 114)
				(_object
					(_prcs
						(SIZE_SYN_32(_arch 29 0 5751(_prcs(_trgt(101))(_sens(0)(57)(94(t_0_3))(94(t_0_1))(94(0)))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate PARITY_CALC_64 0 5768(_if 115)
				(_object
					(_prcs
						(SIZE_SYN_64(_arch 30 0 5769(_prcs(_trgt(101))(_sens(0)(57)(94(t_0_7))(94(t_0_3))(94(t_0_1))(94(0)))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~3~1313 0 5692(_scalar (_to i 0 i 3))))
				(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 5731(_array -2((_dto i 2 i 0)))))
				(_var(_int parity_sync_mem_pipe_delay 49 0 5731(_prcs 1)))
				(_prcs
					(COMP_INT_S(_arch 26 0 5713(_prcs(_trgt(102))(_sens(0)(103)(105))(_dssslsensitivity 1))))
					(MEM2BUS_PARITY_ERR_P(_arch 27 0 5724(_prcs(_simple)(_trgt(100))(_sens(21)(22)(62(4))(62(3))(62(2))(62(1))(102)))))
					(line__5749(_arch 28 0 5749(_assignment(_trgt(104))(_sens(57))(_mon))))
					(INT_CONV_SIZE(_arch 31 0 5810(_prcs(_simple)(_trgt(103))(_sens(104)))))
					(INT_CONV(_arch 32 0 5826(_prcs(_simple)(_trgt(105))(_sens(20)))))
					(line__5850(_arch 33 0 5850(_prcs(_trgt(97))(_sens(0)(1)(23)(94)(101)(103)(105))(_dssslsensitivity 1))))
					(line__5866(_arch 34 0 5866(_prcs(_trgt(98))(_sens(0)(1)(97)(99))(_dssslsensitivity 1))))
					(line__5876(_arch 35 0 5876(_assignment(_trgt(27))(_sens(98)(100)))))
					(line__5890(_arch 36 0 5890(_assignment(_trgt(62(0)))(_sens(5)(9)(22)(61(4))(89)(94)(101)(103)(105)))))
				)
			)
		)
		(_generate ADDR_ALIGN_PIPE_GEN 0 5963(_for 46 )
			(_inst ALIGN_PIPE 0 5968(_comp .unisim.VCOMPONENTS.FDR)
				(_port
					((Q)(addr_align_d(_index 116)))
					((C)(Clk))
					((D)(addr_align_d(_object 15)))
					((R)(Rst))
				)
				(_use(_ent unisim FDR)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 46 0 5963(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~3~13 0 5665(_scalar (_to i 0 i 3))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 5932(_array -2((_dto i 1 i 0)))))
			(_var(_int sync_mem_pipe_delay 45 0 5932(_prcs 0)))
			(_type(_int ~INTEGER~range~0~to~3~1318 0 5963(_scalar (_to i 0 i 3))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 5989(_array -2((_dto i 1 i 0)))))
			(_var(_int addr_align_syn_pipe_dly 47 0 5989(_prcs 1)))
			(_prcs
				(MEM2BUS_RD_ACK_P(_arch 37 0 5924(_prcs(_simple)(_trgt(99))(_sens(53)(9)(21)(22)(61(4))(61(3))(61(2))(106)))))
				(ADDR_ALIGN_READ_P(_arch 38 0 5984(_prcs(_simple)(_trgt(64))(_sens(21)(22)(63(2))(63(1))(63(0))))))
			)
		)
	)
	(_generate ASYNC_MEM_RDACK_GEN 0 6011(_if 117)
		(_generate RDACK_PIPE_GEN_ASYNC 0 6016(_for 50 )
			(_inst RDACK_PIPE_ASYNC 0 6024(_comp .unisim.VCOMPONENTS.FDR)
				(_port
					((Q)(read_ack_d(_index 118)))
					((C)(Clk))
					((D)(read_ack_d(_object 16)))
					((R)(readreq_th_reset))
				)
				(_use(_ent unisim FDR)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 50 0 6016(_arch)))
				(_prcs
					(line__6022(_arch 39 0 6022(_assignment(_trgt(88))(_sens(1)(5)(23)))))
				)
			)
		)
		(_generate NO_ASYN_PARITY_ACK_SYNC 0 6033(_if 119)
			(_object
				(_prcs
					(line__6034(_arch 40 0 6034(_assignment(_alias((Parity_err)(_string \"0"\)))(_trgt(27)))))
				)
			)
		)
		(_generate PARITY_ACK 0 6037(_if 120)
			(_generate ERRACK_PIPE_GEN_ASYNC 0 6042(_for 52 )
				(_inst ERRACK_PIPE_ASYNC 0 6047(_comp .unisim.VCOMPONENTS.FDR)
					(_port
						((Q)(read_parity_d(_index 121)))
						((C)(Clk))
						((D)(read_parity_d(_object 17)))
						((R)(Rst))
					)
					(_use(_ent unisim FDR)
						(_port
							((Q)(Q))
							((C)(C))
							((R)(R))
							((D)(D))
						)
					)
				)
				(_object
					(_cnst(_int i 52 0 6042(_arch)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~1~1322 0 6042(_scalar (_to i 0 i 1))))
				(_prcs
					(line__6056(_arch 41 0 6056(_assignment(_alias((Parity_err)(read_parity_d(2))))(_simpleassign BUF)(_trgt(27))(_sens(62(2))))))
				)
			)
			(_part (62(2))
			)
		)
		(_generate AALIGN_PIPE_GEN 0 6082(_for 51 )
			(_inst AALIGN_PIPE 0 6087(_comp .unisim.VCOMPONENTS.FDR)
				(_port
					((Q)(addr_align_d(_index 122)))
					((C)(Clk))
					((D)(addr_align_d(_object 18)))
					((R)(Rst))
				)
				(_use(_ent unisim FDR)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 51 0 6082(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~1~1321 0 6016(_scalar (_to i 0 i 1))))
			(_type(_int ~INTEGER~range~0~to~1~1323 0 6082(_scalar (_to i 0 i 1))))
			(_prcs
				(ASYNC_MEM_MEM2BUS_RDACK_P(_arch 42 0 6060(_prcs(_simple)(_trgt(99))(_sens(53)(56)(58)(9)(61(2))(106)))))
				(line__6096(_arch 43 0 6096(_assignment(_alias((addr_align_read)(addr_align_d(0))))(_simpleassign BUF)(_trgt(64))(_sens(63(0))))))
			)
		)
		(_part (63(0))
		)
	)
	(_generate DATA_STORE_GEN 0 6104(_for 39 )
		(_inst WRDATA_REG 0 6111(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(write_data(_object 19)))
				((C)(Clk))
				((CE)(data_strobe_c))
				((D)(Bus2IP_Data(_object 19)))
				((R)(Rst))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int i 39 0 6104(_arch)))
		)
	)
	(_generate WRITE_DATABE_MUX_GEN 0 6130(_if 123)
		(_generate WRITE_DATABE_MUX_64_GEN 0 6143(_if 124)
			(_generate WRITE_PARITY_EN_64_MAX 0 6239(_if 125)
				(_object
					(_prcs
						(WRITE_DATA_PARITY_PROCESS_64(_arch 46 0 6259(_prcs(_simple)(_trgt(68(0))(68))(_sens(20)(26)(28)(65)(66)(68)))))
					)
				)
				(_split (68)
				)
			)
			(_object
				(_prcs
					(WRITE_DATA_MUX_PROCESS_64(_arch 44 0 6151(_prcs(_simple)(_trgt(66(_range 126))(66(_range 127))(66(_range 128))(66(_range 129))(66)(68))(_sens(20)(28)(65)))))
					(WRITE_BE_MUX_PROCESS_64(_arch 45 0 6201(_prcs(_simple)(_trgt(75(_range 130))(75(_range 131))(75(_range 132))(75(_range 133))(75))(_sens(3)(20)(28)))))
				)
			)
		)
		(_generate WRITE_DATABE_MUX_32_GEN 0 6357(_if 134)
			(_generate WRITE_PARITY_EN_32_MAX 0 6438(_if 135)
				(_object
					(_prcs
						(WRITE_DATA_PARITY_PROCESS_32(_arch 49 0 6502(_prcs(_simple)(_trgt(68(0))(68))(_sens(20)(26)(28)(65)(66)))))
					)
				)
				(_split (68)
				)
			)
			(_object
				(_prcs
					(WRITE_DATA_MUX_PROCESS_32(_arch 47 0 6365(_prcs(_simple)(_trgt(66(_range 136))(66(_range 137))(66(_range 138))(66))(_sens(20)(28)(65)))))
					(WRITE_BE_MUX_PROCESS_32(_arch 48 0 6404(_prcs(_simple)(_trgt(75(_range 139))(75(_range 140))(75(_range 141))(75))(_sens(3)(20)(28)))))
				)
			)
		)
		(_generate WRITE_DATABE_MUX_16_GEN 0 6584(_if 142)
			(_generate WRITE_PARITY_EN_16_MAX 0 6653(_if 143)
				(_object
					(_prcs
						(WRITE_DATA_PARITY_PROCESS_16(_arch 52 0 6670(_prcs(_simple)(_trgt(68(0))(68))(_sens(20)(26)(28)(65)(66)))))
					)
				)
				(_split (68)
				)
			)
			(_object
				(_prcs
					(WRITE_DATA_MUX_PROCESS_16(_arch 50 0 6592(_prcs(_simple)(_trgt(66(_range 144))(66(_range 145))(66))(_sens(20)(28)(65)))))
					(WRITE_BE_MUX_PROCESS_16(_arch 51 0 6626(_prcs(_simple)(_trgt(75(_range 146))(75(_range 147))(75))(_sens(3)(20)(28)))))
				)
			)
		)
		(_generate WRITE_DATABE_MUX_8_GEN 0 6736(_if 148)
			(_generate WRITE_PARITY_EN_8_MAX 0 6791(_if 149)
				(_object
					(_prcs
						(WRITE_PARITY_MUX_PROCESS_8(_arch 55 0 6793(_prcs(_simple)(_trgt(68(0))(68))(_sens(26)(28)(66)(68)))))
					)
				)
			)
			(_object
				(_prcs
					(WRITE_DATA_MUX_PROCESS_8(_arch 53 0 6744(_prcs(_simple)(_trgt(66(_range 150))(66))(_sens(20)(28)(65)))))
					(WRITE_BE_MUX_PROCESS_8(_arch 54 0 6770(_prcs(_simple)(_trgt(75(_range 151))(75))(_sens(3)(20)(28)))))
				)
			)
		)
	)
	(_generate WRITE_DATABE_GEN 0 6824(_if 152)
		(_generate WRITE_PARITY_EN 0 6831(_if 153)
			(_object
				(_prcs
					(WRITE_PARITY(_arch 58 0 6833(_prcs(_simple)(_trgt(68))(_sens(26)(66)))))
				)
			)
			(_split (68)
			)
		)
		(_object
			(_prcs
				(line__6827(_arch 56 0 6827(_assignment(_trgt(66))(_sens(65(_range 154)))(_read(65(_range 155))))))
				(line__6828(_arch 57 0 6828(_assignment(_trgt(75))(_sens(3(_range 156)))(_read(3(_range 157))))))
			)
		)
	)
	(_generate SYNC_MEM_WRITE_DATA 0 6854(_if 158)
		(_object
			(_prcs
				(WRITE_DATA_PIPE_PROCESS(_arch 59 0 6861(_prcs(_trgt(71)(72)(87))(_sens(0)(1)(8)(66)(71))(_dssslsensitivity 1))))
				(WRITE_PARITY_PIPE_PROCESS(_arch 60 0 6883(_prcs(_trgt(73)(74))(_sens(0)(1)(68)(73))(_dssslsensitivity 1))))
				(WRITE_DATA_PROCESS(_arch 61 0 6902(_prcs(_simple)(_trgt(32)(35))(_sens(21)(22)(66)(68)(71)(72)(73)(74)))))
			)
		)
	)
	(_generate ASYNC_MEM_WRITE_DATA 0 6930(_if 159)
		(_object
			(_prcs
				(line__6932(_arch 62 0 6932(_assignment(_trgt(32))(_sens(66)))))
				(line__6933(_arch 63 0 6933(_assignment(_trgt(35))(_sens(68)))))
			)
		)
	)
	(_generate ASYNC_PARITY_MEM_WRITE 0 6944(_if 160)
		(_object
			(_prcs
				(line__6946(_arch 66 0 6946(_assignment(_alias((mem_dq_parity_t_cmb(0))(MSM_Mem_WEN)))(_trgt(77(0)))(_sens(13)))))
				(line__6947(_arch 67 0 6947(_assignment(_trgt(86))(_sens(13)(85)))))
			)
		)
	)
	(_generate SYNC_MEM_DQT 0 6976(_if 161)
		(_generate REG_DQT_GEN 0 6979(_for 53 )
			(_inst DQT_REG 0 6986(_comp .unisim.VCOMPONENTS.FDS)
				(_port
					((Q)(mem_dq_t_cmb(_index 162)))
					((C)(Clk))
					((D)(mem_dq_t_cmb(_object 20)))
					((S)(Rst))
				)
				(_use(_ent unisim FDS)
				)
			)
			(_object
				(_cnst(_int i 53 0 6979(_arch)))
			)
		)
		(_generate SYNC_PARITY_MEM_WRITE_DQT 0 7018(_if 163)
			(_generate REG_DQT_PARITY_GEN 0 7020(_for 54 )
				(_inst DQT_REG 0 7027(_comp .unisim.VCOMPONENTS.FDS)
					(_port
						((Q)(mem_dq_parity_t_cmb(_index 164)))
						((C)(Clk))
						((D)(mem_dq_parity_t_cmb(_object 21)))
						((S)(Rst))
					)
					(_use(_ent unisim FDS)
					)
				)
				(_object
					(_cnst(_int i 54 0 7020(_arch)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~2~1390 0 7020(_scalar (_to i 0 i 2))))
				(_prcs
					(MEM_DQT_PARITY_PROCESS_SYNC(_arch 70 0 7041(_prcs(_simple)(_trgt(36))(_sens(21)(22)(77)(86)))))
				)
			)
			(_split (36)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~2~13 0 6979(_scalar (_to i 0 i 2))))
			(_prcs
				(MEM_DQT_PROCESS_SYNC(_arch 69 0 7000(_prcs(_simple)(_trgt(33))(_sens(21)(22)(76)(84)))))
			)
		)
		(_split (33)
		)
	)
	(_generate ASYNC_MEM_DQT 0 7071(_if 165)
		(_generate ASYNC_PARITY_MEM_WRITE_DQT 0 7091(_if 166)
			(_object
				(_prcs
					(MEM_PARITY_DQT_PROCESS_ASYNC(_arch 72 0 7093(_prcs(_simple)(_trgt(36))(_sens(86)))))
				)
			)
			(_split (36)
			)
		)
		(_object
			(_prcs
				(MEM_DQT_PROCESS_ASYNC(_arch 71 0 7079(_prcs(_simple)(_trgt(33))(_sens(84)))))
			)
		)
		(_split (33)
		)
	)
	(_generate RDDATA_GEN 0 7110(_for 40 )
		(_generate RDDATA_BYTE_GEN 0 7113(_for 55 )
			(_inst RDDATA_REG 0 7120(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Mem2Bus_Data(_index 167)))
					((C)(Clk))
					((CE)(read_data_ce(_object 22)))
					((D)(read_data(_index 168)))
					((R)(RST))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 55 0 7113(_arch)))
			)
		)
		(_object
			(_cnst(_int j 40 0 7110(_arch)))
			(_type(_int ~INTEGER~range~0~to~C_MIN_MEM_WIDTH-1~13 0 7113(_scalar (_to i 0 c 169))))
		)
	)
	(_generate RDDATA_PATH_GEN 0 7136(_if 170)
		(_generate READ_PARITY_EN 0 7141(_if 171)
			(_object
				(_prcs
					(READ_PARITY(_arch 75 0 7143(_prcs(_simple)(_trgt(94))(_sens(26)(31)(34)(61)))))
				)
			)
			(_split (94)
			)
		)
		(_object
			(_prcs
				(line__7138(_arch 73 0 7138(_assignment(_trgt(69))(_sens(31)))))
				(line__7139(_arch 74 0 7139(_assignment(_trgt(89)))))
			)
		)
	)
	(_generate RDDATA_PATH_MUX_GEN 0 7172(_if 172)
		(_generate SYNC_ADDR_CNT_GEN 0 7179(_if 173)
			(_generate RDDATA_EN_GEN_SYNC 0 7241(_for 56 )
				(_inst RDDATA_EN_REG_SYNC 0 7248(_comp .unisim.VCOMPONENTS.FDR)
					(_port
						((Q)(read_data_en_d(_index 174)))
						((C)(Clk))
						((D)(read_data_en_d(_object 24)))
						((R)(Rst))
					)
					(_use(_ent unisim FDR)
						(_port
							((Q)(Q))
							((C)(C))
							((R)(R))
							((D)(D))
						)
					)
				)
				(_object
					(_cnst(_int i 56 0 7241(_arch)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~3~1397 0 7241(_scalar (_to i 0 i 3))))
				(_prcs
					(ADDR_CNT_PIPE_PROCESS_SYN(_arch 76 0 7186(_prcs(_trgt(78)(79)(80)(81))(_sens(0)(1)(5)(23)(28)(78)(79)(80))(_dssslsensitivity 1))))
					(SYNC_ADDR_CNT_PROCESS(_arch 77 0 7215(_prcs(_simple)(_trgt(82))(_sens(51)(21)(22)(79)(80)(81)))))
					(line__7239(_arch 78 0 7239(_assignment(_alias((read_data_en_d(0))(Read_data_en)))(_trgt(90(0)))(_sens(10)))))
					(READ_DATA_EN_SEL_PROCESS(_arch 79 0 7262(_prcs(_simple)(_trgt(91))(_sens(21)(22)(90)))))
				)
			)
		)
		(_generate ASYNC_ADDR_CNT_GEN 0 7285(_if 175)
			(_generate RDDATA_EN_GEN_ASYNC 0 7312(_for 57 )
				(_inst RDDATA_EN_REG_ASYNC 0 7319(_comp .unisim.VCOMPONENTS.FDR)
					(_port
						((Q)(read_data_en_d(_index 176)))
						((C)(Clk))
						((D)(read_data_en_d(_object 25)))
						((R)(Rst))
					)
					(_use(_ent unisim FDR)
						(_port
							((Q)(Q))
							((C)(C))
							((R)(R))
							((D)(D))
						)
					)
				)
				(_object
					(_cnst(_int i 57 0 7312(_arch)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~3~1398 0 7312(_scalar (_to i 0 i 3))))
				(_prcs
					(ADDR_CNT_PIPE_PROCESS_ASYNC(_arch 80 0 7292(_prcs(_trgt(78)(79))(_sens(0)(51)(1)(28)(78))(_dssslsensitivity 1))))
					(line__7305(_arch 81 0 7305(_assignment(_trgt(82))(_sens(79)))))
					(line__7309(_arch 82 0 7309(_assignment(_alias((read_data_en_d(0))(Read_data_en)))(_trgt(90(0)))(_sens(10)))))
					(line__7310(_arch 83 0 7310(_assignment(_alias((read_data_en_sel)(read_data_en_d(1))))(_simpleassign BUF)(_trgt(91))(_sens(90(1))))))
				)
			)
			(_part (90(1))
			)
		)
		(_generate READ_DATA_CE_64_GEN 0 7334(_if 177)
			(_object
				(_prcs
					(READ_DATA_CE_PROCESS_64(_arch 84 0 7343(_prcs(_simple)(_trgt(89))(_sens(52)(53)(5)(20)(23)(82)(91)(106))(_mon))))
				)
			)
			(_part (89(0))(89(1))(89(2))(89(3))(89(4))(89(5))(89(6))(89(7))
			)
			(_split (89)
			)
		)
		(_generate READ_DATA_CE_32_GEN 0 7395(_if 178)
			(_object
				(_prcs
					(READ_DATA_CE_PROCESS_32(_arch 85 0 7403(_prcs(_simple)(_trgt(89))(_sens(52)(53)(20)(82)(91)(106))(_mon))))
				)
			)
			(_part (89(0))(89(1))(89(2))(89(3))
			)
			(_split (89)
			)
		)
		(_generate READ_DATA_64_GEN 0 7444(_if 179)
			(_generate READ_PARITY_EN_64_MAX 0 7485(_if 180)
				(_object
					(_prcs
						(READ_PRTY_PROCESS_64(_arch 87 0 7487(_prcs(_simple)(_trgt(70))(_sens(20)(34)))))
						(READ_PARITY_MUX_PROCESS_64(_arch 88 0 7520(_prcs(_simple)(_trgt(94))(_sens(3)(26)(31)(34)(61)))))
					)
				)
				(_split (70)(94)
				)
			)
			(_object
				(_prcs
					(READ_DATA_PROCESS_64_64(_arch 86 0 7451(_prcs(_simple)(_trgt(69))(_sens(20)(31)))))
				)
			)
			(_split (69)
			)
		)
		(_generate READ_DATA_32_GEN 0 7550(_if 181)
			(_generate READ_PARITY_EN_32_MAX 0 7589(_if 182)
				(_object
					(_prcs
						(READ_PRTY_PROCESS_32(_arch 90 0 7591(_prcs(_simple)(_trgt(70))(_sens(20)(34)))))
						(READ_PARITY_MUX_PROCESS_32(_arch 91 0 7623(_prcs(_simple)(_trgt(94))(_sens(3)(26)(31)(34)(61)))))
					)
				)
				(_split (70)(94)
				)
			)
			(_object
				(_prcs
					(READ_DATA_PROCESS_32(_arch 89 0 7557(_prcs(_simple)(_trgt(69))(_sens(20)(31)))))
				)
			)
			(_split (69)
			)
		)
		(_generate READ_DATA_16_GEN 0 7653(_if 183)
			(_generate READ_PARITY_EN_16_MAX 0 7685(_if 184)
				(_object
					(_prcs
						(READ_DATA_PROCESS_16(_arch 93 0 7687(_prcs(_simple)(_trgt(70))(_sens(20)(34)))))
						(READ_PARITY_MUX_PROCESS_16(_arch 94 0 7712(_prcs(_simple)(_trgt(94))(_sens(3)(26)(31)(34)(61)))))
					)
				)
				(_split (70)(94)
				)
			)
			(_object
				(_prcs
					(READ_DATA_PROCESS_16(_arch 92 0 7660(_prcs(_simple)(_trgt(69))(_sens(20)(31)))))
				)
			)
			(_split (69)
			)
		)
		(_generate READ_DATA_8_GEN 0 7741(_if 185)
			(_generate READ_PARITY_EN_8_MAX 0 7766(_if 186)
				(_object
					(_prcs
						(READ_DATA_PROCESS_8(_arch 96 0 7768(_prcs(_simple)(_trgt(70))(_sens(20)(34)))))
						(READ_PARITY_MUX_PROCESS_8(_arch 97 0 7784(_prcs(_simple)(_trgt(94))(_sens(3)(26)(31)(34)(61)))))
					)
				)
				(_part (94(0))
				)
				(_split (70)
				)
			)
			(_object
				(_prcs
					(READ_DATA_PROCESS_8(_arch 95 0 7747(_prcs(_simple)(_trgt(69))(_sens(20)(31)))))
				)
			)
			(_split (69)
			)
		)
	)
	(_object
		(_gen(_int C_NUM_BANKS_MEM -1 0 5236(_ent gms)))
		(_gen(_int C_MAX_MEM_WIDTH -1 0 5237(_ent gms)))
		(_gen(_int C_MIN_MEM_WIDTH -1 0 5238(_ent gms)))
		(_gen(_int C_IPIF_DWIDTH -1 0 5239(_ent gms)))
		(_gen(_int C_IPIF_AWIDTH -1 0 5240(_ent)))
		(_type(_int ~INTEGER~range~0~to~1~12 0 5241(_scalar (_to i 0 i 1))))
		(_gen(_int C_PARITY_TYPE_MEMORY 0 0 5241(_ent gms)))
		(_type(_int ~INTEGER~range~1~to~5~12 0 5242(_scalar (_to i 1 i 5))))
		(_gen(_int C_ADDR_CNTR_WIDTH 1 0 5242(_ent gms)))
		(_type(_int ~INTEGER~range~0~to~1~121 0 5243(_scalar (_to i 0 i 1))))
		(_gen(_int C_GLOBAL_DATAWIDTH_MATCH 2 0 5243(_ent gms)))
		(_type(_int ~INTEGER~range~0~to~1~122 0 5244(_scalar (_to i 0 i 1))))
		(_gen(_int C_GLOBAL_SYNC_MEM 3 0 5244(_ent gms)))
		(_port(_int Clk -2 0 5248(_ent(_in)(_event))))
		(_port(_int Rst -2 0 5249(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~12 0 5252(_array -2((_to i 0 c 187)))))
		(_port(_int Bus2IP_Data 4 0 5252(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~12 0 5253(_array -2((_to i 0 c 188)))))
		(_port(_int Bus2IP_BE 5 0 5253(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~12 0 5254(_array -2((_to i 0 c 189)))))
		(_port(_int Bus2IP_Mem_CS 6 0 5254(_ent(_in))))
		(_port(_int Bus2IP_RdReq -2 0 5255(_ent(_in))))
		(_port(_int Bus2IP_Burst -2 0 5256(_ent(_in))))
		(_port(_int Write_req_ack -2 0 5260(_ent(_in))))
		(_port(_int Read_req_ack -2 0 5261(_ent(_in))))
		(_port(_int Read_ack -2 0 5262(_ent(_in))))
		(_port(_int Read_data_en -2 0 5263(_ent(_in))))
		(_port(_int MSM_Mem_CEN -2 0 5265(_ent(_in))))
		(_port(_int MSM_Mem_OEN -2 0 5266(_ent(_in))))
		(_port(_int MSM_Mem_WEN -2 0 5267(_ent(_in))))
		(_port(_int MSM_Mem_RNW -2 0 5268(_ent(_in))))
		(_port(_int Mem2Bus_WrAddrAck -2 0 5269(_ent(_out))))
		(_port(_int Mem2Bus_WrAck -2 0 5270(_ent(_out))))
		(_port(_int Mem2Bus_RdAddrAck -2 0 5271(_ent(_out))))
		(_port(_int Mem2Bus_RdAck -2 0 5272(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~124 0 5273(_array -2((_to i 0 c 190)))))
		(_port(_int Mem2Bus_Data 7 0 5273(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5276(_array -2((_to i 0 i 3)))))
		(_port(_int Mem_width_bytes 8 0 5276(_ent(_in))))
		(_port(_int Synch_mem -2 0 5277(_ent(_in))))
		(_port(_int Two_pipe_delay -2 0 5278(_ent(_in))))
		(_port(_int single_transaction -2 0 5279(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5282(_array -2((_to i 0 i 1)))))
		(_port(_int parity_error_mem 9 0 5282(_ent(_out))))
		(_port(_int Parity_enable -2 0 5283(_ent(_in))))
		(_port(_int Parity_type -2 0 5284(_ent(_in))))
		(_port(_int Parity_err -2 0 5285(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_CNTR_WIDTH-1}~12 0 5288(_array -2((_to i 0 c 191)))))
		(_port(_int Addr_cnt 10 0 5288(_ent(_in))))
		(_port(_int Addr_align -2 0 5290(_ent(_in))))
		(_port(_int Addr_align_rd -2 0 5291(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~12 0 5294(_array -2((_to i 0 c 192)))))
		(_port(_int MemSteer_Mem_DQ_I 11 0 5294(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~126 0 5296(_array -2((_to i 0 c 193)))))
		(_port(_int MemSteer_Mem_DQ_O 12 0 5296(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~128 0 5298(_array -2((_to i 0 c 194)))))
		(_port(_int MemSteer_Mem_DQ_T 13 0 5298(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~12 0 5301(_array -2((_to i 0 c 195)))))
		(_port(_int MemSteer_Mem_DQ_prty_I 14 0 5301(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1210 0 5303(_array -2((_to i 0 c 196)))))
		(_port(_int MemSteer_Mem_DQ_prty_O 15 0 5303(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1212 0 5305(_array -2((_to i 0 c 197)))))
		(_port(_int MemSteer_Mem_DQ_prty_T 16 0 5305(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1214 0 5308(_array -2((_to i 0 c 198)))))
		(_port(_int MemSteer_Mem_CEN 17 0 5308(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1216 0 5310(_array -2((_to i 0 c 199)))))
		(_port(_int MemSteer_Mem_OEN 18 0 5310(_ent(_out))))
		(_port(_int MemSteer_Mem_WEN -2 0 5312(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1218 0 5313(_array -2((_to i 0 c 200)))))
		(_port(_int MemSteer_Mem_QWEN 19 0 5313(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1220 0 5315(_array -2((_to i 0 c 201)))))
		(_port(_int MemSteer_Mem_BEN 20 0 5315(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1222 0 5317(_array -2((_to i 0 c 202)))))
		(_port(_int MemSteer_Mem_CE 21 0 5317(_ent(_out))))
		(_port(_int MemSteer_Mem_RNW -2 0 5319(_ent(_out))))
		(_port(_int Bus2IP_RdReq_emc -2 0 5322(_ent(_in))))
		(_port(_int Bus2IP_WrReq_emc -2 0 5323(_ent(_in))))
		(_port(_int Write_req_data_ack -2 0 5325(_ent(_in))))
		(_port(_int Write_req_addr_ack -2 0 5326(_ent(_in))))
		(_port(_int address_strobe_c -2 0 5327(_ent(_in))))
		(_port(_int be_strobe_c -2 0 5328(_ent(_in))))
		(_port(_int data_strobe_c -2 0 5329(_ent(_in))))
		(_port(_int ns_idle -2 0 5330(_ent(_in))))
		(_port(_int Linear_flash_rd_data_ack -2 0 5331(_ent(_in))))
		(_port(_int Linear_flash_brst_rd_flag -2 0 5332(_ent(_in))))
		(_port(_int last_addr -2 0 5333(_ent(_in))))
		(_port(_int stop_oen -2 0 5334(_ent(_in))))
		(_port(_int cycle_end -2 0 5335(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5336(_array -2((_dto i 2 i 0)))))
		(_port(_int axi_arsize 22 0 5336(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5337(_array -2((_dto i 1 i 0)))))
		(_port(_int axi_trans_size_reg 23 0 5337(_ent(_in))))
		(_sig(_int mem_cen_cmb -2 0 5359(_arch(_uni))))
		(_sig(_int mem_oen_cmb -2 0 5360(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 5361(_array -2((_to i 0 i 5)))))
		(_sig(_int read_ack_d 24 0 5361(_arch(_uni))))
		(_sig(_int read_parity_d 24 0 5362(_arch(_uni))))
		(_sig(_int addr_align_d 24 0 5363(_arch(_uni))))
		(_sig(_int addr_align_read -2 0 5364(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~13 0 5365(_array -2((_to i 0 c 203)))))
		(_sig(_int write_data 25 0 5365(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~13 0 5366(_array -2((_to i 0 c 204)))))
		(_sig(_int write_data_cmb 26 0 5366(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~13 0 5367(_array -2((_to i 0 c 205)))))
		(_sig(_int write_data_parity 27 0 5367(_arch(_uni))))
		(_sig(_int write_data_parity_cmb 27 0 5368(_arch(_uni))))
		(_sig(_int read_data 25 0 5369(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~13 0 5370(_array -2((_to i 0 c 206)))))
		(_sig(_int read_parity 28 0 5370(_arch(_uni))))
		(_sig(_int write_data_d1 26 0 5371(_arch(_uni))))
		(_sig(_int write_data_d2 26 0 5372(_arch(_uni))))
		(_sig(_int write_data_parity_d1 27 0 5373(_arch(_uni))))
		(_sig(_int write_data_parity_d2 27 0 5374(_arch(_uni))))
		(_sig(_int mem_be_i 27 0 5375(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 5376(_array -2((_to i 0 i 3)))))
		(_sig(_int mem_dq_t_cmb 29 0 5376(_arch(_uni))))
		(_sig(_int mem_dq_parity_t_cmb 29 0 5377(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_CNTR_WIDTH-1}~13 0 5378(_array -2((_to i 0 c 207)))))
		(_sig(_int addr_cnt_d1 30 0 5378(_arch(_uni))))
		(_sig(_int addr_cnt_d2 30 0 5379(_arch(_uni))))
		(_sig(_int addr_cnt_d3 30 0 5380(_arch(_uni))))
		(_sig(_int addr_cnt_d4 30 0 5381(_arch(_uni))))
		(_sig(_int addr_cnt_sel 30 0 5382(_arch(_uni))))
		(_sig(_int mem_dqt_t_d -2 0 5383(_arch(_uni))))
		(_sig(_int mem_dqt_t_async -2 0 5384(_arch(_uni))))
		(_sig(_int mem_dqt_parity_t_d -2 0 5385(_arch(_uni))))
		(_sig(_int mem_dqt_parity_t_async -2 0 5386(_arch(_uni))))
		(_sig(_int Read_req_ack_reg -2 0 5387(_arch(_uni))))
		(_sig(_int readreq_th_reset -2 0 5388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 5389(_array -2((_to i 0 i 7)))))
		(_sig(_int read_data_ce 31 0 5389(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 5390(_array -2((_to i 0 i 4)))))
		(_sig(_int read_data_en_d 32 0 5390(_arch(_uni))))
		(_sig(_int read_data_en_sel -2 0 5391(_arch(_uni))))
		(_sig(_int read_data_cmb 26 0 5392(_arch(_uni))))
		(_sig(_int read_data_parity 27 0 5393(_arch(_uni))))
		(_sig(_int read_data_parity_cmb 28 0 5394(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data_parity_int 28 0 5395(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~13 0 5396(_array -2((_to i 0 c 208)))))
		(_sig(_int Bus2IP_Mem_CS_del 33 0 5396(_arch(_uni))))
		(_sig(_int single_par_err -2 0 5397(_arch(_uni))))
		(_sig(_int single_par_err_int -2 0 5398(_arch(_uni))))
		(_sig(_int Mem2Bus_RdAck_int -2 0 5399(_arch(_uni))))
		(_sig(_int Parity_err_int -2 0 5400(_arch(_uni))))
		(_sig(_int cmb_ored -2 0 5401(_arch(_uni))))
		(_sig(_int comp_int -2 0 5401(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~64~13 0 5402(_scalar (_to i 0 i 64))))
		(_sig(_int arsize_int 34 0 5402(_arch(_uni))))
		(_sig(_int arsize_int_e 34 0 5402(_arch(_uni))))
		(_sig(_int mem_bytes_int 34 0 5402(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 5414(_array -2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 5414(_array -2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~137 0 5436(_array -2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~139 0 5436(_array -2((_to i 0 i 7)))))
		(_sig(_int addr_cnt_numonyx -2 0 5469(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_IPIF_DWIDTH-1~13 0 6104(_scalar (_to i 0 c 209))))
		(_type(_int ~INTEGER~range~0~to~C_IPIF_DWIDTH/C_MIN_MEM_WIDTH-1~1394 0 7110(_scalar (_to i 0 c 210))))
		(_prcs
			(line__5475(_arch 0 0 5475(_assignment(_trgt(61(5))))))
			(line__5476(_arch 1 0 5476(_assignment(_trgt(63(5))))))
			(line__5477(_arch 2 0 5477(_assignment(_trgt(41))(_sens(75)))))
			(line__5478(_arch 3 0 5478(_assignment(_alias((MemSteer_Mem_RNW)(MSM_Mem_RNW)))(_simpleassign BUF)(_trgt(43))(_sens(14)))))
			(line__5479(_arch 4 0 5479(_assignment(_trgt(40))(_sens(13)(75)))))
			(line__5480(_arch 5 0 5480(_assignment(_alias((MemSteer_Mem_WEN)(MSM_Mem_WEN)))(_simpleassign BUF)(_trgt(39))(_sens(13)))))
			(line__5481(_arch 6 0 5481(_assignment(_alias((Mem2Bus_RdAck)(Mem2Bus_RdAck_int)))(_simpleassign BUF)(_trgt(18))(_sens(99)))))
			(ADDR_CNT_SYNCH_MODE(_arch 7 0 5483(_prcs(_trgt(106))(_sens(0)(1)(9)(106))(_dssslsensitivity 1)(_read(53)))))
			(line__5502(_arch 8 0 5502(_assignment(_alias((mem_cen_cmb)(MSM_Mem_CEN)))(_simpleassign BUF)(_trgt(59))(_sens(11)))))
			(line__5645(_arch 19 0 5645(_assignment(_trgt(15))(_sens(45)(47)(54)(23)))))
			(line__5647(_arch 20 0 5647(_assignment(_alias((Mem2Bus_WrAck)(Write_req_data_ack)))(_simpleassign BUF)(_trgt(16))(_sens(46)))))
			(line__5649(_arch 21 0 5649(_assignment(_alias((Mem2Bus_RdAddrAck)(Read_req_ack)))(_simpleassign BUF)(_trgt(17))(_sens(8)))))
			(line__5650(_arch 22 0 5650(_assignment(_alias((read_ack_d(0))(Read_ack)))(_trgt(61(0)))(_sens(9)))))
			(line__5651(_arch 23 0 5651(_assignment(_alias((addr_align_d(0))(Addr_align_rd)))(_trgt(63(0)))(_sens(30)))))
			(line__6940(_arch 64 0 6940(_assignment(_alias((mem_dq_t_cmb(0))(MSM_Mem_WEN)))(_trgt(76(0)))(_sens(13)))))
			(line__6941(_arch 65 0 6941(_assignment(_trgt(84))(_sens(13)(83)))))
			(MEM_DQT_D_ASYNC_PROCESS(_arch 68 0 6956(_prcs(_trgt(83)(85))(_sens(0)(1)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int "and" 98 0 5406(_arch(_func)))
			(_int calc_parity 99 0 5414(_arch(_func)))
			(_int check_parity 100 0 5436(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(514)
		(514)
		(131586)
		(197122)
		(131842)
		(197378)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(131587)
		(50529027 50529027)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . imp 211 -1)
)
V 000044 55 45477         1580964540858 imp
(_unit VHDL(emc 0 8053(imp 0 8233))
	(_version vde)
	(_time 1580964540859 2020.02.05 22:49:00)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emc_common_v3_0/hdl/emc_common_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code fefbf2aeffa9a9e8fbfea8fdeda4aaf8aaf8fdf8fbf8aa)
	(_ent
		(_time 1580964540850)
	)
	(_generate CS_STORE_GEN 0 8890(_if 24)
		(_object
			(_prcs
				(CS_STORE_PROCESS(_arch 8 0 8892(_prcs(_trgt(85))(_sens(0)(2)(84))(_dssslsensitivity 1))))
				(line__8905(_arch 9 0 8905(_assignment(_trgt(84))(_sens(10)(85)(86)))))
			)
		)
	)
	(_generate CS_PASS_GEN 0 8915(_if 25)
		(_object
			(_prcs
				(line__8930(_arch 10 0 8930(_assignment(_trgt(84))(_sens(10)))))
				(line__8932(_arch 11 0 8932(_assignment(_trgt(161)))))
			)
			(_subprogram
				(_int int_to_std 23 0 8917(_arch(_func -2)))
			)
		)
	)
	(_generate MULTIPLE_MEM_FLASH_ACCESS_GEN 0 8955(_if 26)
		(_object
			(_prcs
				(REG_FLASH_ACCESS(_arch 13 0 8959(_prcs(_trgt(161))(_sens(0)(160))(_dssslsensitivity 1)(_read(2)(162)))))
				(FLASH_ACCESS_PROCESS(_arch 14 0 8972(_prcs(_simple)(_trgt(160))(_sens(10)))))
			)
		)
	)
	(_inst IPIC_IF_I 0 8998(_ent . ipic_if)
		(_gen
			((C_NUM_BANKS_MEM)(_code 27))
			((C_IPIF_DWIDTH)(_code 28))
		)
		(_port
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_Reset)(Bus2IP_Reset))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((Bus2IP_Mem_CS)(Bus2IP_Mem_CS))
			((Mem2Bus_RdAddrAck)(mem2Bus_RdAddrAck))
			((Mem2Bus_WrAddrAck)(mem2Bus_WrAddrAck))
			((Mem2Bus_RdAck)(mem2Bus_RdAck))
			((Mem2Bus_WrAck)(mem2Bus_WrAck))
			((Bus2IP_WrReq)(Bus2IP_WrReq))
			((Bus2IP_RdReq)(Bus2IP_RdReq))
			((Mem2Bus_Data)(mem2Bus_Data))
			((Bus2IP_Burst)(bus2ip_burst))
			((Bus2IP_RdReq_emc)(Bus2IP_RdReq_emc))
			((Bus2IP_WrReq_emc)(Bus2IP_WrReq_emc))
			((Bus2Mem_CS)(bus2Mem_CS))
			((Bus2Mem_RdReq)(bus2Mem_RdReq))
			((Bus2Mem_WrReq)(bus2Mem_WrReq))
			((Parity_err)(Parity_err_i))
			((IP2Bus_Data)(IP2Bus_Data))
			((IP2Bus_errAck)(IP2Bus_errAck_i))
			((IP2Bus_retry)(IP2Bus_retry))
			((IP2Bus_toutSup)(IP2Bus_toutSup))
			((IP2Bus_RdAck)(ip2Bus_RdAck_i))
			((IP2Bus_WrAck)(IP2Bus_WrAck))
			((IP2Bus_AddrAck)(IP2Bus_AddrAck))
			((Type_of_xfer)(Type_of_xfer))
			((Burst_length)(Bus2IP_BurstLength))
			((Transaction_done)(transaction_done_i))
			((single_transaction)(single_transaction))
			((last_burst_cnt)(last_burst_cnt))
			((pr_state_wait_temp_cmb)(pr_state_wait_temp_cmb))
			((synch_mem)(synch_mem1))
			((mem_width_bytes)(mem_width_bytes))
			((stop_oen)(stop_oen))
			((axi_trans_size_reg)(axi_trans_size_reg))
			((Linear_flash_brst_rd_flag)(Linear_flash_brst_rd_flag))
		)
	)
	(_inst MEM_STATE_MACHINE_I 0 9060(_ent . mem_state_machine)
		(_port
			((Clk)(Bus2IP_Clk))
			((Rst)(Bus2IP_Reset))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((Bus2IP_RdReq)(bus2Mem_RdReq))
			((Bus2IP_WrReq)(Bus2Mem_WrReq))
			((Synch_mem)(synch_mem1))
			((Two_pipe_delay)(two_pipe_delay))
			((Cycle_End)(cycle_End))
			((Bus2IP_Mem_CS)(Bus2IP_Mem_CS_i))
			((Bus2IP_Burst)(bus2ip_burst))
			((Read_data_en)(read_data_en))
			((Read_ack)(read_ack))
			((Address_strobe)(address_strobe))
			((CS_Strobe)(cs_Strobe))
			((Addr_cnt_ce)(addr_cnt_ce))
			((Addr_cnt_rst)(addr_cnt_rst))
			((Cycle_cnt_ld)(cycle_cnt_ld))
			((Cycle_cnt_en)(cycle_cnt_en))
			((Trd_cnt_en)(trd_cnt_en))
			((Twr_cnt_en)(twr_cnt_en))
			((Twph_cnt_en)(twph_cnt_en))
			((Tpacc_cnt_en)(tpacc_cnt_en))
			((Trd_load)(trd_load))
			((Twr_load)(twr_load))
			((Twph_load)(twph_load))
			((Tpacc_load)(tpacc_load))
			((Thz_load)(thz_load))
			((Tlz_load)(tlz_load))
			((Trd_end)(trd_end))
			((Twr_end)(twr_end))
			((Twph_end)(twph_end))
			((Thz_end)(thz_end))
			((Tlz_end)(tlz_end))
			((Tpacc_end)(Tpacc_end))
			((New_page_access)(new_page_access))
			((Linear_flash_brst_rd_flag)(Linear_flash_brst_rd_flag))
			((Linear_flash_rd_data_ack)(Linear_flash_rd_data_ack))
			((Bus2IP_RdReq_emc)(Bus2IP_RdReq_emc))
			((MSM_Mem_CEN)(mem_CEN_cmb))
			((MSM_Mem_OEN)(mem_OEN_cmb))
			((MSM_Mem_WEN)(mem_WEN_cmb))
			((MSM_Mem_RNW)(mem_RNW_cmb))
			((CS_Strobe_par_addr)(CS_par_addr))
			((Write_req_ack)(write_req_ack))
			((Read_req_ack)(read_req_ack))
			((Transaction_done)(transaction_done_i))
			((single_trans)(single_transaction))
			((Mem_Addr_rst)(Mem_Addr_rst))
			((Addr_align)(addr_align_write))
			((Addr_align_rd)(addr_align_rd))
			((original_wrce)(original_wrce))
			((last_burst_cnt)(last_burst_cnt))
			((Write_req_data_ack)(Write_req_data_ack))
			((Write_req_addr_ack)(Write_req_addr_ack))
			((address_strobe_c)(address_strobe_c))
			((be_strobe_c)(be_strobe_c))
			((data_strobe_c)(data_strobe_c))
			((ns_idle)(ns_idle))
			((pr_idle)(pr_idle))
			((pr_state_wait_temp_cmb)(pr_state_wait_temp_cmb))
			((Twr_rec_load)(twr_rec_load_int))
			((Twr_rec_cnt_en)(twr_rec_cnt_en_int))
			((Twr_rec_end)(twr_rec_end_int))
			((Flash_mem_access)(flash_mem_access_int_1))
			((Flash_mem_access_disable)(int_Flash_mem_access_dis))
			((Mem_WAIT)(Mem_WAIT))
			((Adv_L_N)(Adv_L_N))
			((last_addr1)(last_addr1))
			((stop_oen)(stop_oen))
			((axi_wvalid)(axi_wvalid))
			((axi_wlast)(axi_wlast))
			((bus2ip_ben_all_1)(bus2ip_ben_all_1))
		)
	)
	(_inst ADDR_COUNTER_MUX_I 0 9172(_ent . addr_counter_mux)
		(_gen
			((C_ADDR_CNTR_WIDTH)(_code 29))
			((C_IPIF_AWIDTH)(_code 30))
			((C_IPIF_DWIDTH)(_code 31))
			((C_ADDR_OFFSET)(_code 32))
			((PARITY_TYPE_MEMORY)(_code 33))
			((C_GLOBAL_DATAWIDTH_MATCH)(_code 34))
		)
		(_port
			((Clk)(Bus2IP_Clk))
			((Rst)(Bus2IP_Reset))
			((Bus2IP_Addr)(Bus2IP_Addr))
			((Bus2IP_BE)(bus2ip_ben_fixed))
			((Address_strobe)(address_strobe))
			((Bus2Mem_CS)(bus2Mem_CS))
			((Mem_width_bytes)(mem_width_bytes))
			((Datawidth_match)(datawidth_match))
			((Addr_cnt_ce)(addr_cnt_ce))
			((Addr_cnt_rst)(addr_cnt_rst))
			((Addr_cnt)(addr_cnt))
			((Addr_align)(addr_align_write))
			((Cycle_cnt_ld)(cycle_cnt_ld))
			((Cycle_cnt_en)(cycle_cnt_en))
			((Cycle_End)(cycle_End))
			((CS_par_addr)(CS_par_addr))
			((Mem_addr)(Mem_A_int))
			((par_error_addr)(temp_parity_error_adrss))
			((Mem_Ben)(bus2ip_ben_int))
			((Bus2IP_RdReq)(bus2Mem_RdReq))
			((address_strobe_c)(address_strobe_c))
			((be_strobe_c)(be_strobe_c))
			((data_strobe_c)(data_strobe_c))
			((Cre_reg_en)(Cre_reg_en))
			((psram_page_mode)(psram_page_mode))
			((axi_trans_size_reg)(axi_trans_size_reg))
		)
	)
	(_inst COUNTERS_I 0 9220(_ent . counters)
		(_port
			((Synch_mem)(synch_mem1))
			((Twr_data)(twr_data))
			((Twr_load)(twr_load))
			((Twr_cnt_en)(twr_cnt_en))
			((Twph_data)(twph_data))
			((Twph_load)(twph_load))
			((Twph_cnt_en)(twph_cnt_en))
			((Tlz_data)(tlz_data))
			((Tlz_load)(tlz_load))
			((Trd_data)(trd_data))
			((Trd_load)(trd_load))
			((Trd_cnt_en)(trd_cnt_en))
			((Thz_data)(thz_data))
			((Thz_load)(thz_load))
			((Tpacc_data)(tpacc_data))
			((Tpacc_load)(tpacc_load))
			((Tpacc_cnt_en)(tpacc_cnt_en))
			((Twr_end)(twr_end))
			((Tlz_end)(tlz_end))
			((Twph_end)(twph_end))
			((Trd_end)(trd_end))
			((Thz_end)(thz_end))
			((Tpacc_end)(Tpacc_end))
			((Twr_rec_data)(twr_rec_data_int))
			((Twr_rec_load)(twr_rec_load_int))
			((Twr_rec_cnt_en)(twr_rec_cnt_en_int))
			((Twr_rec_end)(twr_rec_end_int))
			((Clk)(Bus2IP_Clk))
			((Rst)(Bus2IP_Reset))
		)
	)
	(_inst SELECT_PARAM_I 0 9262(_ent . select_param)
		(_gen
			((C_NUM_BANKS_MEM)(_code 35))
			((C_PAGE_SIZE)(_code 36))
			((C_GLOBAL_SYNC_MEM)(_code 37))
			((C_SYNCH_MEM_0)(_code 38))
			((C_SYNCH_MEM_1)(_code 39))
			((C_SYNCH_MEM_2)(_code 40))
			((C_SYNCH_MEM_3)(_code 41))
			((C_MEM0_WIDTH)(_code 42))
			((C_MEM1_WIDTH)(_code 43))
			((C_MEM2_WIDTH)(_code 44))
			((C_MEM3_WIDTH)(_code 45))
			((C_PAGEMODE_FLASH)(_code 46))
			((C_PAGEMODE_FLASH_0)(_code 47))
			((C_PAGEMODE_FLASH_1)(_code 48))
			((C_PAGEMODE_FLASH_2)(_code 49))
			((C_PAGEMODE_FLASH_3)(_code 50))
			((PARITY_TYPE_MEMORY)(_code 51))
			((C_PARITY_TYPE_0)(_code 52))
			((C_PARITY_TYPE_1)(_code 53))
			((C_PARITY_TYPE_2)(_code 54))
			((C_PARITY_TYPE_3)(_code 55))
			((C_IPIF_AWIDTH)(_code 56))
			((C_IPIF_DWIDTH)(_code 57))
			((C_SYNCH_PIPEDELAY_0)(_code 58))
			((C_SYNCH_PIPEDELAY_1)(_code 59))
			((C_SYNCH_PIPEDELAY_2)(_code 60))
			((C_SYNCH_PIPEDELAY_3)(_code 61))
			((C_GLOBAL_DATAWIDTH_MATCH)(_code 62))
			((C_INCLUDE_DATAWIDTH_MATCHING_0)(_code 63))
			((C_INCLUDE_DATAWIDTH_MATCHING_1)(_code 64))
			((C_INCLUDE_DATAWIDTH_MATCHING_2)(_code 65))
			((C_INCLUDE_DATAWIDTH_MATCHING_3)(_code 66))
			((TRDCNT_0)(_code 67))
			((TRDCNT_1)(_code 68))
			((TRDCNT_2)(_code 69))
			((TRDCNT_3)(_code 70))
			((THZCNT_0)(_code 71))
			((THZCNT_1)(_code 72))
			((THZCNT_2)(_code 73))
			((THZCNT_3)(_code 74))
			((TWRCNT_0)(_code 75))
			((TWRCNT_1)(_code 76))
			((TWRCNT_2)(_code 77))
			((TWRCNT_3)(_code 78))
			((TWPHCNT_0)(_code 79))
			((TWPHCNT_1)(_code 80))
			((TWPHCNT_2)(_code 81))
			((TWPHCNT_3)(_code 82))
			((TPACC_0)(_code 83))
			((TPACC_1)(_code 84))
			((TPACC_2)(_code 85))
			((TPACC_3)(_code 86))
			((TLZCNT_0)(_code 87))
			((TLZCNT_1)(_code 88))
			((TLZCNT_2)(_code 89))
			((TLZCNT_3)(_code 90))
			((TP_WR_REC_CNT_0)(_code 91))
			((TP_WR_REC_CNT_1)(_code 92))
			((TP_WR_REC_CNT_2)(_code 93))
			((TP_WR_REC_CNT_3)(_code 94))
		)
		(_port
			((Bus2IP_Mem_CS)(bus2ip_cs_reg))
			((Bus2IP_Addr)(Bus2IP_Addr))
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_Reset)(Bus2IP_Reset))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((New_page_access)(new_page_access))
			((Parity_enable)(Parity_enable))
			((Parity_type)(Parity_type))
			((psram_page_mode)(psram_page_mode))
			((Twr_data)(twr_data))
			((Twph_data)(twph_data))
			((Tlz_data)(tlz_data))
			((Trd_data)(trd_data))
			((Thz_data)(thz_data))
			((Tpacc_data)(tpacc_data))
			((Twr_rec_data)(twr_rec_data_int))
			((Synch_mem)(synch_mem1))
			((Mem_width_bytes)(mem_width_bytes))
			((Two_pipe_delay)(two_pipe_delay))
			((Datawidth_match)(datawidth_match))
		)
	)
	(_inst MEM_STEER_I 0 9371(_ent . mem_steer)
		(_gen
			((C_NUM_BANKS_MEM)(_code 95))
			((C_MAX_MEM_WIDTH)(_code 96))
			((C_MIN_MEM_WIDTH)(_code 97))
			((C_IPIF_DWIDTH)(_code 98))
			((C_IPIF_AWIDTH)(_code 99))
			((C_PARITY_TYPE_MEMORY)(_code 100))
			((C_ADDR_CNTR_WIDTH)(_code 101))
			((C_GLOBAL_DATAWIDTH_MATCH)(_code 102))
			((C_GLOBAL_SYNC_MEM)(_code 103))
		)
		(_port
			((Clk)(Bus2IP_Clk))
			((Rst)(Bus2IP_Reset))
			((Bus2IP_Data)(Bus2IP_Data))
			((Bus2IP_BE)(bus2ip_ben_int))
			((Bus2IP_Mem_CS)(bus2ip_cs_reg))
			((Bus2IP_RdReq)(bus2Mem_RdReq))
			((Bus2IP_Burst)(bus2ip_burst))
			((Write_req_ack)(write_req_ack))
			((Read_req_ack)(read_req_ack))
			((Read_ack)(read_ack))
			((Read_data_en)(read_data_en))
			((MSM_Mem_CEN)(mem_CEN_cmb))
			((MSM_Mem_OEN)(mem_OEN_cmb))
			((MSM_Mem_WEN)(mem_WEN_cmb))
			((MSM_Mem_RNW)(mem_RNW_cmb))
			((Mem2Bus_WrAddrAck)(mem2Bus_WrAddrAck))
			((Mem2Bus_WrAck)(mem2Bus_WrAck))
			((Mem2Bus_RdAddrAck)(mem2Bus_RdAddrAck))
			((Mem2Bus_RdAck)(mem2Bus_RdAck))
			((Mem2Bus_Data)(mem2Bus_Data))
			((Mem_width_bytes)(mem_width_bytes))
			((Synch_mem)(synch_mem1))
			((Two_pipe_delay)(two_pipe_delay))
			((single_transaction)(single_transaction))
			((parity_error_mem)(parity_error_mem))
			((Parity_enable)(Parity_enable))
			((Parity_type)(Parity_type))
			((Parity_err)(Parity_err_i))
			((Addr_cnt)(addr_cnt))
			((Addr_align)(addr_align_write))
			((Addr_align_rd)(addr_align_rd))
			((MemSteer_Mem_DQ_I)(mem_dq_i_int))
			((MemSteer_Mem_DQ_O)(mem_dq_o_int))
			((MemSteer_Mem_DQ_T)(mem_dq_t_int))
			((MemSteer_Mem_DQ_prty_I)(mem_dq_parity_i_int))
			((MemSteer_Mem_DQ_prty_O)(mem_dq_parity_o_int))
			((MemSteer_Mem_DQ_prty_T)(mem_dq_parity_t_int))
			((MemSteer_Mem_CEN)(mem_cen_int))
			((MemSteer_Mem_OEN)(mem_oen_int))
			((MemSteer_Mem_WEN)(mem_wen_int))
			((MemSteer_Mem_QWEN)(mem_qwen_int))
			((MemSteer_Mem_BEN)(mem_ben_int))
			((MemSteer_Mem_CE)(mem_ce_int))
			((MemSteer_Mem_RNW)(mem_rnw_int))
			((Bus2IP_RdReq_emc)(Bus2IP_RdReq_emc))
			((Bus2IP_WrReq_emc)(Bus2IP_WrReq_emc))
			((Write_req_data_ack)(Write_req_data_ack))
			((Write_req_addr_ack)(Write_req_addr_ack))
			((address_strobe_c)(address_strobe_c))
			((be_strobe_c)(be_strobe_c))
			((data_strobe_c)(data_strobe_c))
			((ns_idle)(ns_idle))
			((Linear_flash_rd_data_ack)(Linear_flash_rd_data_ack))
			((Linear_flash_brst_rd_flag)(Linear_flash_brst_rd_flag))
			((last_addr)(last_addr1))
			((stop_oen)(stop_oen))
			((cycle_end)(cycle_End))
			((axi_arsize)(axi_arsize))
			((axi_trans_size_reg)(axi_trans_size_reg))
		)
	)
	(_inst IO_REGISTERS_I 0 9466(_ent . io_registers)
		(_gen
			((C_INCLUDE_NEGEDGE_IOREGS)(_code 104))
			((C_IPIF_AWIDTH)(_code 105))
			((C_MAX_MEM_WIDTH)(_code 106))
			((C_NUM_BANKS_MEM)(_code 107))
		)
		(_port
			((Mem_A_int)(mem_a_int))
			((Mem_DQ_I_int)(mem_dq_i_int))
			((Mem_DQ_O_int)(mem_dq_o_int))
			((Mem_DQ_T_int)(mem_dq_t_int))
			((Mem_DQ_PARITY_I_int)(mem_dq_parity_i_int))
			((Mem_DQ_PARITY_O_int)(mem_dq_parity_o_int))
			((Mem_DQ_PARITY_T_int)(mem_dq_parity_t_int))
			((Mem_CEN_int)(mem_cen_int))
			((Mem_OEN_int)(mem_oen_int))
			((Mem_WEN_int)(mem_wen_int))
			((Mem_QWEN_int)(mem_qwen_int))
			((Mem_BEN_int)(mem_ben_int))
			((Mem_RPN_int)(mem_rpn_int))
			((Mem_CE_int)(mem_ce_int))
			((Mem_ADV_LDN_int)(mem_adv_ldn_int))
			((Mem_LBON_int)(mem_lbon_int))
			((Mem_CKEN_int)(mem_cken_int))
			((Mem_RNW_int)(mem_rnw_int))
			((Mem_Addr_rst)(Mem_Addr_rst))
			((Mem_A)(Mem_A))
			((Mem_DQ_I)(Mem_DQ_I))
			((Mem_DQ_O)(Mem_DQ_O))
			((Mem_DQ_T)(Mem_DQ_T))
			((Mem_DQ_PRTY_I)(Mem_DQ_PRTY_I))
			((Mem_DQ_PRTY_O)(Mem_DQ_PRTY_O))
			((Mem_DQ_PRTY_T)(Mem_DQ_PRTY_T))
			((Mem_CEN)(Mem_CEN))
			((Mem_OEN)(Mem_OEN))
			((Mem_WEN)(Mem_WEN))
			((Mem_QWEN)(Mem_QWEN))
			((Mem_BEN)(Mem_BEN))
			((Mem_RPN)(Mem_RPN))
			((Mem_CE)(Mem_CE))
			((Mem_ADV_LDN)(Mem_ADV_LDN))
			((Mem_LBON)(Mem_LBON))
			((Mem_CKEN)(Mem_CKEN))
			((Mem_RNW)(Mem_RNW))
			((Linear_flash_brst_rd_flag)(Linear_flash_brst_rd_flag))
			((Clk)(Bus2IP_Clk))
			((RdClk)(RdClk))
			((Rst)(Bus2IP_Reset))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~4~12 0 8055(_scalar (_to i 1 i 4))))
		(_gen(_int C_NUM_BANKS_MEM 0 0 8055 \1\ (_ent gms((i 1)))))
		(_gen(_int C_IPIF_DWIDTH -1 0 8057 \32\ (_ent gms((i 32)))))
		(_gen(_int C_IPIF_AWIDTH -1 0 8058 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PAGE_SIZE -1 0 8060 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 8062(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM0_BASEADDR 1 0 8062(_ent(_string \"00110000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 8063(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM0_HIGHADDR 2 0 8063(_ent(_string \"00110000000000001111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 8064(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM1_BASEADDR 3 0 8064(_ent(_string \"01000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 8065(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM1_HIGHADDR 4 0 8065(_ent(_string \"01000000000000001111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 8066(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM2_BASEADDR 5 0 8066(_ent(_string \"01010000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 8067(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM2_HIGHADDR 6 0 8067(_ent(_string \"01010000000000001111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 8068(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM3_BASEADDR 7 0 8068(_ent(_string \"01100000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 8069(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_MEM3_HIGHADDR 8 0 8069(_ent(_string \"01100000000000001111111111111111"\))))
		(_gen(_int C_INCLUDE_NEGEDGE_IOREGS -1 0 8071 \0\ (_ent((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_0 -1 0 8072 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_1 -1 0 8073 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_2 -1 0 8074 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PAGEMODE_FLASH_3 -1 0 8075 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~8~to~64~12 0 8077(_scalar (_to i 8 i 64))))
		(_gen(_int C_MEM0_WIDTH 9 0 8077 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~64~128 0 8078(_scalar (_to i 8 i 64))))
		(_gen(_int C_MEM1_WIDTH 10 0 8078 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~64~129 0 8079(_scalar (_to i 8 i 64))))
		(_gen(_int C_MEM2_WIDTH 11 0 8079 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~64~1210 0 8080(_scalar (_to i 8 i 64))))
		(_gen(_int C_MEM3_WIDTH 12 0 8080 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~64~1211 0 8081(_scalar (_to i 8 i 64))))
		(_gen(_int C_MAX_MEM_WIDTH 13 0 8081 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~5~12 0 8083(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM0_TYPE 14 0 8083 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~5~1212 0 8084(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM1_TYPE 15 0 8084 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~5~1213 0 8085(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM2_TYPE 16 0 8085 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~5~1214 0 8086(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM3_TYPE 17 0 8086 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 8088(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_0 18 0 8088 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~1215 0 8089(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_1 19 0 8089 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~1216 0 8090(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_2 20 0 8090 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~1217 0 8091(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_3 21 0 8091 \0\ (_ent gms((i 0)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_0 -1 0 8093 \0\ (_ent gms((i 0)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_1 -1 0 8094 \0\ (_ent gms((i 0)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_2 -1 0 8095 \0\ (_ent gms((i 0)))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_3 -1 0 8096 \0\ (_ent gms((i 0)))))
		(_gen(_int C_BUS_CLOCK_PERIOD_PS -1 0 8098 \10000\ (_ent gms((i 10000)))))
		(_gen(_int C_SYNCH_MEM_0 -1 0 8101 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SYNCH_PIPEDELAY_0 -1 0 8103 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_0 -1 0 8104 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_0 -1 0 8105 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_0 -1 0 8106 \25\ (_ent((i 25)))))
		(_gen(_int C_THZCE_PS_MEM_0 -1 0 8107 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_0 -1 0 8108 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_0 -1 0 8109 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_0 -1 0 8110 \12000\ (_ent gms((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_0 -1 0 8111 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_0 -1 0 8112 \0\ (_ent gms((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_0 -1 0 8113 \100000\ (_ent((i 100000)))))
		(_gen(_int C_SYNCH_MEM_1 -1 0 8117 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SYNCH_PIPEDELAY_1 -1 0 8119 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_1 -1 0 8120 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_1 -1 0 8121 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_1 -1 0 8122 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_1 -1 0 8123 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_1 -1 0 8124 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_1 -1 0 8125 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_1 -1 0 8126 \12000\ (_ent gms((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_1 -1 0 8127 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_1 -1 0 8128 \0\ (_ent gms((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_1 -1 0 8129 \100000\ (_ent((i 100000)))))
		(_gen(_int C_SYNCH_MEM_2 -1 0 8132 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SYNCH_PIPEDELAY_2 -1 0 8134 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_2 -1 0 8135 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_2 -1 0 8136 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_2 -1 0 8137 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_2 -1 0 8138 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_2 -1 0 8139 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_2 -1 0 8140 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_2 -1 0 8141 \12000\ (_ent gms((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_2 -1 0 8142 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_2 -1 0 8143 \0\ (_ent gms((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_2 -1 0 8144 \100000\ (_ent((i 100000)))))
		(_gen(_int C_SYNCH_MEM_3 -1 0 8147 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SYNCH_PIPEDELAY_3 -1 0 8149 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_3 -1 0 8150 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_3 -1 0 8151 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_3 -1 0 8152 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_3 -1 0 8153 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_3 -1 0 8154 \7000\ (_ent gms((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_3 -1 0 8155 \15000\ (_ent gms((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_3 -1 0 8156 \12000\ (_ent gms((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_3 -1 0 8157 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_3 -1 0 8158 \0\ (_ent gms((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_3 -1 0 8159 \100000\ (_ent((i 100000)))))
		(_port(_int Bus2IP_Clk -2 0 8162(_ent(_in)(_event))))
		(_port(_int RdClk -2 0 8163(_ent(_in))))
		(_port(_int Bus2IP_Reset -2 0 8164(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~12 0 8167(_array -2((_to i 0 c 108)))))
		(_port(_int Bus2IP_Addr 22 0 8167(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~12 0 8168(_array -2((_to i 0 c 109)))))
		(_port(_int Bus2IP_BE 23 0 8168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~12 0 8169(_array -2((_to i 0 c 110)))))
		(_port(_int Bus2IP_Data 24 0 8169(_ent(_in))))
		(_port(_int Bus2IP_RNW -2 0 8170(_ent(_in))))
		(_port(_int Bus2IP_Burst -2 0 8171(_ent(_in))))
		(_port(_int Bus2IP_WrReq -2 0 8172(_ent(_in))))
		(_port(_int Bus2IP_RdReq -2 0 8173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~12 0 8174(_array -2((_to i 0 c 111)))))
		(_port(_int Bus2IP_Mem_CS 25 0 8174(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8175(_array -2((_to i 0 i 7)))))
		(_port(_int Bus2IP_BurstLength 26 0 8175(_ent(_in))))
		(_port(_int Linear_flash_brst_rd_flag -2 0 8176(_ent(_in))))
		(_port(_int Linear_flash_rd_data_ack -2 0 8177(_ent(_in))))
		(_port(_int Bus2IP_RdReq_emc -2 0 8178(_ent(_in))))
		(_port(_int Bus2IP_WrReq_emc -2 0 8179(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~1219 0 8181(_array -2((_to i 0 c 112)))))
		(_port(_int IP2Bus_Data 27 0 8181(_ent(_out))))
		(_port(_int IP2Bus_errAck -2 0 8182(_ent(_out))))
		(_port(_int IP2Bus_retry -2 0 8183(_ent(_out))))
		(_port(_int IP2Bus_toutSup -2 0 8184(_ent(_out))))
		(_port(_int IP2Bus_RdAck -2 0 8185(_ent(_out))))
		(_port(_int IP2Bus_WrAck -2 0 8186(_ent(_out))))
		(_port(_int IP2Bus_AddrAck -2 0 8187(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~1221 0 8189(_array -2((_to i 0 c 113)))))
		(_port(_int parity_error_adrss 28 0 8189(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 8190(_array -2((_to i 0 i 1)))))
		(_port(_int parity_error_mem 29 0 8190(_ent(_out))))
		(_port(_int Type_of_xfer -2 0 8191(_ent(_in))))
		(_port(_int psram_page_mode -2 0 8192(_ent(_in))))
		(_port(_int original_wrce -2 0 8193(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~12 0 8195(_array -2((_to i 0 c 114)))))
		(_port(_int Mem_DQ_I 30 0 8195(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~1223 0 8196(_array -2((_to i 0 c 115)))))
		(_port(_int Mem_DQ_O 31 0 8196(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~1225 0 8197(_array -2((_to i 0 c 116)))))
		(_port(_int Mem_DQ_T 32 0 8197(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~12 0 8199(_array -2((_to i 0 c 117)))))
		(_port(_int Mem_DQ_PRTY_I 33 0 8199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1227 0 8200(_array -2((_to i 0 c 118)))))
		(_port(_int Mem_DQ_PRTY_O 34 0 8200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1229 0 8201(_array -2((_to i 0 c 119)))))
		(_port(_int Mem_DQ_PRTY_T 35 0 8201(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~1231 0 8203(_array -2((_to i 0 c 120)))))
		(_port(_int Mem_A 36 0 8203(_ent(_out))))
		(_port(_int Mem_RPN -2 0 8204(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1233 0 8205(_array -2((_to i 0 c 121)))))
		(_port(_int Mem_CEN 37 0 8205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1235 0 8206(_array -2((_to i 0 c 122)))))
		(_port(_int Mem_OEN 38 0 8206(_ent(_out))))
		(_port(_int Mem_WEN -2 0 8207(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1237 0 8208(_array -2((_to i 0 c 123)))))
		(_port(_int Mem_QWEN 39 0 8208(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~1239 0 8209(_array -2((_to i 0 c 124)))))
		(_port(_int Mem_BEN 40 0 8209(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~1241 0 8210(_array -2((_to i 0 c 125)))))
		(_port(_int Mem_CE 41 0 8210(_ent(_out))))
		(_port(_int Mem_ADV_LDN -2 0 8211(_ent(_out))))
		(_port(_int Mem_LBON -2 0 8212(_ent(_out))))
		(_port(_int Mem_CKEN -2 0 8213(_ent(_out))))
		(_port(_int Mem_RNW -2 0 8214(_ent(_out))))
		(_port(_int Cre_reg_en -2 0 8215(_ent(_in))))
		(_port(_int Mem_WAIT -2 0 8216(_ent(_in))))
		(_port(_int Synch_mem12 -2 0 8217(_ent(_out))))
		(_port(_int last_addr1 -2 0 8218(_ent(_in))))
		(_port(_int pr_idle -2 0 8219(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8220(_array -2((_dto i 1 i 0)))))
		(_port(_int axi_trans_size_reg 42 0 8220(_ent(_in))))
		(_port(_int axi_wvalid -2 0 8221(_ent(_in))))
		(_port(_int axi_wlast -2 0 8222(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8223(_array -2((_dto i 2 i 0)))))
		(_port(_int axi_arsize 43 0 8223(_ent(_in))))
		(_port(_int Parity_err -2 0 8224(_ent(_out))))
		(_type(_int EMC_ARRAY_TYPE 0 8290(_array -1((_to i 0 i 3)))))
		(_type(_int INTEGER_ARRAY 0 8293(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~13 0 8296(_array -2((_to i 0 c 126)))))
		(_type(_int MEM_ADDR_ARRAY 0 8295(_array 46((_to i 0 c 127)))))
		(_type(_int ~INTEGER~range~0~to~16~13 0 8306(_scalar (_to i 0 i 16))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 8322(_scalar (_to i 0 i 10))))
		(_cnst(_int MIN_MEM_WIDTH -1 0 8361(_arch((i 8)))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 8364(_scalar (_to i 0 i 4))))
		(_cnst(_int ADDR_OFFSET 50 0 8364(_arch gms(_code 128))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 8367(_scalar (_to i 1 i 5))))
		(_cnst(_int ADDR_CNTR_WIDTH 51 0 8367(_arch gms(_code 129))))
		(_cnst(_int SYNCH_MEM_ARRAY 44 0 8371(_arch gms(_code 130))))
		(_cnst(_int DATAWIDTH_MATCH_ARRAY 44 0 8377(_arch gms(_code 131))))
		(_cnst(_int C_PAGEMODE_FLASH 44 0 8383(_arch gms(_code 132))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 8397(_scalar (_to i 0 i 2))))
		(_type(_int MEM_PARITY_ARRAY_TYPE 0 8397(_array 52((_to i 0 i 3)))))
		(_cnst(_int MEM_PARITY_TYPE_ARRAY 44 0 8399(_arch gms(_code 133))))
		(_cnst(_int C_FLASH_TYPE_MEM 44 0 8414(_arch gms(_code 134))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 8426(_scalar (_to i 0 i 1))))
		(_cnst(_int GLOBAL_SYNC_MEM 54 0 8426(_arch gms(_code 135))))
		(_type(_int ~INTEGER~range~0~to~1~133 0 8431(_scalar (_to i 0 i 1))))
		(_cnst(_int GLOBAL_DATAWIDTH_MATCH 55 0 8431(_arch gms(_code 136))))
		(_type(_int ~INTEGER~range~0~to~1~134 0 8436(_scalar (_to i 0 i 1))))
		(_cnst(_int PAGEMODE_FLASH 56 0 8436(_arch gms(_code 137))))
		(_type(_int ~INTEGER~range~0~to~2~135 0 8446(_scalar (_to i 0 i 2))))
		(_cnst(_int PARITY_TYPE_MEMORY 57 0 8446(_arch gms(_code 138))))
		(_type(_int ~INTEGER~range~0~to~1~136 0 8450(_scalar (_to i 0 i 1))))
		(_cnst(_int FLASH_TYP_MEM 58 0 8450(_arch gms(_code 139))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 8476(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_CLKS_0 59 0 8476(_arch gms(_code 140))))
		(_type(_int ~INTEGER~range~0~to~31~137 0 8480(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_CLKS_1 60 0 8480(_arch gms(_code 141))))
		(_type(_int ~INTEGER~range~0~to~31~138 0 8484(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_CLKS_2 61 0 8484(_arch gms(_code 142))))
		(_type(_int ~INTEGER~range~0~to~31~139 0 8488(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_CLKS_3 62 0 8488(_arch gms(_code 143))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 8493(_array -2((_to i 0 i 4)))))
		(_cnst(_int TRDCNT_0 63 0 8493(_arch gms(_code 144))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1311 0 8496(_array -2((_to i 0 i 4)))))
		(_cnst(_int TRDCNT_1 64 0 8496(_arch gms(_code 145))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1313 0 8499(_array -2((_to i 0 i 4)))))
		(_cnst(_int TRDCNT_2 65 0 8499(_arch gms(_code 146))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1315 0 8502(_array -2((_to i 0 i 4)))))
		(_cnst(_int TRDCNT_3 66 0 8502(_arch gms(_code 147))))
		(_type(_int ~INTEGER~range~0~to~31~1316 0 8508(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_TPACC_0 67 0 8508(_arch gms(_code 148))))
		(_type(_int ~INTEGER~range~0~to~31~1317 0 8511(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_TPACC_1 68 0 8511(_arch gms(_code 149))))
		(_type(_int ~INTEGER~range~0~to~31~1318 0 8514(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_TPACC_2 69 0 8514(_arch gms(_code 150))))
		(_type(_int ~INTEGER~range~0~to~31~1319 0 8517(_scalar (_to i 0 i 31))))
		(_cnst(_int TRD_TPACC_3 70 0 8517(_arch gms(_code 151))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1321 0 8521(_array -2((_to i 0 i 4)))))
		(_cnst(_int TPACC_0 71 0 8521(_arch gms(_code 152))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1323 0 8524(_array -2((_to i 0 i 4)))))
		(_cnst(_int TPACC_1 72 0 8524(_arch gms(_code 153))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1325 0 8527(_array -2((_to i 0 i 4)))))
		(_cnst(_int TPACC_2 73 0 8527(_arch gms(_code 154))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1327 0 8530(_array -2((_to i 0 i 4)))))
		(_cnst(_int TPACC_3 74 0 8530(_arch gms(_code 155))))
		(_type(_int ~INTEGER~range~0~to~31~1328 0 8550(_scalar (_to i 0 i 31))))
		(_cnst(_int THZ_CLKS_0 75 0 8550(_arch gms(_code 156))))
		(_type(_int ~INTEGER~range~0~to~31~1329 0 8554(_scalar (_to i 0 i 31))))
		(_cnst(_int THZ_CLKS_1 76 0 8554(_arch gms(_code 157))))
		(_type(_int ~INTEGER~range~0~to~31~1330 0 8558(_scalar (_to i 0 i 31))))
		(_cnst(_int THZ_CLKS_2 77 0 8558(_arch gms(_code 158))))
		(_type(_int ~INTEGER~range~0~to~31~1331 0 8562(_scalar (_to i 0 i 31))))
		(_cnst(_int THZ_CLKS_3 78 0 8562(_arch gms(_code 159))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1333 0 8567(_array -2((_to i 0 i 4)))))
		(_cnst(_int THZCNT_0 79 0 8567(_arch gms(_code 160))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1335 0 8570(_array -2((_to i 0 i 4)))))
		(_cnst(_int THZCNT_1 80 0 8570(_arch gms(_code 161))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1337 0 8573(_array -2((_to i 0 i 4)))))
		(_cnst(_int THZCNT_2 81 0 8573(_arch gms(_code 162))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1339 0 8576(_array -2((_to i 0 i 4)))))
		(_cnst(_int THZCNT_3 82 0 8576(_arch gms(_code 163))))
		(_type(_int ~INTEGER~range~0~to~31~1340 0 8587(_scalar (_to i 0 i 31))))
		(_cnst(_int TWR_CLKS_0 83 0 8587(_arch gms(_code 164))))
		(_type(_int ~INTEGER~range~0~to~31~1341 0 8591(_scalar (_to i 0 i 31))))
		(_cnst(_int TWR_CLKS_1 84 0 8591(_arch gms(_code 165))))
		(_type(_int ~INTEGER~range~0~to~31~1342 0 8595(_scalar (_to i 0 i 31))))
		(_cnst(_int TWR_CLKS_2 85 0 8595(_arch gms(_code 166))))
		(_type(_int ~INTEGER~range~0~to~31~1343 0 8599(_scalar (_to i 0 i 31))))
		(_cnst(_int TWR_CLKS_3 86 0 8599(_arch gms(_code 167))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1345 0 8604(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWRCNT_0 87 0 8604(_arch gms(_code 168))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1347 0 8607(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWRCNT_1 88 0 8607(_arch gms(_code 169))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1349 0 8610(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWRCNT_2 89 0 8610(_arch gms(_code 170))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1351 0 8613(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWRCNT_3 90 0 8613(_arch gms(_code 171))))
		(_type(_int ~INTEGER~range~0~to~31~1352 0 8621(_scalar (_to i 0 i 31))))
		(_cnst(_int TWPH_CLKS_0 91 0 8621(_arch gms(_code 172))))
		(_type(_int ~INTEGER~range~0~to~31~1353 0 8624(_scalar (_to i 0 i 31))))
		(_cnst(_int TWPH_CLKS_1 92 0 8624(_arch gms(_code 173))))
		(_type(_int ~INTEGER~range~0~to~31~1354 0 8627(_scalar (_to i 0 i 31))))
		(_cnst(_int TWPH_CLKS_2 93 0 8627(_arch gms(_code 174))))
		(_type(_int ~INTEGER~range~0~to~31~1355 0 8630(_scalar (_to i 0 i 31))))
		(_cnst(_int TWPH_CLKS_3 94 0 8630(_arch gms(_code 175))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1357 0 8634(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWPHCNT_0 95 0 8634(_arch gms(_code 176))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1359 0 8637(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWPHCNT_1 96 0 8637(_arch gms(_code 177))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1361 0 8640(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWPHCNT_2 97 0 8640(_arch gms(_code 178))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1363 0 8643(_array -2((_to i 0 i 4)))))
		(_cnst(_int TWPHCNT_3 98 0 8643(_arch gms(_code 179))))
		(_type(_int ~INTEGER~range~0~to~31~1364 0 8662(_scalar (_to i 0 i 31))))
		(_cnst(_int TLZ_CLKS_0 99 0 8662(_arch gms(_code 180))))
		(_type(_int ~INTEGER~range~0~to~31~1365 0 8665(_scalar (_to i 0 i 31))))
		(_cnst(_int TLZ_CLKS_1 100 0 8665(_arch gms(_code 181))))
		(_type(_int ~INTEGER~range~0~to~31~1366 0 8668(_scalar (_to i 0 i 31))))
		(_cnst(_int TLZ_CLKS_2 101 0 8668(_arch gms(_code 182))))
		(_type(_int ~INTEGER~range~0~to~31~1367 0 8671(_scalar (_to i 0 i 31))))
		(_cnst(_int TLZ_CLKS_3 102 0 8671(_arch gms(_code 183))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1369 0 8675(_array -2((_to i 0 i 4)))))
		(_cnst(_int TLZCNT_0 103 0 8675(_arch gms(_code 184))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1371 0 8678(_array -2((_to i 0 i 4)))))
		(_cnst(_int TLZCNT_1 104 0 8678(_arch gms(_code 185))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1373 0 8681(_array -2((_to i 0 i 4)))))
		(_cnst(_int TLZCNT_2 105 0 8681(_arch gms(_code 186))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1375 0 8684(_array -2((_to i 0 i 4)))))
		(_cnst(_int TLZCNT_3 106 0 8684(_arch gms(_code 187))))
		(_type(_int ~INTEGER~range~0~to~65535~13 0 8692(_scalar (_to i 0 i 65535))))
		(_cnst(_int TWR_REC_TIME_0 107 0 8692(_arch gms(_code 188))))
		(_type(_int ~INTEGER~range~0~to~65535~1376 0 8695(_scalar (_to i 0 i 65535))))
		(_cnst(_int TWR_REC_TIME_1 108 0 8695(_arch gms(_code 189))))
		(_type(_int ~INTEGER~range~0~to~65535~1377 0 8698(_scalar (_to i 0 i 65535))))
		(_cnst(_int TWR_REC_TIME_2 109 0 8698(_arch gms(_code 190))))
		(_type(_int ~INTEGER~range~0~to~65535~1378 0 8701(_scalar (_to i 0 i 65535))))
		(_cnst(_int TWR_REC_TIME_3 110 0 8701(_arch gms(_code 191))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 8704(_array -2((_to i 0 i 15)))))
		(_cnst(_int TP_WR_REC_CNT_0 111 0 8704(_arch gms(_code 192))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1380 0 8707(_array -2((_to i 0 i 15)))))
		(_cnst(_int TP_WR_REC_CNT_1 112 0 8707(_arch gms(_code 193))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1382 0 8710(_array -2((_to i 0 i 15)))))
		(_cnst(_int TP_WR_REC_CNT_2 113 0 8710(_arch gms(_code 194))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1384 0 8713(_array -2((_to i 0 i 15)))))
		(_cnst(_int TP_WR_REC_CNT_3 114 0 8713(_arch gms(_code 195))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~1386 0 8720(_array -2((_to i 0 i 4)))))
		(_sig(_int twr_data 115 0 8720(_arch(_uni))))
		(_sig(_int twr_load -2 0 8721(_arch(_uni))))
		(_sig(_int twr_cnt_en -2 0 8722(_arch(_uni))))
		(_sig(_int twr_end -2 0 8723(_arch(_uni))))
		(_sig(_int twph_data 115 0 8726(_arch(_uni))))
		(_sig(_int twph_load -2 0 8727(_arch(_uni))))
		(_sig(_int twph_cnt_en -2 0 8728(_arch(_uni))))
		(_sig(_int twph_end -2 0 8729(_arch(_uni))))
		(_sig(_int tlz_data 115 0 8732(_arch(_uni))))
		(_sig(_int tlz_load -2 0 8733(_arch(_uni))))
		(_sig(_int Tlz_cnt_en -2 0 8734(_arch(_uni))))
		(_sig(_int tlz_end -2 0 8735(_arch(_uni))))
		(_sig(_int thz_data 115 0 8738(_arch(_uni))))
		(_sig(_int thz_load -2 0 8739(_arch(_uni))))
		(_sig(_int Thz_cnt_en -2 0 8740(_arch(_uni))))
		(_sig(_int thz_end -2 0 8741(_arch(_uni))))
		(_sig(_int trd_data 115 0 8744(_arch(_uni))))
		(_sig(_int trd_load -2 0 8745(_arch(_uni))))
		(_sig(_int trd_cnt_en -2 0 8746(_arch(_uni))))
		(_sig(_int trd_end -2 0 8747(_arch(_uni))))
		(_sig(_int tpacc_data 115 0 8750(_arch(_uni))))
		(_sig(_int tpacc_load -2 0 8751(_arch(_uni))))
		(_sig(_int tpacc_cnt_en -2 0 8752(_arch(_uni))))
		(_sig(_int tpacc_end -2 0 8753(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1388 0 8761(_array -2((_to i 0 i 15)))))
		(_sig(_int twr_rec_data_int 116 0 8761(_arch(_uni))))
		(_sig(_int twr_rec_load_int -2 0 8762(_arch(_uni))))
		(_sig(_int twr_rec_cnt_en_int -2 0 8763(_arch(_uni))))
		(_sig(_int twr_rec_end_int -2 0 8764(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_BANKS_MEM-1}~13 0 8767(_array -2((_to i 0 c 196)))))
		(_sig(_int bus2ip_cs_reg 117 0 8767(_arch(_uni))))
		(_sig(_int bus2ip_cs_reg_d1 117 0 8768(_arch(_uni))))
		(_sig(_int cs_Strobe -2 0 8769(_arch(_uni))))
		(_sig(_int new_page_access -2 0 8770(_arch(_uni))))
		(_sig(_int Parity_enable -2 0 8771(_arch(_uni))))
		(_sig(_int Parity_type -2 0 8772(_arch(_uni))))
		(_sig(_int Parity_err_i -2 0 8773(_arch(_uni))))
		(_sig(_int bus2Mem_CS -2 0 8774(_arch(_uni))))
		(_sig(_int bus2Mem_RdReq -2 0 8775(_arch(_uni))))
		(_sig(_int bus2Mem_WrReq -2 0 8776(_arch(_uni))))
		(_sig(_int mem2Bus_RdAck -2 0 8777(_arch(_uni))))
		(_sig(_int mem2Bus_WrAck -2 0 8778(_arch(_uni))))
		(_sig(_int mem2Bus_RdAddrAck -2 0 8780(_arch(_uni))))
		(_sig(_int mem2Bus_WrAddrAck -2 0 8781(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH-1}~13 0 8782(_array -2((_to i 0 c 197)))))
		(_sig(_int mem2Bus_Data 118 0 8782(_arch(_uni))))
		(_sig(_int write_req_ack -2 0 8784(_arch(_uni))))
		(_sig(_int read_req_ack -2 0 8785(_arch(_uni))))
		(_sig(_int read_data_en -2 0 8786(_arch(_uni))))
		(_sig(_int read_ack -2 0 8787(_arch(_uni))))
		(_sig(_int mem_CEN_cmb -2 0 8790(_arch(_uni))))
		(_sig(_int mem_OEN_cmb -2 0 8791(_arch(_uni))))
		(_sig(_int mem_WEN_cmb -2 0 8792(_arch(_uni))))
		(_sig(_int mem_RNW_cmb -2 0 8793(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_DWIDTH/8-1}~13 0 8795(_array -2((_to i 0 c 198)))))
		(_sig(_int bus2ip_ben_int 119 0 8795(_arch(_uni))))
		(_sig(_int bus2ip_ben_fixed 119 0 8796(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_IPIF_AWIDTH-1}~1390 0 8797(_array -2((_to i 0 c 199)))))
		(_sig(_int mem_a_int 120 0 8797(_arch(_uni))))
		(_sig(_int par_error_addr 120 0 8798(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH-1}~13 0 8800(_array -2((_to i 0 c 200)))))
		(_sig(_int mem_dq_i_int 121 0 8800(_arch(_uni))))
		(_sig(_int mem_dq_o_int 121 0 8801(_arch(_uni))))
		(_sig(_int mem_dq_t_int 121 0 8802(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MAX_MEM_WIDTH/8-1}~13 0 8804(_array -2((_to i 0 c 201)))))
		(_sig(_int mem_dq_parity_i_int 122 0 8804(_arch(_uni))))
		(_sig(_int mem_dq_parity_o_int 122 0 8805(_arch(_uni))))
		(_sig(_int mem_dq_parity_t_int 122 0 8806(_arch(_uni))))
		(_sig(_int mem_cen_int 117 0 8808(_arch(_uni))))
		(_sig(_int mem_oen_int 117 0 8809(_arch(_uni))))
		(_sig(_int mem_wen_int -2 0 8810(_arch(_uni))))
		(_sig(_int mem_qwen_int 122 0 8811(_arch(_uni))))
		(_sig(_int mem_ben_int 122 0 8812(_arch(_uni))))
		(_sig(_int mem_rpn_int -2 0 8813(_arch(_uni))))
		(_sig(_int mem_ce_int 117 0 8814(_arch(_uni))))
		(_sig(_int mem_adv_ldn_int -2 0 8815(_arch(_uni))))
		(_sig(_int mem_lbon_int -2 0 8816(_arch(_uni))))
		(_sig(_int mem_cken_int -2 0 8817(_arch(_uni))))
		(_sig(_int mem_rnw_int -2 0 8818(_arch(_uni))))
		(_sig(_int mem_be_int 122 0 8819(_arch(_uni))))
		(_sig(_int addr_cnt_ce -2 0 8822(_arch(_uni))))
		(_sig(_int addr_cnt_rst -2 0 8823(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDR_CNTR_WIDTH-1}~13 0 8824(_array -2((_to i 0 c 202)))))
		(_sig(_int addr_cnt 123 0 8824(_arch(_uni))))
		(_sig(_int addr_align -2 0 8825(_arch(_uni))))
		(_sig(_int addr_align_rd -2 0 8826(_arch(_uni))))
		(_sig(_int addr_align_write -2 0 8827(_arch(_uni))))
		(_sig(_int CS_par_addr -2 0 8829(_arch(_uni))))
		(_sig(_int cycle_cnt_en -2 0 8832(_arch(_uni))))
		(_sig(_int cycle_cnt_ld -2 0 8833(_arch(_uni))))
		(_sig(_int cycle_End -2 0 8834(_arch(_uni))))
		(_sig(_int address_strobe -2 0 8835(_arch(_uni))))
		(_sig(_int data_strobe -2 0 8836(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 8839(_array -2((_to i 0 i 3)))))
		(_sig(_int mem_width_bytes 124 0 8839(_arch(_uni))))
		(_sig(_int datawidth_match -2 0 8840(_arch(_uni))))
		(_sig(_int synch_mem1 -2 0 8841(_arch(_uni))))
		(_sig(_int two_pipe_delay -2 0 8842(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_i -2 0 8843(_arch(_uni))))
		(_sig(_int IP2Bus_errAck_i -2 0 8844(_arch(_uni))))
		(_sig(_int Mem_Addr_rst -2 0 8846(_arch(_uni))))
		(_sig(_int transaction_done_i -2 0 8847(_arch(_uni))))
		(_sig(_int Bus2IP_Mem_CS_i -2 0 8848(_arch(_uni))))
		(_sig(_int single_transaction -2 0 8849(_arch(_uni))))
		(_sig(_int temp_parity_error_adrss 120 0 8851(_arch(_uni))))
		(_sig(_int last_burst_cnt -2 0 8852(_arch(_uni))))
		(_sig(_int Write_req_data_ack -2 0 8854(_arch(_uni))))
		(_sig(_int Write_req_addr_ack -2 0 8855(_arch(_uni))))
		(_sig(_int address_strobe_c -2 0 8856(_arch(_uni))))
		(_sig(_int be_strobe_c -2 0 8857(_arch(_uni))))
		(_sig(_int data_strobe_c -2 0 8858(_arch(_uni))))
		(_sig(_int pr_state_wait_temp_cmb -2 0 8859(_arch(_uni))))
		(_sig(_int ns_idle -2 0 8860(_arch(_uni))))
		(_sig(_int flash_mem_access_int -2 0 8862(_arch(_uni))))
		(_sig(_int flash_mem_access_int_1 -2 0 8863(_arch(_uni))))
		(_sig(_int int_Flash_mem_access_dis -2 0 8864(_arch(_uni))))
		(_sig(_int Adv_L_N -2 0 8865(_arch(_uni))))
		(_sig(_int stop_oen -2 0 8866(_arch(_uni))))
		(_sig(_int bus2ip_ben_all_1 -2 0 8867(_arch(_uni))))
		(_prcs
			(line__8877(_arch 0 0 8877(_assignment(_alias((mem_rpn_int)(Bus2IP_Reset)))(_simpleassign "not")(_trgt(122))(_sens(2)))))
			(line__8878(_arch 1 0 8878(_assignment(_alias((mem_adv_ldn_int)(_string \"0"\)))(_trgt(124)))))
			(line__8879(_arch 2 0 8879(_assignment(_alias((mem_lbon_int)(_string \"0"\)))(_trgt(125)))))
			(line__8880(_arch 3 0 8880(_assignment(_alias((mem_cken_int)(_string \"0"\)))(_trgt(126)))))
			(line__8881(_arch 4 0 8881(_assignment(_alias((IP2Bus_RdAck)(ip2Bus_RdAck_i)))(_simpleassign BUF)(_trgt(20))(_sens(145)))))
			(line__8882(_arch 5 0 8882(_assignment(_alias((IP2Bus_errAck)(IP2Bus_errAck_i)))(_simpleassign BUF)(_trgt(17))(_sens(146)))))
			(line__8883(_arch 6 0 8883(_assignment(_alias((Parity_err)(Parity_err_i)))(_simpleassign BUF)(_trgt(55))(_sens(90)))))
			(line__8884(_arch 7 0 8884(_assignment(_trgt(149))(_sens(10)))))
			(SINGLE_BURST_GEN_PROCESS(_arch 12 0 8938(_prcs(_simple)(_trgt(150))(_sens(7)(10)(11)))))
			(line__9159(_arch 15 0 9159(_assignment(_trgt(108))(_sens(4)(25)))))
			(line__9163(_arch 16 0 9163(_assignment(_trgt(165))(_sens(4)))))
			(line__9165(_arch 17 0 9165(_assignment(_trgt(23))(_sens(145)(146)(151)))))
			(line__9527(_arch 18 0 9527(_assignment(_alias((synch_mem12)(synch_mem1)))(_simpleassign BUF)(_trgt(48))(_sens(143)))))
		)
		(_subprogram
			(_int log2 19 0 8242(_arch(_func -1)))
			(_int max2 20 0 8272(_arch(_func)))
			(_int not_all_zeros 21 0 8303(_arch(_func)))
			(_int check_flash_mem 22 0 8319(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1668183366 1852795252 1735355424 1701978162 1986618723 1629512805 1836410738 544501349 1735549292 1948283493 544104808 544437353 1634754915 1768712546 1864399220 1580343398 539897907)
	)
	(_model . imp 203 -1)
)
