{
    "0": "L1:\n",
    "1": "DIV R8,R40,R38\n",
    "2": "DIV R16,R12,R6\n",
    "3": "BEQZ R20,L2\n",
    "4": "WRS 78869\n",
    "5": "SUB R45,R33,R44\n",
    "6": "ADD R4,R33,R40\n",
    "7": "LOAD R21,R7,832\n",
    "8": "IADDR R4,L2\n",
    "9": "IADDR R32,L2\n",
    "10": "L2:\n",
    "11": "HALT\n",
    "12": "XOR R16,R42,R2\n",
    "cycles taken": 8,
    "13": "L3:\n",
    "14": "ADD R45,R16,R19\n",
    "15": "ADD R2,R12,R45\n",
    "16": "BEQZ R45,L4\n",
    "17": "ADDI R12,R42,178\n",
    "18": "DIVI R23,R42,3886\n",
    "19": "DIVI R28,R26,1144\n",
    "20": "L4:\n",
    "21": "HALT\n",
    "22": "ADDI R44,R16,3572\n",
    "23": "ADDI R40,R11,3193\n",
    "24": "BLTZ R16,L3\n",
    "25": "SUB R42,R39,R5\n",
    "26": "ADDI R39,R38,125\n",
    "27": "L3:\n",
    "28": "HALT\n",
    "29": "SUBI R23,R28,185\n",
    "30": "IADDR R0,L3\n",
    "31": "L3:\n",
    "32": "HALT\n"
}