Analysis & Synthesis report for mobileNet
Sat May 03 23:18:19 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|masterControl:masterControlBlock|state_q
 12. State Machine - |top|writeBackControl:writeBackControlBlock|state_q
 13. State Machine - |top|ramControl:destinationRam2Block|state_q
 14. State Machine - |top|ramControl:destinationRam1Block|state_q
 15. State Machine - |top|ramControl:destinationRam0Block|state_q
 16. State Machine - |top|averageControl:averageControlBlock|state_q
 17. State Machine - |top|ramControl:sourceRam2Block|state_q
 18. State Machine - |top|ramControl:sourceRam1Block|state_q
 19. State Machine - |top|ramControl:sourceRam0Block|state_q
 20. State Machine - |top|fetchingControl:fetchingControlBlock|state_q
 21. State Machine - |top|storeCamControl:controlStoreToSdramBlock|state_q
 22. State Machine - |top|controlWriteToFifo:controlWriteFifoBlock|state_q
 23. State Machine - |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state
 24. State Machine - |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state
 25. State Machine - |top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state
 26. State Machine - |top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state
 27. Registers Protected by Synthesis
 28. User-Specified and Inferred Latches
 29. Registers Removed During Synthesis
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component
 35. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated
 36. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p
 37. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p
 38. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram
 39. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp
 40. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp
 41. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 42. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 43. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_brp
 44. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_bwp
 45. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 46. Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 47. Source assignments for ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated
 48. Source assignments for ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated
 49. Source assignments for ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated
 50. Source assignments for camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated
 51. Parameter Settings for User Entity Instance: mypll:PllBlock|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0
 53. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1
 54. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1
 55. Parameter Settings for User Entity Instance: fifoMem:fifoBlock|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: sdram_controller:sdramControlBlock
 57. Parameter Settings for Inferred Entity Instance: ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0
 58. Parameter Settings for Inferred Entity Instance: ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0
 59. Parameter Settings for Inferred Entity Instance: ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0
 60. Parameter Settings for Inferred Entity Instance: camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0
 61. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0
 62. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5|lpm_mult:Mult0
 63. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5|lpm_mult:Mult0
 64. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7|lpm_mult:Mult0
 65. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6|lpm_mult:Mult0
 66. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3|lpm_mult:Mult0
 67. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2|lpm_mult:Mult0
 68. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1|lpm_mult:Mult0
 69. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7|lpm_mult:Mult0
 71. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6|lpm_mult:Mult0
 72. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3|lpm_mult:Mult0
 73. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2|lpm_mult:Mult0
 74. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1|lpm_mult:Mult0
 75. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0|lpm_mult:Mult0
 76. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7|lpm_mult:Mult0
 77. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6|lpm_mult:Mult0
 78. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3|lpm_mult:Mult0
 79. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2|lpm_mult:Mult0
 80. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1|lpm_mult:Mult0
 81. Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0|lpm_mult:Mult0
 82. altpll Parameter Settings by Entity Instance
 83. dcfifo Parameter Settings by Entity Instance
 84. altsyncram Parameter Settings by Entity Instance
 85. lpm_mult Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "selDataForWriteBack:selDataForWriteBackBlock"
 87. Port Connectivity Checks: "writeBackControl:writeBackControlBlock"
 88. Port Connectivity Checks: "ramControl:destinationRam2Block"
 89. Port Connectivity Checks: "ramControl:destinationRam1Block"
 90. Port Connectivity Checks: "ramControl:destinationRam0Block"
 91. Port Connectivity Checks: "fullyConnected:fullyConnectedBlock"
 92. Port Connectivity Checks: "ramControl:sourceRam2Block"
 93. Port Connectivity Checks: "ramControl:sourceRam1Block"
 94. Port Connectivity Checks: "ramControl:sourceRam0Block"
 95. Port Connectivity Checks: "selAddrSourceRam:selAddrSource2"
 96. Port Connectivity Checks: "selAddrSourceRam:selAddrSource1"
 97. Port Connectivity Checks: "sdram_controller:sdramControlBlock"
 98. Port Connectivity Checks: "fifoMem:fifoBlock"
 99. Port Connectivity Checks: "camera_configure:camera_configure_0"
100. Port Connectivity Checks: "mypll:PllBlock"
101. Post-Synthesis Netlist Statistics for Top Partition
102. Elapsed Time Per Partition
103. Analysis & Synthesis Messages
104. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 03 23:18:19 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mobileNet                                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,117                                       ;
;     Total combinational functions  ; 2,783                                       ;
;     Dedicated logic registers      ; 741                                         ;
; Total registers                    ; 741                                         ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 126,976                                     ;
; Embedded Multiplier 9-bit elements ; 42                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; mobileNet          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; ../src/zeroPadding.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/zeroPadding.v                         ;         ;
; ../src/writeBackControl.v        ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/writeBackControl.v                    ;         ;
; ../src/top.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v                                 ;         ;
; ../src/storeCamControl.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/storeCamControl.v                     ;         ;
; ../src/selDataForWriteBack.v     ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/selDataForWriteBack.v                 ;         ;
; ../src/selAddrSourceRam.v        ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/selAddrSourceRam.v                    ;         ;
; ../src/SCCB_interface.v          ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/SCCB_interface.v                      ;         ;
; ../src/paddingControl.v          ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/paddingControl.v                      ;         ;
; ../src/OV7670_config_rom.v       ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/OV7670_config_rom.v                   ;         ;
; ../src/OV7670_config.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/OV7670_config.v                       ;         ;
; ../src/mask.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/mask.v                                ;         ;
; ../src/fetchingControl.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/fetchingControl.v                     ;         ;
; ../src/dataStreamingSdramWrite.v ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/dataStreamingSdramWrite.v             ;         ;
; ../src/convolutionControl.v      ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v                  ;         ;
; ../src/controlWriteToFifo.v      ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/controlWriteToFifo.v                  ;         ;
; ../src/cameraStartConfig.v       ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/cameraStartConfig.v                   ;         ;
; ../src/cameraRead.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/cameraRead.v                          ;         ;
; ../src/camera_configure.v        ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/camera_configure.v                    ;         ;
; ../src/baseAddrWriteBackDecode.v ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrWriteBackDecode.v             ;         ;
; ../src/baseAddrFetDecode.v       ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrFetDecode.v                   ;         ;
; ../src/averageWriteControl.v     ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/averageWriteControl.v                 ;         ;
; ../src/averageControl.v          ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/averageControl.v                      ;         ;
; ../src/masterControl.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/masterControl.v                       ;         ;
; ../src/weightGen.v               ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/weightGen.v                           ;         ;
; ../src/registerAverage.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/registerAverage.v                     ;         ;
; ../src/fullyConnected.v          ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v                      ;         ;
; ../src/ramControl.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/ramControl.v                          ;         ;
; ../src/sdramController.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v                     ;         ;
; ../src/ramConv.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/ramConv.v                             ;         ;
; ../src/plus9Para.v               ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/plus9Para.v                           ;         ;
; ../src/mux2to1.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/mux2to1.v                             ;         ;
; ../src/multi.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v                               ;         ;
; ../src/coreConv.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/coreConv.v                            ;         ;
; ../src/conv.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v                                ;         ;
; ../src/average.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/ntkhi/Desktop/DATN/Implement/src/average.v                             ;         ;
; fifoMem.v                        ; yes             ; User Wizard-Generated File                            ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/fifoMem.v                         ;         ;
; mypll.v                          ; yes             ; User Wizard-Generated File                            ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/mypll.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/mypll_altpll.v                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/mypll_altpll.v                 ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_6ul1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf                ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_gray2bin_7ib.tdf             ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_graycounter_677.tdf          ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_graycounter_2lc.tdf          ;         ;
; db/altsyncram_8271.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf            ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dffpipe_pe9.tdf                ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/alt_synch_pipe_9pl.tdf         ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dffpipe_qe9.tdf                ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/alt_synch_pipe_apl.tdf         ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dffpipe_re9.tdf                ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/cmpr_o76.tdf                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_u5h1.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_u5h1.tdf            ;         ;
; db/altsyncram_oev.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_oev.tdf             ;         ;
; mobileNet.top0.rtl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/mobileNet.top0.rtl.mif         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; multcore.inc                     ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                                          ; f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l5t.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/mult_l5t.tdf                   ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,117                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 2783                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 1615                                                                                ;
;     -- 3 input functions                    ; 592                                                                                 ;
;     -- <=2 input functions                  ; 576                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 2087                                                                                ;
;     -- arithmetic mode                      ; 696                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 741                                                                                 ;
;     -- Dedicated logic registers            ; 741                                                                                 ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 58                                                                                  ;
; Total memory bits                           ; 126976                                                                              ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 42                                                                                  ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; mypll:PllBlock|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 638                                                                                 ;
; Total fan-out                               ; 13388                                                                               ;
; Average fan-out                             ; 3.59                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name             ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |top                                                   ; 2783 (0)            ; 741 (0)                   ; 126976      ; 42           ; 0       ; 21        ; 58   ; 0            ; |top                                                                                                                       ; top                     ; work         ;
;    |averageControl:averageControlBlock|                ; 171 (171)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|averageControl:averageControlBlock                                                                                    ; averageControl          ; work         ;
;    |baseAddrFetDecode:baseAddressFetchingDescodeBlock| ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|baseAddrFetDecode:baseAddressFetchingDescodeBlock                                                                     ; baseAddrFetDecode       ; work         ;
;    |baseAddrWriteBackDecode:writeBackDecodeAddrBlock|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|baseAddrWriteBackDecode:writeBackDecodeAddrBlock                                                                      ; baseAddrWriteBackDecode ; work         ;
;    |cameraRead:cameraReadBlock|                        ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cameraRead:cameraReadBlock                                                                                            ; cameraRead              ; work         ;
;    |cameraStartConfig:controlStartConfigCameraBlock|   ; 29 (29)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cameraStartConfig:controlStartConfigCameraBlock                                                                       ; cameraStartConfig       ; work         ;
;    |camera_configure:camera_configure_0|               ; 242 (0)             ; 148 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|camera_configure:camera_configure_0                                                                                   ; camera_configure        ; work         ;
;       |OV7670_config:config_1|                         ; 113 (113)           ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|camera_configure:camera_configure_0|OV7670_config:config_1                                                            ; OV7670_config           ; work         ;
;       |OV7670_config_rom:rom1|                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|camera_configure:camera_configure_0|OV7670_config_rom:rom1                                                            ; OV7670_config_rom       ; work         ;
;          |altsyncram:WideOr0_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0                                   ; altsyncram              ; work         ;
;             |altsyncram_oev:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated     ; altsyncram_oev          ; work         ;
;       |SCCB_interface:SCCB1|                           ; 129 (129)           ; 87 (87)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1                                                              ; SCCB_interface          ; work         ;
;    |controlWriteToFifo:controlWriteFifoBlock|          ; 13 (13)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controlWriteToFifo:controlWriteFifoBlock                                                                              ; controlWriteToFifo      ; work         ;
;    |conv:ConvolutionBlock|                             ; 380 (0)             ; 0 (0)                     ; 0           ; 42           ; 0       ; 21        ; 0    ; 0            ; |top|conv:ConvolutionBlock                                                                                                 ; conv                    ; work         ;
;       |coreConv:coreBlock0|                            ; 120 (0)             ; 0 (0)                     ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0                                                                             ; coreConv                ; work         ;
;          |multi:multiBlock_0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_5|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_6|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_7|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |plus9Para:adder9paraBlock|                   ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock0|plus9Para:adder9paraBlock                                                   ; plus9Para               ; work         ;
;       |coreConv:coreBlock1|                            ; 120 (0)             ; 0 (0)                     ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1                                                                             ; coreConv                ; work         ;
;          |multi:multiBlock_0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_5|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_6|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_7|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |plus9Para:adder9paraBlock|                   ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock1|plus9Para:adder9paraBlock                                                   ; plus9Para               ; work         ;
;       |coreConv:coreBlock2|                            ; 120 (0)             ; 0 (0)                     ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2                                                                             ; coreConv                ; work         ;
;          |multi:multiBlock_0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_5|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_6|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |multi:multiBlock_7|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7                                                          ; multi                   ; work         ;
;             |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7|lpm_mult:Mult0                                           ; lpm_mult                ; work         ;
;                |mult_l5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7|lpm_mult:Mult0|mult_l5t:auto_generated                   ; mult_l5t                ; work         ;
;          |plus9Para:adder9paraBlock|                   ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|conv:ConvolutionBlock|coreConv:coreBlock2|plus9Para:adder9paraBlock                                                   ; plus9Para               ; work         ;
;       |plus3para:plus3paraBlock|                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|conv:ConvolutionBlock|plus3para:plus3paraBlock                                                                        ; plus3para               ; work         ;
;    |convolutionControl:convControlBlock|               ; 245 (245)           ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|convolutionControl:convControlBlock                                                                                   ; convolutionControl      ; work         ;
;    |fetchingControl:fetchingControlBlock|              ; 56 (56)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fetchingControl:fetchingControlBlock                                                                                  ; fetchingControl         ; work         ;
;    |fifoMem:fifoBlock|                                 ; 96 (0)              ; 127 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock                                                                                                     ; fifoMem                 ; work         ;
;       |dcfifo:dcfifo_component|                        ; 96 (0)              ; 127 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component                                                                             ; dcfifo                  ; work         ;
;          |dcfifo_6ul1:auto_generated|                  ; 96 (16)             ; 127 (33)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated                                                  ; dcfifo_6ul1             ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; a_gray2bin_7ib          ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; a_gray2bin_7ib          ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|              ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc       ; work         ;
;             |a_graycounter_677:rdptr_g1p|              ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677       ; work         ;
;             |alt_synch_pipe_9pl:rs_dgwp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; alt_synch_pipe_9pl      ; work         ;
;                |dffpipe_qe9:dffpipe13|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ; dffpipe_qe9             ; work         ;
;             |alt_synch_pipe_apl:ws_dgrp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp                       ; alt_synch_pipe_apl      ; work         ;
;                |dffpipe_re9:dffpipe16|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ; dffpipe_re9             ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; cmpr_o76                ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; cmpr_o76                ; work         ;
;             |dffpipe_pe9:rs_brp|                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9             ; work         ;
;             |dffpipe_pe9:rs_bwp|                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9             ; work         ;
;    |masterControl:masterControlBlock|                  ; 38 (38)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|masterControl:masterControlBlock                                                                                      ; masterControl           ; work         ;
;    |mypll:PllBlock|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mypll:PllBlock                                                                                                        ; mypll                   ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mypll:PllBlock|altpll:altpll_component                                                                                ; altpll                  ; work         ;
;          |mypll_altpll:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mypll:PllBlock|altpll:altpll_component|mypll_altpll:auto_generated                                                    ; mypll_altpll            ; work         ;
;    |paddingControl:paddingControlBlock|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|paddingControl:paddingControlBlock                                                                                    ; paddingControl          ; work         ;
;    |ramControl:sourceRam0Block|                        ; 3 (3)               ; 81 (81)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam0Block                                                                                            ; ramControl              ; work         ;
;       |ramConv:RAMBLOCK|                               ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam0Block|ramConv:RAMBLOCK                                                                           ; ramConv                 ; work         ;
;          |altsyncram:RAM_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0                                                      ; altsyncram              ; work         ;
;             |altsyncram_u5h1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated                       ; altsyncram_u5h1         ; work         ;
;    |ramControl:sourceRam1Block|                        ; 0 (0)               ; 70 (70)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam1Block                                                                                            ; ramControl              ; work         ;
;       |ramConv:RAMBLOCK|                               ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam1Block|ramConv:RAMBLOCK                                                                           ; ramConv                 ; work         ;
;          |altsyncram:RAM_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0                                                      ; altsyncram              ; work         ;
;             |altsyncram_u5h1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated                       ; altsyncram_u5h1         ; work         ;
;    |ramControl:sourceRam2Block|                        ; 51 (51)             ; 70 (70)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam2Block                                                                                            ; ramControl              ; work         ;
;       |ramConv:RAMBLOCK|                               ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam2Block|ramConv:RAMBLOCK                                                                           ; ramConv                 ; work         ;
;          |altsyncram:RAM_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0                                                      ; altsyncram              ; work         ;
;             |altsyncram_u5h1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated                       ; altsyncram_u5h1         ; work         ;
;    |sdram_controller:sdramControlBlock|                ; 133 (133)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:sdramControlBlock                                                                                    ; sdram_controller        ; work         ;
;    |selAddrSourceRam:selAddrSource2|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|selAddrSourceRam:selAddrSource2                                                                                       ; selAddrSourceRam        ; work         ;
;    |storeCamControl:controlStoreToSdramBlock|          ; 20 (20)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|storeCamControl:controlStoreToSdramBlock                                                                              ; storeCamControl         ; work         ;
;    |weightGen:weightGennerationBlock|                  ; 866 (866)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|weightGen:weightGennerationBlock                                                                                      ; weightGen               ; work         ;
;    |writeBackControl:writeBackControlBlock|            ; 139 (139)           ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|writeBackControl:writeBackControlBlock                                                                                ; writeBackControl        ; work         ;
;    |zeroPadding:zeropaddingBlock0|                     ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|zeroPadding:zeropaddingBlock0                                                                                         ; zeroPadding             ; work         ;
;    |zeroPadding:zeropaddingBlock1|                     ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|zeroPadding:zeropaddingBlock1                                                                                         ; zeroPadding             ; work         ;
;    |zeroPadding:zeropaddingBlock2|                     ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|zeroPadding:zeropaddingBlock2                                                                                         ; zeroPadding             ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; mobileNet.top0.rtl.mif ;
; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None                   ;
; ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None                   ;
; ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None                   ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 21          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 42          ;
; Signed Embedded Multipliers           ; 21          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top|mypll:PllBlock    ; mypll.v         ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |top|fifoMem:fifoBlock ; fifoMem.v       ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|masterControl:masterControlBlock|state_q                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+-----------------+---------------------+-----------------+----------------------+--------------+-----------------+----------------------------+--------------------+-----------------------+----------------------+----------------------+--------------+-----------------+----------------------------+--------------------+-----------------------+----------------------+----------------------+--------------+---------------------+------------------+--------------+
; Name                       ; state_q.update3 ; state_q.waitDoneAve ; state_q.average ; state_q.waitDoneFet3 ; state_q.fet3 ; state_q.update2 ; state_q.waitDoneWriteBack2 ; state_q.writeBack2 ; state_q.waitDoneConv1 ; state_q.convolution1 ; state_q.waitDoneFet2 ; state_q.fet2 ; state_q.update1 ; state_q.waitDoneWriteBack1 ; state_q.writeBack1 ; state_q.waitDoneConv0 ; state_q.convolution0 ; state_q.waitDoneFet1 ; state_q.fet1 ; state_q.waitDoneCam ; state_q.startCam ; state_q.idle ;
+----------------------------+-----------------+---------------------+-----------------+----------------------+--------------+-----------------+----------------------------+--------------------+-----------------------+----------------------+----------------------+--------------+-----------------+----------------------------+--------------------+-----------------------+----------------------+----------------------+--------------+---------------------+------------------+--------------+
; state_q.idle               ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 0            ;
; state_q.startCam           ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 1                ; 1            ;
; state_q.waitDoneCam        ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 1                   ; 0                ; 1            ;
; state_q.fet1               ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 1            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneFet1       ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 1                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.convolution0       ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 1                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneConv0      ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 1                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.writeBack1         ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 1                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneWriteBack1 ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 1                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.update1            ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 1               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.fet2               ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 1            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneFet2       ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 1                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.convolution1       ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 1                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneConv1      ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 1                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.writeBack2         ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 1                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneWriteBack2 ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 1                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.update2            ; 0               ; 0                   ; 0               ; 0                    ; 0            ; 1               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.fet3               ; 0               ; 0                   ; 0               ; 0                    ; 1            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneFet3       ; 0               ; 0                   ; 0               ; 1                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.average            ; 0               ; 0                   ; 1               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.waitDoneAve        ; 0               ; 1                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
; state_q.update3            ; 1               ; 0                   ; 0               ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0               ; 0                          ; 0                  ; 0                     ; 0                    ; 0                    ; 0            ; 0                   ; 0                ; 1            ;
+----------------------------+-----------------+---------------------+-----------------+----------------------+--------------+-----------------+----------------------------+--------------------+-----------------------+----------------------+----------------------+--------------+-----------------+----------------------------+--------------------+-----------------------+----------------------+----------------------+--------------+---------------------+------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|writeBackControl:writeBackControlBlock|state_q                                                                                                                                         ;
+-------------------+----------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+--------------+
; Name              ; state_q.finish ; state_q.update ; state_q.waitDone2 ; state_q.setSdram2 ; state_q.waitDone1 ; state_q.setSdram1 ; state_q.waitDone0 ; state_q.setSdram0 ; state_q.setRam ; state_q.idle ;
+-------------------+----------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+--------------+
; state_q.idle      ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0            ;
; state_q.setRam    ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 1            ;
; state_q.setSdram0 ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 1            ;
; state_q.waitDone0 ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 1            ;
; state_q.setSdram1 ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 1            ;
; state_q.waitDone1 ; 0              ; 0              ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 1            ;
; state_q.setSdram2 ; 0              ; 0              ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1            ;
; state_q.waitDone2 ; 0              ; 0              ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1            ;
; state_q.update    ; 0              ; 1              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1            ;
; state_q.finish    ; 1              ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1            ;
+-------------------+----------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ramControl:destinationRam2Block|state_q                                                                                                                                   ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name           ; state_q.buffer ; state_q.load8 ; state_q.load7 ; state_q.load6 ; state_q.load5 ; state_q.load4 ; state_q.load3 ; state_q.load2 ; state_q.load1 ; state_q.load0 ; state_q.idle ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state_q.idle   ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state_q.load0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state_q.load1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state_q.load2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state_q.load3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load5  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load6  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load7  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load8  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.buffer ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ramControl:destinationRam1Block|state_q                                                                                                                                   ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name           ; state_q.buffer ; state_q.load8 ; state_q.load7 ; state_q.load6 ; state_q.load5 ; state_q.load4 ; state_q.load3 ; state_q.load2 ; state_q.load1 ; state_q.load0 ; state_q.idle ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state_q.idle   ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state_q.load0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state_q.load1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state_q.load2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state_q.load3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load5  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load6  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load7  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load8  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.buffer ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ramControl:destinationRam0Block|state_q                                                                                                                                   ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name           ; state_q.buffer ; state_q.load8 ; state_q.load7 ; state_q.load6 ; state_q.load5 ; state_q.load4 ; state_q.load3 ; state_q.load2 ; state_q.load1 ; state_q.load0 ; state_q.idle ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state_q.idle   ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state_q.load0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state_q.load1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state_q.load2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state_q.load3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load5  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load6  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load7  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load8  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.buffer ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|averageControl:averageControlBlock|state_q                                                                                            ;
+------------------+----------------+----------------+------------------+------------------+-----------------+----------------+---------------+--------------+
; Name             ; state_q.finish ; state_q.update ; state_q.writeAdd ; state_q.waitDone ; state_q.setAddr ; state_q.buffer ; state_q.reset ; state_q.idle ;
+------------------+----------------+----------------+------------------+------------------+-----------------+----------------+---------------+--------------+
; state_q.idle     ; 0              ; 0              ; 0                ; 0                ; 0               ; 0              ; 0             ; 0            ;
; state_q.reset    ; 0              ; 0              ; 0                ; 0                ; 0               ; 0              ; 1             ; 1            ;
; state_q.buffer   ; 0              ; 0              ; 0                ; 0                ; 0               ; 1              ; 0             ; 1            ;
; state_q.setAddr  ; 0              ; 0              ; 0                ; 0                ; 1               ; 0              ; 0             ; 1            ;
; state_q.waitDone ; 0              ; 0              ; 0                ; 1                ; 0               ; 0              ; 0             ; 1            ;
; state_q.writeAdd ; 0              ; 0              ; 1                ; 0                ; 0               ; 0              ; 0             ; 1            ;
; state_q.update   ; 0              ; 1              ; 0                ; 0                ; 0               ; 0              ; 0             ; 1            ;
; state_q.finish   ; 1              ; 0              ; 0                ; 0                ; 0               ; 0              ; 0             ; 1            ;
+------------------+----------------+----------------+------------------+------------------+-----------------+----------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ramControl:sourceRam2Block|state_q                                                                                                                                        ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name           ; state_q.buffer ; state_q.load8 ; state_q.load7 ; state_q.load6 ; state_q.load5 ; state_q.load4 ; state_q.load3 ; state_q.load2 ; state_q.load1 ; state_q.load0 ; state_q.idle ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state_q.idle   ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state_q.load0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state_q.load1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state_q.load2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state_q.load3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load5  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load6  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load7  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load8  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.buffer ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ramControl:sourceRam1Block|state_q                                                                                                                                        ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name           ; state_q.buffer ; state_q.load8 ; state_q.load7 ; state_q.load6 ; state_q.load5 ; state_q.load4 ; state_q.load3 ; state_q.load2 ; state_q.load1 ; state_q.load0 ; state_q.idle ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state_q.idle   ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state_q.load0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state_q.load1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state_q.load2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state_q.load3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load5  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load6  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load7  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load8  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.buffer ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ramControl:sourceRam0Block|state_q                                                                                                                                        ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name           ; state_q.buffer ; state_q.load8 ; state_q.load7 ; state_q.load6 ; state_q.load5 ; state_q.load4 ; state_q.load3 ; state_q.load2 ; state_q.load1 ; state_q.load0 ; state_q.idle ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state_q.idle   ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state_q.load0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state_q.load1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state_q.load2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state_q.load3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load5  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load6  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load7  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.load8  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state_q.buffer ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fetchingControl:fetchingControlBlock|state_q                                                                                                                                                                                    ;
+--------------------+----------------+----------------+-----------------+--------------------+-------------------+-----------------+--------------------+-------------------+-----------------+--------------------+-------------------+--------------+
; Name               ; state_q.finish ; state_q.update ; state_q.setRam2 ; state_q.waitSdram2 ; state_q.setSdram2 ; state_q.setRam1 ; state_q.waitSdram1 ; state_q.setSdram1 ; state_q.setRam0 ; state_q.waitSdram0 ; state_q.setSdram0 ; state_q.idle ;
+--------------------+----------------+----------------+-----------------+--------------------+-------------------+-----------------+--------------------+-------------------+-----------------+--------------------+-------------------+--------------+
; state_q.idle       ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0            ;
; state_q.setSdram0  ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 1                 ; 1            ;
; state_q.waitSdram0 ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 1                  ; 0                 ; 1            ;
; state_q.setRam0    ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1               ; 0                  ; 0                 ; 1            ;
; state_q.setSdram1  ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 1                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.waitSdram1 ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 1                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.setRam1    ; 0              ; 0              ; 0               ; 0                  ; 0                 ; 1               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.setSdram2  ; 0              ; 0              ; 0               ; 0                  ; 1                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.waitSdram2 ; 0              ; 0              ; 0               ; 1                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.setRam2    ; 0              ; 0              ; 1               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.update     ; 0              ; 1              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
; state_q.finish     ; 1              ; 0              ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 0               ; 0                  ; 0                 ; 1            ;
+--------------------+----------------+----------------+-----------------+--------------------+-------------------+-----------------+--------------------+-------------------+-----------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|storeCamControl:controlStoreToSdramBlock|state_q                                                                                                                                                                              ;
+-------------------+----------------+----------------+---------------+-----------------+---------------+------------------+---------------+----------------+-------------------+-------------------+-----------------+---------------+--------------+
; Name              ; state_q.finish ; state_q.update ; state_q.wait2 ; state_q.setBlue ; state_q.wait1 ; state_q.setGreen ; state_q.wait0 ; state_q.setRed ; state_q.readFifo1 ; state_q.readFifo0 ; state_q.suspend ; state_q.start ; state_q.idle ;
+-------------------+----------------+----------------+---------------+-----------------+---------------+------------------+---------------+----------------+-------------------+-------------------+-----------------+---------------+--------------+
; state_q.idle      ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 0            ;
; state_q.start     ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 1             ; 1            ;
; state_q.suspend   ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 1               ; 0             ; 1            ;
; state_q.readFifo0 ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 1                 ; 0               ; 0             ; 1            ;
; state_q.readFifo1 ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 1                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.setRed    ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 1              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.wait0     ; 0              ; 0              ; 0             ; 0               ; 0             ; 0                ; 1             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.setGreen  ; 0              ; 0              ; 0             ; 0               ; 0             ; 1                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.wait1     ; 0              ; 0              ; 0             ; 0               ; 1             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.setBlue   ; 0              ; 0              ; 0             ; 1               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.wait2     ; 0              ; 0              ; 1             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.update    ; 0              ; 1              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
; state_q.finish    ; 1              ; 0              ; 0             ; 0               ; 0             ; 0                ; 0             ; 0              ; 0                 ; 0                 ; 0               ; 0             ; 1            ;
+-------------------+----------------+----------------+---------------+-----------------+---------------+------------------+---------------+----------------+-------------------+-------------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|controlWriteToFifo:controlWriteFifoBlock|state_q ;
+-----------------+--------------+----------------+---------------------+
; Name            ; state_q.idle ; state_q.finish ; state_q.process     ;
+-----------------+--------------+----------------+---------------------+
; state_q.idle    ; 0            ; 0              ; 0                   ;
; state_q.process ; 1            ; 0              ; 1                   ;
; state_q.finish  ; 1            ; 1              ; 0                   ;
+-----------------+--------------+----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state                                                                                                                                                                                                                                        ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; Name                              ; FSM_return_state.FSM_DONE ; FSM_return_state.FSM_END_SIGNAL_4 ; FSM_return_state.FSM_END_SIGNAL_3 ; FSM_return_state.FSM_END_SIGNAL_2 ; FSM_return_state.FSM_TX_BYTE_4 ; FSM_return_state.FSM_TX_BYTE_3 ; FSM_return_state.FSM_TX_BYTE_2 ; FSM_return_state.FSM_LOAD_BYTE ; FSM_return_state.0000 ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; FSM_return_state.0000             ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                     ;
; FSM_return_state.FSM_LOAD_BYTE    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_2    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_3    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_4    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_2 ; 0                         ; 0                                 ; 0                                 ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_3 ; 0                         ; 0                                 ; 1                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_4 ; 0                         ; 1                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_DONE         ; 1                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state                                                                                                                                                                                                                                                                                   ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; Name                       ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_END_SIGNAL_4 ; FSM_state.FSM_END_SIGNAL_3 ; FSM_state.FSM_END_SIGNAL_2 ; FSM_state.FSM_END_SIGNAL_1 ; FSM_state.FSM_TX_BYTE_4 ; FSM_state.FSM_TX_BYTE_3 ; FSM_state.FSM_TX_BYTE_2 ; FSM_state.FSM_TX_BYTE_1 ; FSM_state.FSM_LOAD_BYTE ; FSM_state.FSM_START_SIGNAL ; FSM_state.0000 ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; FSM_state.0000             ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0              ;
; FSM_state.FSM_START_SIGNAL ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                          ; 1              ;
; FSM_state.FSM_LOAD_BYTE    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_1    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_2    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_3    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_4    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_1 ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 1                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_2 ; 0                   ; 0                  ; 0                          ; 0                          ; 1                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_3 ; 0                   ; 0                  ; 0                          ; 1                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_4 ; 0                   ; 0                  ; 1                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_DONE         ; 0                   ; 1                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TIMER        ; 1                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state ;
+--------------------------------------------------------------------------------------------------+
; Name                                                                                             ;
+--------------------------------------------------------------------------------------------------+
; FSM_return_state.FSM_SEND_CMD                                                                    ;
+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state                       ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; Name                   ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_SEND_CMD ; FSM_state.FSM_IDLE ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; FSM_state.FSM_IDLE     ; 0                   ; 0                  ; 0                      ; 0                  ;
; FSM_state.FSM_SEND_CMD ; 0                   ; 0                  ; 1                      ; 1                  ;
; FSM_state.FSM_DONE     ; 0                   ; 1                  ; 0                      ; 1                  ;
; FSM_state.FSM_TIMER    ; 1                   ; 0                  ; 0                      ; 1                  ;
+------------------------+---------------------+--------------------+------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+----------------------------------------------------+-------------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                                   ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------------+------------------------+
; writeBackControl:writeBackControlBlock|o_wrSdram   ; writeBackControl:writeBackControlBlock|state_q.finish ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                                       ;                        ;
+----------------------------------------------------+-------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                           ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; storeCamControl:controlStoreToSdramBlock|addrLocal_q[0..18]                                         ; Lost fanout                                                  ;
; cameraRead:cameraReadBlock|o_pixelOut[0..15]                                                        ; Lost fanout                                                  ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                  ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                  ;
; sdram_controller:sdramControlBlock|haddr_r[20..23]                                                  ; Merged with sdram_controller:sdramControlBlock|haddr_r[19]   ;
; sdram_controller:sdramControlBlock|command[2,6]                                                     ; Merged with sdram_controller:sdramControlBlock|command[1]    ;
; sdram_controller:sdramControlBlock|wr_data_r[11..15]                                                ; Merged with sdram_controller:sdramControlBlock|wr_data_r[10] ;
; sdram_controller:sdramControlBlock|haddr_r[19]                                                      ; Stuck at GND due to stuck port data_in                       ;
; sdram_controller:sdramControlBlock|command[1]                                                       ; Stuck at GND due to stuck port data_in                       ;
; fullyConnected:fullyConnectedBlock|o_result[31]                                                     ; Stuck at GND due to stuck port data_in                       ;
; sdram_controller:sdramControlBlock|wr_data_r[10]                                                    ; Stuck at GND due to stuck port data_in                       ;
; average:AverageBlock2|data[0..21]                                                                   ; Lost fanout                                                  ;
; average:AverageBlock1|data[0..21]                                                                   ; Lost fanout                                                  ;
; average:AverageBlock0|data[0..21]                                                                   ; Lost fanout                                                  ;
; ramControl:sourceRam2Block|o_data[40..49,80..89]                                                    ; Lost fanout                                                  ;
; ramControl:sourceRam1Block|o_data[40..49,80..89]                                                    ; Lost fanout                                                  ;
; ramControl:sourceRam0Block|o_data[40..49,80..89]                                                    ; Lost fanout                                                  ;
; sdram_controller:sdramControlBlock|command[7]                                                       ; Stuck at VCC due to stuck port data_in                       ;
; ramControl:destinationRam2Block|state_q.load0                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load1                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load2                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load3                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load4                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load5                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load6                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load7                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.load8                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load0                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load1                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load2                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load3                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load4                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load5                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load6                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load7                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.load8                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load0                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load1                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load2                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load3                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load4                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load5                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load6                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load7                                                       ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.load8                                                       ; Lost fanout                                                  ;
; masterControl:masterControlBlock|state_q~4                                                          ; Lost fanout                                                  ;
; masterControl:masterControlBlock|state_q~5                                                          ; Lost fanout                                                  ;
; masterControl:masterControlBlock|state_q~6                                                          ; Lost fanout                                                  ;
; masterControl:masterControlBlock|state_q~7                                                          ; Lost fanout                                                  ;
; masterControl:masterControlBlock|state_q~8                                                          ; Lost fanout                                                  ;
; writeBackControl:writeBackControlBlock|state_q~4                                                    ; Lost fanout                                                  ;
; writeBackControl:writeBackControlBlock|state_q~5                                                    ; Lost fanout                                                  ;
; writeBackControl:writeBackControlBlock|state_q~6                                                    ; Lost fanout                                                  ;
; writeBackControl:writeBackControlBlock|state_q~7                                                    ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q~4                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q~5                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q~6                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q~7                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q~4                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q~5                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q~6                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q~7                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q~4                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q~5                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q~6                                                           ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q~7                                                           ; Lost fanout                                                  ;
; averageControl:averageControlBlock|state_q~4                                                        ; Lost fanout                                                  ;
; averageControl:averageControlBlock|state_q~5                                                        ; Lost fanout                                                  ;
; averageControl:averageControlBlock|state_q~6                                                        ; Lost fanout                                                  ;
; ramControl:sourceRam2Block|state_q~4                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam2Block|state_q~5                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam2Block|state_q~6                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam2Block|state_q~7                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam1Block|state_q~4                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam1Block|state_q~5                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam1Block|state_q~6                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam1Block|state_q~7                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam0Block|state_q~4                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam0Block|state_q~5                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam0Block|state_q~6                                                                ; Lost fanout                                                  ;
; ramControl:sourceRam0Block|state_q~7                                                                ; Lost fanout                                                  ;
; fetchingControl:fetchingControlBlock|state_q~4                                                      ; Lost fanout                                                  ;
; fetchingControl:fetchingControlBlock|state_q~5                                                      ; Lost fanout                                                  ;
; fetchingControl:fetchingControlBlock|state_q~6                                                      ; Lost fanout                                                  ;
; fetchingControl:fetchingControlBlock|state_q~7                                                      ; Lost fanout                                                  ;
; storeCamControl:controlStoreToSdramBlock|state_q~4                                                  ; Lost fanout                                                  ;
; storeCamControl:controlStoreToSdramBlock|state_q~5                                                  ; Lost fanout                                                  ;
; storeCamControl:controlStoreToSdramBlock|state_q~6                                                  ; Lost fanout                                                  ;
; storeCamControl:controlStoreToSdramBlock|state_q~7                                                  ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~2                         ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~3                         ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~4                         ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~5                         ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~24                               ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~25                               ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~26                               ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~27                               ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~3                       ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~4                       ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~5                       ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~6                              ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~7                              ; Lost fanout                                                  ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~8                              ; Lost fanout                                                  ;
; ramControl:destinationRam2Block|state_q.buffer                                                      ; Stuck at GND due to stuck port data_in                       ;
; ramControl:destinationRam1Block|state_q.buffer                                                      ; Stuck at GND due to stuck port data_in                       ;
; ramControl:destinationRam0Block|state_q.buffer                                                      ; Stuck at GND due to stuck port data_in                       ;
; ramControl:destinationRam2Block|state_q.idle                                                        ; Lost fanout                                                  ;
; ramControl:destinationRam1Block|state_q.idle                                                        ; Lost fanout                                                  ;
; ramControl:destinationRam0Block|state_q.idle                                                        ; Lost fanout                                                  ;
; ramControl:sourceRam1Block|state_q.load0                                                            ; Merged with ramControl:sourceRam0Block|state_q.load0         ;
; ramControl:sourceRam2Block|state_q.load0                                                            ; Merged with ramControl:sourceRam0Block|state_q.load0         ;
; ramControl:sourceRam1Block|state_q.load2                                                            ; Merged with ramControl:sourceRam0Block|state_q.load2         ;
; ramControl:sourceRam2Block|state_q.load2                                                            ; Merged with ramControl:sourceRam0Block|state_q.load2         ;
; ramControl:sourceRam1Block|state_q.load4                                                            ; Merged with ramControl:sourceRam0Block|state_q.load4         ;
; ramControl:sourceRam2Block|state_q.load4                                                            ; Merged with ramControl:sourceRam0Block|state_q.load4         ;
; ramControl:sourceRam1Block|state_q.load6                                                            ; Merged with ramControl:sourceRam0Block|state_q.load6         ;
; ramControl:sourceRam2Block|state_q.load6                                                            ; Merged with ramControl:sourceRam0Block|state_q.load6         ;
; ramControl:sourceRam1Block|state_q.load1                                                            ; Merged with ramControl:sourceRam0Block|state_q.load1         ;
; ramControl:sourceRam2Block|state_q.load1                                                            ; Merged with ramControl:sourceRam0Block|state_q.load1         ;
; ramControl:sourceRam1Block|state_q.load5                                                            ; Merged with ramControl:sourceRam0Block|state_q.load5         ;
; ramControl:sourceRam2Block|state_q.load5                                                            ; Merged with ramControl:sourceRam0Block|state_q.load5         ;
; ramControl:sourceRam1Block|state_q.load3                                                            ; Merged with ramControl:sourceRam0Block|state_q.load3         ;
; ramControl:sourceRam2Block|state_q.load3                                                            ; Merged with ramControl:sourceRam0Block|state_q.load3         ;
; ramControl:sourceRam1Block|state_q.load7                                                            ; Merged with ramControl:sourceRam0Block|state_q.load7         ;
; ramControl:sourceRam2Block|state_q.load7                                                            ; Merged with ramControl:sourceRam0Block|state_q.load7         ;
; ramControl:sourceRam1Block|state_q.idle                                                             ; Merged with ramControl:sourceRam0Block|state_q.idle          ;
; ramControl:sourceRam2Block|state_q.idle                                                             ; Merged with ramControl:sourceRam0Block|state_q.idle          ;
; ramControl:sourceRam1Block|state_q.buffer                                                           ; Merged with ramControl:sourceRam0Block|state_q.buffer        ;
; ramControl:sourceRam2Block|state_q.buffer                                                           ; Merged with ramControl:sourceRam0Block|state_q.buffer        ;
; ramControl:sourceRam1Block|state_q.load8                                                            ; Merged with ramControl:sourceRam0Block|state_q.load8         ;
; ramControl:sourceRam2Block|state_q.load8                                                            ; Merged with ramControl:sourceRam0Block|state_q.load8         ;
; Total Number of Removed Registers = 292                                                             ;                                                              ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 741   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 530   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 404   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------+---------+
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                              ; 5       ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 3       ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 5                                                                      ;         ;
+-------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                             ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                             ; Type ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; ramControl:sourceRam2Block|ramConv:RAMBLOCK|o_data[0..9]               ; ramControl:sourceRam2Block|ramConv:RAMBLOCK|RAM_rtl_0                    ; RAM  ;
; ramControl:sourceRam0Block|ramConv:RAMBLOCK|o_data[0..9]               ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|RAM_rtl_0                    ; RAM  ;
; ramControl:sourceRam1Block|ramConv:RAMBLOCK|o_data[0..9]               ; ramControl:sourceRam1Block|ramConv:RAMBLOCK|RAM_rtl_0                    ; RAM  ;
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|dout[0..15] ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|WideOr0_rtl_0 ; ROM  ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_controller:sdramControlBlock|state_cnt[2]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|cameraRead:cameraReadBlock|o_pixelValid                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|cameraRead:cameraReadBlock|o_yIndex[1]                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sdram_controller:sdramControlBlock|refresh_cnt[3]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sdram_controller:sdramControlBlock|rd_data_r[0]                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |top|sdram_controller:sdramControlBlock|haddr_r[10]                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sdram_controller:sdramControlBlock|state[1]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_controller:sdramControlBlock|command[3]                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|cameraRead:cameraReadBlock|o_xIndex[3]                                ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |top|camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|masterControl:masterControlBlock|opcode_q[0]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top|sdram_controller:sdramControlBlock|state[4]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|sdram_controller:sdramControlBlock|wr_data_r[9]                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|selAddrSourceRam:selAddrSource2|o_addr[10]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|selAddrSourceRam:selAddrSource2|o_addr[57]                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|sdram_controller:sdramControlBlock|addr[3]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sdram_controller:sdramControlBlock|addr[5]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|camera_configure:camera_configure_0|OV7670_config:config_1|Selector38 ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |top|ramControl:sourceRam2Block|Mux7                                       ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |top|ramControl:sourceRam0Block|Mux0                                       ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |top|ramControl:sourceRam1Block|Mux11                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |top|writeBackControl:writeBackControlBlock|Add0                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------+
; Assignment                            ; Value ; From ; To                                   ;
+---------------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mypll:PllBlock|altpll:altpll_component ;
+-------------------------------+-------------------------+---------------------------+
; Parameter Name                ; Value                   ; Type                      ;
+-------------------------------+-------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                   ;
; PLL_TYPE                      ; AUTO                    ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mypll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                   ;
; LOCK_HIGH                     ; 1                       ; Untyped                   ;
; LOCK_LOW                      ; 1                       ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                   ;
; SKIP_VCO                      ; OFF                     ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                   ;
; BANDWIDTH                     ; 0                       ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                   ;
; DOWN_SPREAD                   ; 0                       ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 2                       ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 12                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 25                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                   ;
; DPA_DIVIDER                   ; 0                       ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                   ;
; VCO_MIN                       ; 0                       ; Untyped                   ;
; VCO_MAX                       ; 0                       ; Untyped                   ;
; VCO_CENTER                    ; 0                       ; Untyped                   ;
; PFD_MIN                       ; 0                       ; Untyped                   ;
; PFD_MAX                       ; 0                       ; Untyped                   ;
; M_INITIAL                     ; 0                       ; Untyped                   ;
; M                             ; 0                       ; Untyped                   ;
; N                             ; 1                       ; Untyped                   ;
; M2                            ; 1                       ; Untyped                   ;
; N2                            ; 1                       ; Untyped                   ;
; SS                            ; 1                       ; Untyped                   ;
; C0_HIGH                       ; 0                       ; Untyped                   ;
; C1_HIGH                       ; 0                       ; Untyped                   ;
; C2_HIGH                       ; 0                       ; Untyped                   ;
; C3_HIGH                       ; 0                       ; Untyped                   ;
; C4_HIGH                       ; 0                       ; Untyped                   ;
; C5_HIGH                       ; 0                       ; Untyped                   ;
; C6_HIGH                       ; 0                       ; Untyped                   ;
; C7_HIGH                       ; 0                       ; Untyped                   ;
; C8_HIGH                       ; 0                       ; Untyped                   ;
; C9_HIGH                       ; 0                       ; Untyped                   ;
; C0_LOW                        ; 0                       ; Untyped                   ;
; C1_LOW                        ; 0                       ; Untyped                   ;
; C2_LOW                        ; 0                       ; Untyped                   ;
; C3_LOW                        ; 0                       ; Untyped                   ;
; C4_LOW                        ; 0                       ; Untyped                   ;
; C5_LOW                        ; 0                       ; Untyped                   ;
; C6_LOW                        ; 0                       ; Untyped                   ;
; C7_LOW                        ; 0                       ; Untyped                   ;
; C8_LOW                        ; 0                       ; Untyped                   ;
; C9_LOW                        ; 0                       ; Untyped                   ;
; C0_INITIAL                    ; 0                       ; Untyped                   ;
; C1_INITIAL                    ; 0                       ; Untyped                   ;
; C2_INITIAL                    ; 0                       ; Untyped                   ;
; C3_INITIAL                    ; 0                       ; Untyped                   ;
; C4_INITIAL                    ; 0                       ; Untyped                   ;
; C5_INITIAL                    ; 0                       ; Untyped                   ;
; C6_INITIAL                    ; 0                       ; Untyped                   ;
; C7_INITIAL                    ; 0                       ; Untyped                   ;
; C8_INITIAL                    ; 0                       ; Untyped                   ;
; C9_INITIAL                    ; 0                       ; Untyped                   ;
; C0_MODE                       ; BYPASS                  ; Untyped                   ;
; C1_MODE                       ; BYPASS                  ; Untyped                   ;
; C2_MODE                       ; BYPASS                  ; Untyped                   ;
; C3_MODE                       ; BYPASS                  ; Untyped                   ;
; C4_MODE                       ; BYPASS                  ; Untyped                   ;
; C5_MODE                       ; BYPASS                  ; Untyped                   ;
; C6_MODE                       ; BYPASS                  ; Untyped                   ;
; C7_MODE                       ; BYPASS                  ; Untyped                   ;
; C8_MODE                       ; BYPASS                  ; Untyped                   ;
; C9_MODE                       ; BYPASS                  ; Untyped                   ;
; C0_PH                         ; 0                       ; Untyped                   ;
; C1_PH                         ; 0                       ; Untyped                   ;
; C2_PH                         ; 0                       ; Untyped                   ;
; C3_PH                         ; 0                       ; Untyped                   ;
; C4_PH                         ; 0                       ; Untyped                   ;
; C5_PH                         ; 0                       ; Untyped                   ;
; C6_PH                         ; 0                       ; Untyped                   ;
; C7_PH                         ; 0                       ; Untyped                   ;
; C8_PH                         ; 0                       ; Untyped                   ;
; C9_PH                         ; 0                       ; Untyped                   ;
; L0_HIGH                       ; 1                       ; Untyped                   ;
; L1_HIGH                       ; 1                       ; Untyped                   ;
; G0_HIGH                       ; 1                       ; Untyped                   ;
; G1_HIGH                       ; 1                       ; Untyped                   ;
; G2_HIGH                       ; 1                       ; Untyped                   ;
; G3_HIGH                       ; 1                       ; Untyped                   ;
; E0_HIGH                       ; 1                       ; Untyped                   ;
; E1_HIGH                       ; 1                       ; Untyped                   ;
; E2_HIGH                       ; 1                       ; Untyped                   ;
; E3_HIGH                       ; 1                       ; Untyped                   ;
; L0_LOW                        ; 1                       ; Untyped                   ;
; L1_LOW                        ; 1                       ; Untyped                   ;
; G0_LOW                        ; 1                       ; Untyped                   ;
; G1_LOW                        ; 1                       ; Untyped                   ;
; G2_LOW                        ; 1                       ; Untyped                   ;
; G3_LOW                        ; 1                       ; Untyped                   ;
; E0_LOW                        ; 1                       ; Untyped                   ;
; E1_LOW                        ; 1                       ; Untyped                   ;
; E2_LOW                        ; 1                       ; Untyped                   ;
; E3_LOW                        ; 1                       ; Untyped                   ;
; L0_INITIAL                    ; 1                       ; Untyped                   ;
; L1_INITIAL                    ; 1                       ; Untyped                   ;
; G0_INITIAL                    ; 1                       ; Untyped                   ;
; G1_INITIAL                    ; 1                       ; Untyped                   ;
; G2_INITIAL                    ; 1                       ; Untyped                   ;
; G3_INITIAL                    ; 1                       ; Untyped                   ;
; E0_INITIAL                    ; 1                       ; Untyped                   ;
; E1_INITIAL                    ; 1                       ; Untyped                   ;
; E2_INITIAL                    ; 1                       ; Untyped                   ;
; E3_INITIAL                    ; 1                       ; Untyped                   ;
; L0_MODE                       ; BYPASS                  ; Untyped                   ;
; L1_MODE                       ; BYPASS                  ; Untyped                   ;
; G0_MODE                       ; BYPASS                  ; Untyped                   ;
; G1_MODE                       ; BYPASS                  ; Untyped                   ;
; G2_MODE                       ; BYPASS                  ; Untyped                   ;
; G3_MODE                       ; BYPASS                  ; Untyped                   ;
; E0_MODE                       ; BYPASS                  ; Untyped                   ;
; E1_MODE                       ; BYPASS                  ; Untyped                   ;
; E2_MODE                       ; BYPASS                  ; Untyped                   ;
; E3_MODE                       ; BYPASS                  ; Untyped                   ;
; L0_PH                         ; 0                       ; Untyped                   ;
; L1_PH                         ; 0                       ; Untyped                   ;
; G0_PH                         ; 0                       ; Untyped                   ;
; G1_PH                         ; 0                       ; Untyped                   ;
; G2_PH                         ; 0                       ; Untyped                   ;
; G3_PH                         ; 0                       ; Untyped                   ;
; E0_PH                         ; 0                       ; Untyped                   ;
; E1_PH                         ; 0                       ; Untyped                   ;
; E2_PH                         ; 0                       ; Untyped                   ;
; E3_PH                         ; 0                       ; Untyped                   ;
; M_PH                          ; 0                       ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; CLK0_COUNTER                  ; G0                      ; Untyped                   ;
; CLK1_COUNTER                  ; G0                      ; Untyped                   ;
; CLK2_COUNTER                  ; G0                      ; Untyped                   ;
; CLK3_COUNTER                  ; G0                      ; Untyped                   ;
; CLK4_COUNTER                  ; G0                      ; Untyped                   ;
; CLK5_COUNTER                  ; G0                      ; Untyped                   ;
; CLK6_COUNTER                  ; E0                      ; Untyped                   ;
; CLK7_COUNTER                  ; E1                      ; Untyped                   ;
; CLK8_COUNTER                  ; E2                      ; Untyped                   ;
; CLK9_COUNTER                  ; E3                      ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                   ;
; M_TIME_DELAY                  ; 0                       ; Untyped                   ;
; N_TIME_DELAY                  ; 0                       ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                   ;
; VCO_POST_SCALE                ; 0                       ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                   ;
; CBXI_PARAMETER                ; mypll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE            ;
+-------------------------------+-------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; CLK_FREQ       ; 24000000 ; Signed Integer                                       ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; CLK_FREQ       ; 24000000 ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1 ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 24000000 ; Signed Integer                                                            ;
; SCCB_FREQ      ; 100000   ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifoMem:fifoBlock|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------+
; Parameter Name          ; Value        ; Type                                          ;
+-------------------------+--------------+-----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                       ;
; USE_EAB                 ; ON           ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                       ;
; CBXI_PARAMETER          ; dcfifo_6ul1  ; Untyped                                       ;
+-------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdramControlBlock ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ROW_WIDTH      ; 13    ; Signed Integer                                         ;
; COL_WIDTH      ; 9     ; Signed Integer                                         ;
; BANK_WIDTH     ; 2     ; Signed Integer                                         ;
; SDRADDR_WIDTH  ; 13    ; Signed Integer                                         ;
; HADDR_WIDTH    ; 24    ; Signed Integer                                         ;
; CLK_FREQUENCY  ; 133   ; Signed Integer                                         ;
; REFRESH_TIME   ; 32    ; Signed Integer                                         ;
; REFRESH_COUNT  ; 8192  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 10                   ; Untyped                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 10                   ; Untyped                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_u5h1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 10                   ; Untyped                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 10                   ; Untyped                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_u5h1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 10                   ; Untyped                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 10                   ; Untyped                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_u5h1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                                ;
; WIDTH_A                            ; 16                     ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                      ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; mobileNet.top0.rtl.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_oev         ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; mypll:PllBlock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                           ;
+----------------------------+-------------------------------------------+
; Name                       ; Value                                     ;
+----------------------------+-------------------------------------------+
; Number of entity instances ; 1                                         ;
; Entity Instance            ; fifoMem:fifoBlock|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                ;
;     -- LPM_WIDTH           ; 16                                        ;
;     -- LPM_NUMWORDS        ; 1024                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                       ;
;     -- USE_EAB             ; ON                                        ;
+----------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                   ;
; Entity Instance                           ; ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------+
; Name                                  ; Value                                                                       ;
+---------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances            ; 21                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
; Entity Instance                       ; conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                          ;
;     -- LPM_WIDTHP                     ; 20                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                          ;
;     -- USE_EAB                        ; OFF                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "selDataForWriteBack:selDataForWriteBackBlock"                                                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data0         ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_data0[15..15]" will be connected to GND. ;
; i_data0[14..10] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; i_data1         ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_data1[15..15]" will be connected to GND. ;
; i_data1[14..10] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; i_data2         ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_data2[15..15]" will be connected to GND. ;
; i_data2[14..10] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "writeBackControl:writeBackControlBlock"                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_addrToRam0[18..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_addrToRam1[18..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_addrToRam2[18..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramControl:destinationRam2Block"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_addrOut   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_start     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data      ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_quickData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_valid     ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_ready     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramControl:destinationRam1Block"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_addrOut   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_start     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data      ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_quickData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_valid     ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_ready     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramControl:destinationRam0Block"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_addrOut   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_start     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data      ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_quickData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_valid     ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_ready     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullyConnected:fullyConnectedBlock"                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_result[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramControl:sourceRam2Block"                                                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data         ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_quickGet     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_addrOutQuick ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_quickData    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_valid        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_ready        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramControl:sourceRam1Block"                                                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data         ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_quickGet     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_addrOutQuick ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_quickData    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_valid        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_ready        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramControl:sourceRam0Block"                                                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data         ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_quickGet     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_addrOutQuick ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_quickData    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_ready        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "selAddrSourceRam:selAddrSource2" ;
+-------------+--------+----------+---------------------------+
; Port        ; Type   ; Severity ; Details                   ;
+-------------+--------+----------+---------------------------+
; o_startRead ; Output ; Info     ; Explicitly unconnected    ;
+-------------+--------+----------+---------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "selAddrSourceRam:selAddrSource1" ;
+-------------+--------+----------+---------------------------+
; Port        ; Type   ; Severity ; Details                   ;
+-------------+--------+----------+---------------------------+
; o_startRead ; Output ; Info     ; Explicitly unconnected    ;
+-------------+--------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdramControlBlock"                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_ready        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "fifoMem:fifoBlock"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected ;
; wrfull  ; Output ; Info     ; Explicitly unconnected ;
; wrusedw ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "camera_configure:camera_configure_0" ;
+------+--------+----------+--------------------------------------+
; Port ; Type   ; Severity ; Details                              ;
+------+--------+----------+--------------------------------------+
; done ; Output ; Info     ; Explicitly unconnected               ;
+------+--------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mypll:PllBlock"                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 741                         ;
;     CLR               ; 245                         ;
;     ENA               ; 55                          ;
;     ENA CLR           ; 259                         ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA SCLR          ; 55                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 10                          ;
;     SLD               ; 4                           ;
;     plain             ; 78                          ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 2786                        ;
;     arith             ; 696                         ;
;         2 data inputs ; 318                         ;
;         3 data inputs ; 378                         ;
;     normal            ; 2090                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 228                         ;
;         3 data inputs ; 214                         ;
;         4 data inputs ; 1615                        ;
; cycloneiii_mac_mult   ; 21                          ;
; cycloneiii_mac_out    ; 21                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 03 23:17:27 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mobileNet -c mobileNet
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/zeropadding.v
    Info (12023): Found entity 1: zeroPadding File: C:/Users/ntkhi/Desktop/DATN/Implement/src/zeroPadding.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/writebackcontrol.v
    Info (12023): Found entity 1: writeBackControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/writeBackControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/top.v
    Info (12023): Found entity 1: top File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/storecamcontrol.v
    Info (12023): Found entity 1: storeCamControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/storeCamControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/seldataforwriteback.v
    Info (12023): Found entity 1: selDataForWriteBack File: C:/Users/ntkhi/Desktop/DATN/Implement/src/selDataForWriteBack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/seladdrsourceram.v
    Info (12023): Found entity 1: selAddrSourceRam File: C:/Users/ntkhi/Desktop/DATN/Implement/src/selAddrSourceRam.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/sccb_interface.v
    Info (12023): Found entity 1: SCCB_interface File: C:/Users/ntkhi/Desktop/DATN/Implement/src/SCCB_interface.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/paddingcontrol.v
    Info (12023): Found entity 1: paddingControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/paddingControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/ov7670_config_rom.v
    Info (12023): Found entity 1: OV7670_config_rom File: C:/Users/ntkhi/Desktop/DATN/Implement/src/OV7670_config_rom.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/ov7670_config.v
    Info (12023): Found entity 1: OV7670_config File: C:/Users/ntkhi/Desktop/DATN/Implement/src/OV7670_config.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/mask.v
    Info (12023): Found entity 1: mask File: C:/Users/ntkhi/Desktop/DATN/Implement/src/mask.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/fetchingcontrol.v
    Info (12023): Found entity 1: fetchingControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fetchingControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/datastreamingsdramwrite.v
    Info (12023): Found entity 1: dataSteamingSdramWrite File: C:/Users/ntkhi/Desktop/DATN/Implement/src/dataStreamingSdramWrite.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/convolutioncontrol.v
    Info (12023): Found entity 1: convolutionControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/controlwritetofifo.v
    Info (12023): Found entity 1: controlWriteToFifo File: C:/Users/ntkhi/Desktop/DATN/Implement/src/controlWriteToFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/camerastartconfig.v
    Info (12023): Found entity 1: cameraStartConfig File: C:/Users/ntkhi/Desktop/DATN/Implement/src/cameraStartConfig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/cameraread.v
    Info (12023): Found entity 1: cameraRead File: C:/Users/ntkhi/Desktop/DATN/Implement/src/cameraRead.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/camera_configure.v
    Info (12023): Found entity 1: camera_configure File: C:/Users/ntkhi/Desktop/DATN/Implement/src/camera_configure.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/baseaddrwritebackdecode.v
    Info (12023): Found entity 1: baseAddrWriteBackDecode File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrWriteBackDecode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/baseaddrfetdecode.v
    Info (12023): Found entity 1: baseAddrFetDecode File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrFetDecode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/averagewritecontrol.v
    Info (12023): Found entity 1: averageWriteControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/averageWriteControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/averagecontrol.v
    Info (12023): Found entity 1: averageControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/averageControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/mastercontrol.v
    Info (12023): Found entity 1: masterControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/masterControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/weightgen.v
    Info (12023): Found entity 1: weightGen File: C:/Users/ntkhi/Desktop/DATN/Implement/src/weightGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/registeraverage.v
    Info (12023): Found entity 1: registerAverage File: C:/Users/ntkhi/Desktop/DATN/Implement/src/registerAverage.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/fullyconnected.v
    Info (12023): Found entity 1: fullyConnected File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/ramcontrol.v
    Info (12023): Found entity 1: ramControl File: C:/Users/ntkhi/Desktop/DATN/Implement/src/ramControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/spimaster.v
    Info (12023): Found entity 1: spi_master File: C:/Users/ntkhi/Desktop/DATN/Implement/src/spiMaster.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/sdramcontroller.v
    Info (12023): Found entity 1: sdram_controller File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/ramconv.v
    Info (12023): Found entity 1: ramConv File: C:/Users/ntkhi/Desktop/DATN/Implement/src/ramConv.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/plus9para.v
    Info (12023): Found entity 1: plus9Para File: C:/Users/ntkhi/Desktop/DATN/Implement/src/plus9Para.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/ntkhi/Desktop/DATN/Implement/src/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/multi.v
    Info (12023): Found entity 1: multi File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/coreconv.v
    Info (12023): Found entity 1: coreConv File: C:/Users/ntkhi/Desktop/DATN/Implement/src/coreConv.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /users/ntkhi/desktop/datn/implement/src/conv.v
    Info (12023): Found entity 1: conv File: C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v Line: 1
    Info (12023): Found entity 2: plus3para File: C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/average.v
    Info (12023): Found entity 1: average File: C:/Users/ntkhi/Desktop/DATN/Implement/src/average.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifomem.v
    Info (12023): Found entity 1: fifoMem File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/fifoMem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mypll.v
    Info (12023): Found entity 1: mypll File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/mypll.v Line: 39
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "mypll" for hierarchy "mypll:PllBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 37
Info (12128): Elaborating entity "altpll" for hierarchy "mypll:PllBlock|altpll:altpll_component" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/mypll.v Line: 107
Info (12130): Elaborated megafunction instantiation "mypll:PllBlock|altpll:altpll_component" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/mypll.v Line: 107
Info (12133): Instantiated megafunction "mypll:PllBlock|altpll:altpll_component" with the following parameter: File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/mypll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mypll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: mypll_altpll File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/mypll_altpll.v Line: 30
Info (12128): Elaborating entity "mypll_altpll" for hierarchy "mypll:PllBlock|altpll:altpll_component|mypll_altpll:auto_generated" File: f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "cameraStartConfig" for hierarchy "cameraStartConfig:controlStartConfigCameraBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 44
Info (12128): Elaborating entity "camera_configure" for hierarchy "camera_configure:camera_configure_0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 52
Info (12128): Elaborating entity "OV7670_config_rom" for hierarchy "camera_configure:camera_configure_0|OV7670_config_rom:rom1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/camera_configure.v Line: 51
Info (12128): Elaborating entity "OV7670_config" for hierarchy "camera_configure:camera_configure_0|OV7670_config:config_1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/camera_configure.v Line: 63
Info (12128): Elaborating entity "SCCB_interface" for hierarchy "camera_configure:camera_configure_0|SCCB_interface:SCCB1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/camera_configure.v Line: 73
Info (12128): Elaborating entity "cameraRead" for hierarchy "cameraRead:cameraReadBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 88
Info (12128): Elaborating entity "controlWriteToFifo" for hierarchy "controlWriteToFifo:controlWriteFifoBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 98
Info (12128): Elaborating entity "storeCamControl" for hierarchy "storeCamControl:controlStoreToSdramBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 115
Info (12128): Elaborating entity "fifoMem" for hierarchy "fifoMem:fifoBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 128
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/fifoMem.v Line: 96
Info (12130): Elaborated megafunction instantiation "fifoMem:fifoBlock|dcfifo:dcfifo_component" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/fifoMem.v Line: 96
Info (12133): Instantiated megafunction "fifoMem:fifoBlock|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/fifoMem.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6ul1.tdf
    Info (12023): Found entity 1: dcfifo_6ul1 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_6ul1" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated" File: f:/pc-fo/quartusprimelite/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/dcfifo_6ul1.tdf Line: 80
Info (12128): Elaborating entity "dataSteamingSdramWrite" for hierarchy "dataSteamingSdramWrite:dataStreamingWriteSdram" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 155
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdramControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 178
Info (12128): Elaborating entity "baseAddrFetDecode" for hierarchy "baseAddrFetDecode:baseAddressFetchingDescodeBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 193
Warning (10230): Verilog HDL assignment warning at baseAddrFetDecode.v(209): truncated value with size 32 to match size of target (19) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrFetDecode.v Line: 209
Warning (10230): Verilog HDL assignment warning at baseAddrFetDecode.v(210): truncated value with size 32 to match size of target (19) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrFetDecode.v Line: 210
Warning (10230): Verilog HDL assignment warning at baseAddrFetDecode.v(211): truncated value with size 32 to match size of target (19) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrFetDecode.v Line: 211
Info (12128): Elaborating entity "fetchingControl" for hierarchy "fetchingControl:fetchingControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 210
Info (12128): Elaborating entity "selAddrSourceRam" for hierarchy "selAddrSourceRam:selAddrSource0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 230
Info (12128): Elaborating entity "ramControl" for hierarchy "ramControl:sourceRam0Block" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 263
Info (10264): Verilog HDL Case Statement information at ramControl.v(172): all case item expressions in this case statement are onehot File: C:/Users/ntkhi/Desktop/DATN/Implement/src/ramControl.v Line: 172
Info (12128): Elaborating entity "ramConv" for hierarchy "ramControl:sourceRam0Block|ramConv:RAMBLOCK" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/ramControl.v Line: 166
Info (12128): Elaborating entity "convolutionControl" for hierarchy "convolutionControl:convControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 319
Info (10018): Can't recognize finite state machine "state_q" because it has a complex reset state
Info (12128): Elaborating entity "zeroPadding" for hierarchy "zeroPadding:zeropaddingBlock0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 331
Info (12128): Elaborating entity "conv" for hierarchy "conv:ConvolutionBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 353
Info (12128): Elaborating entity "coreConv" for hierarchy "conv:ConvolutionBlock|coreConv:coreBlock0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v Line: 16
Info (12128): Elaborating entity "multi" for hierarchy "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/coreConv.v Line: 32
Info (12128): Elaborating entity "plus9Para" for hierarchy "conv:ConvolutionBlock|coreConv:coreBlock0|plus9Para:adder9paraBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/coreConv.v Line: 52
Info (12128): Elaborating entity "plus3para" for hierarchy "conv:ConvolutionBlock|plus3para:plus3paraBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v Line: 21
Info (12128): Elaborating entity "mux2to1" for hierarchy "conv:ConvolutionBlock|mux2to1:mux2to1Block" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v Line: 23
Info (12128): Elaborating entity "paddingControl" for hierarchy "paddingControl:paddingControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 365
Info (12128): Elaborating entity "weightGen" for hierarchy "weightGen:weightGennerationBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 372
Info (12128): Elaborating entity "averageControl" for hierarchy "averageControl:averageControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 392
Info (12128): Elaborating entity "mask" for hierarchy "mask:MaseBlock0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 400
Info (12128): Elaborating entity "average" for hierarchy "average:AverageBlock0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 417
Info (12128): Elaborating entity "averageWriteControl" for hierarchy "averageWriteControl:controlWriteToRegister" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 437
Info (12128): Elaborating entity "registerAverage" for hierarchy "registerAverage:RegisterStoreAverageBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 449
Info (12128): Elaborating entity "fullyConnected" for hierarchy "fullyConnected:fullyConnectedBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 459
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w0 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w1 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w2 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w3 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w4 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w5 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w6 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(28): object w7 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w8 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w9 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w10 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w11 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w12 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w13 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w14 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(29): object w15 used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10858): Verilog HDL warning at fullyConnected.v(30): object w_bias used but never assigned File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 30
Warning (10030): Net "w0" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w1" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w2" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w3" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w4" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w5" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w6" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w7" at fullyConnected.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 28
Warning (10030): Net "w8" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w9" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w10" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w11" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w12" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w13" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w14" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w15" at fullyConnected.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 29
Warning (10030): Net "w_bias" at fullyConnected.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v Line: 30
Info (12128): Elaborating entity "baseAddrWriteBackDecode" for hierarchy "baseAddrWriteBackDecode:writeBackDecodeAddrBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 524
Warning (10230): Verilog HDL assignment warning at baseAddrWriteBackDecode.v(179): truncated value with size 32 to match size of target (19) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrWriteBackDecode.v Line: 179
Warning (10230): Verilog HDL assignment warning at baseAddrWriteBackDecode.v(180): truncated value with size 32 to match size of target (19) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrWriteBackDecode.v Line: 180
Warning (10230): Verilog HDL assignment warning at baseAddrWriteBackDecode.v(181): truncated value with size 32 to match size of target (19) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/baseAddrWriteBackDecode.v Line: 181
Info (12128): Elaborating entity "writeBackControl" for hierarchy "writeBackControl:writeBackControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 541
Warning (10240): Verilog HDL Always Construct warning at writeBackControl.v(43): inferring latch(es) for variable "o_wrSdram", which holds its previous value in one or more paths through the always construct File: C:/Users/ntkhi/Desktop/DATN/Implement/src/writeBackControl.v Line: 43
Info (10041): Inferred latch for "o_wrSdram" at writeBackControl.v(43) File: C:/Users/ntkhi/Desktop/DATN/Implement/src/writeBackControl.v Line: 43
Info (12128): Elaborating entity "selDataForWriteBack" for hierarchy "selDataForWriteBack:selDataForWriteBackBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 548
Info (12128): Elaborating entity "masterControl" for hierarchy "masterControl:masterControlBlock" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 568
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 41
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 73
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 105
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 137
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 169
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 201
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 233
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 265
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 297
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[9]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 329
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[10]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 361
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[11]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 393
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[12]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 425
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[13]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 457
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[14]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 489
        Warning (14320): Synthesized away node "fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|q_b[15]" File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_8271.tdf Line: 521
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ramControl:sourceRam2Block|ramConv:RAMBLOCK|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ramControl:sourceRam0Block|ramConv:RAMBLOCK|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ramControl:sourceRam1Block|ramConv:RAMBLOCK|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "camera_configure:camera_configure_0|OV7670_config_rom:rom1|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to mobileNet.top0.rtl.mif
Info (278001): Inferred 21 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_5|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_5|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_7|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_6|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_3|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_2|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_1|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_0|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_7|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_6|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_3|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_2|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_1|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock1|multi:multiBlock_0|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_7|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_6|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_3|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_2|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_1|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:ConvolutionBlock|coreConv:coreBlock2|multi:multiBlock_0|Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
Info (12130): Elaborated megafunction instantiation "ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5h1.tdf
    Info (12023): Found entity 1: altsyncram_u5h1 File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_u5h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "mobileNet.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oev.tdf
    Info (12023): Found entity 1: altsyncram_oev File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/altsyncram_oev.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
Info (12133): Instantiated megafunction "conv:ConvolutionBlock|coreConv:coreBlock0|multi:multiBlock_5|lpm_mult:Mult0" with the following parameter: File: C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v Line: 6
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf
    Info (12023): Found entity 1: mult_l5t File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/mult_l5t.tdf Line: 28
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[0]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[1]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[2]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[3]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[4]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[5]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[6]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[7]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[8]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdramControlBlock|data[9]" to the node "sdram_controller:sdramControlBlock|rd_data_r" into an OR gate File: C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v Line: 120
Info (13000): Registers with preset signals will power-up high File: C:/Users/ntkhi/Desktop/DATN/Implement/quartus/db/a_graycounter_677.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "convolutionControl:convControlBlock|state_q.finish" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|state_q.finish~_emulated" and latch "convolutionControl:convControlBlock|state_q.finish~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
    Warning (13310): Register "convolutionControl:convControlBlock|state_q.update" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|state_q.update~_emulated" and latch "convolutionControl:convControlBlock|state_q.update~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[11]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[11]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[11]~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[10]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[10]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[10]~5" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[9]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[9]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[9]~9" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[8]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[8]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[8]~13" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[7]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[7]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[7]~17" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[6]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[6]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[6]~21" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[5]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[5]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[5]~25" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[4]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[4]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[4]~29" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[3]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[3]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[3]~33" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[2]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[2]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[2]~37" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[1]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[1]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[1]~41" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|addrLocal_q[0]" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|addrLocal_q[0]~_emulated" and latch "convolutionControl:convControlBlock|addrLocal_q[0]~45" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 45
    Warning (13310): Register "convolutionControl:convControlBlock|state_q.setWrite" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|state_q.setWrite~_emulated" and latch "convolutionControl:convControlBlock|state_q.setWrite~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
    Warning (13310): Register "convolutionControl:convControlBlock|state_q.readRam" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|state_q.readRam~_emulated" and latch "convolutionControl:convControlBlock|state_q.readRam~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
    Warning (13310): Register "convolutionControl:convControlBlock|state_q.waitDone" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|state_q.waitDone~_emulated" and latch "convolutionControl:convControlBlock|state_q.waitDone~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
    Warning (13310): Register "convolutionControl:convControlBlock|state_q.idle" is converted into an equivalent circuit using register "convolutionControl:convControlBlock|state_q.idle~_emulated" and latch "convolutionControl:convControlBlock|state_q.idle~1" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_camPowerDown" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 12
    Warning (13410): Pin "sdram_addr[11]" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 16
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 16
    Warning (13410): Pin "sdram_ba[0]" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 17
    Warning (13410): Pin "sdram_ba[1]" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 17
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 21
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 22
    Warning (13410): Pin "led" is stuck at GND File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 251 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ntkhi/Desktop/DATN/Implement/quartus/output_files/mobileNet.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_data[0]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[1]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[2]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[3]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[4]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[5]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[6]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
    Warning (15610): No output dependent on input pin "i_data[7]" File: C:/Users/ntkhi/Desktop/DATN/Implement/src/top.v Line: 8
Info (21057): Implemented 3271 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 3124 logic cells
    Info (21064): Implemented 46 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 42 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sat May 03 23:18:19 2025
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ntkhi/Desktop/DATN/Implement/quartus/output_files/mobileNet.map.smsg.


