0.7
2020.2
Nov 18 2020
09:20:35
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_axi_master_gmem.v,1651650421,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_axi_slave_control.v,1651650421,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1651650421,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_deadlock_detector.v,1651650421,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_deadlock_report_unit.v,1651650421,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada.autotb.v,1651650421,systemVerilog,,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/fifo_para.vh,apatb_MVM_opcion7_super_mejorada_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada.v,1651650252,systemVerilog,,,,MVM_opcion7_super_mejorada,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_consumer.v,1651650252,systemVerilog,,,,MVM_opcion7_super_mejorada_consumer,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_control_s_axi.v,1651650254,systemVerilog,,,,MVM_opcion7_super_mejorada_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_dadd_64ns_64ns_64_7_full_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_dadd_64ns_64ns_64_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_ddiv_64ns_64ns_64_59_no_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_ddiv_64ns_64ns_64_59_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_dexp_64ns_64ns_64_21_full_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_dexp_64ns_64ns_64_21_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_dsub_64ns_64ns_64_7_full_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_dsub_64ns_64ns_64_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fadd_32ns_32ns_32_5_full_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fifo_w32_d2_S.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_fifo_w32_d2_S;MVM_opcion7_super_mejorada_fifo_w32_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fifo_w64_d3_S.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_fifo_w64_d3_S;MVM_opcion7_super_mejorada_fifo_w64_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fmul_32ns_32ns_32_4_max_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fpext_32ns_64_2_no_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_fpext_32ns_64_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fptrunc_64ns_32_2_no_dsp_1.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_fptrunc_64ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_gmem_m_axi.v,1651650254,systemVerilog,,,,MVM_opcion7_super_mejorada_gmem_m_axi;MVM_opcion7_super_mejorada_gmem_m_axi_buffer;MVM_opcion7_super_mejorada_gmem_m_axi_decoder;MVM_opcion7_super_mejorada_gmem_m_axi_fifo;MVM_opcion7_super_mejorada_gmem_m_axi_read;MVM_opcion7_super_mejorada_gmem_m_axi_reg_slice;MVM_opcion7_super_mejorada_gmem_m_axi_throttle;MVM_opcion7_super_mejorada_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_layer1.v,1651650251,systemVerilog,,,,MVM_opcion7_super_mejorada_layer1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_mul_32ns_32ns_62_2_1.v,1651650254,systemVerilog,,,,MVM_opcion7_super_mejorada_mul_32ns_32ns_62_2_1;MVM_opcion7_super_mejorada_mul_32ns_32ns_62_2_1_Multiplier_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_mul_32ns_32ns_64_2_1.v,1651650254,systemVerilog,,,,MVM_opcion7_super_mejorada_mul_32ns_32ns_64_2_1;MVM_opcion7_super_mejorada_mul_32ns_32ns_64_2_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_producer3.v,1651650251,systemVerilog,,,,MVM_opcion7_super_mejorada_producer3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_start_for_consumer_U0.v,1651650254,systemVerilog,,,,MVM_opcion7_super_mejorada_start_for_consumer_U0;MVM_opcion7_super_mejorada_start_for_consumer_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_start_for_layer1_U0.v,1651650253,systemVerilog,,,,MVM_opcion7_super_mejorada_start_for_layer1_U0;MVM_opcion7_super_mejorada_start_for_layer1_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/csv_file_dump.sv,1651650421,systemVerilog,,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dataflow_monitor.sv,1651650421,systemVerilog,,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_manager.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/csv_file_dump.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_monitor.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_monitor.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_interface.sv,1651650421,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_monitor.sv,1651650421,systemVerilog,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_interface.sv,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_agent.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_interface.sv,1651650421,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_monitor.sv,1651650421,systemVerilog,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_interface.sv,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_agent.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv,1651650421,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/fifo_para.vh,1651650421,verilog,,,,,,,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_dadd_5_full_dsp_64.v,1651650446,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_dadd_5_full_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_ddiv_57_no_dsp_64.v,1651650437,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_ddiv_57_no_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_dexp_19_full_dsp_64.v,1651650454,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_dexp_19_full_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_dsub_5_full_dsp_64.v,1651650440,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_dsub_5_full_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fadd_3_full_dsp_32.v,1651650460,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_fadd_3_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fmul_2_max_dsp_32.v,1651650443,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_fmul_2_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fpext_0_no_dsp_32.v,1651650457,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_fpext_0_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fptrunc_0_no_dsp_64.v,1651650450,systemVerilog,,,,MVM_opcion7_super_mejorada_ap_fptrunc_0_no_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_interface.sv,1651650421,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_monitor.sv,1651650421,systemVerilog,,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_agent.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv;/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_agent.sv,1651650421,systemVerilog,,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_manager.sv,1651650421,systemVerilog,,,/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
