// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 31~0 - ap_return[31:0] (Read)
// 0x18 : Data signal of P_mode
//        bit 31~0 - P_mode[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of P_index1
//        bit 31~0 - P_index1[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of P_index2
//        bit 31~0 - P_index2[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of P_intIn_index3
//        bit 31~0 - P_intIn_index3[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of P_floatIn
//        bit 31~0 - P_floatIn[31:0] (Read/Write)
// 0x3c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XANN_AXILITES_ADDR_AP_CTRL             0x00
#define XANN_AXILITES_ADDR_GIE                 0x04
#define XANN_AXILITES_ADDR_IER                 0x08
#define XANN_AXILITES_ADDR_ISR                 0x0c
#define XANN_AXILITES_ADDR_AP_RETURN           0x10
#define XANN_AXILITES_BITS_AP_RETURN           32
#define XANN_AXILITES_ADDR_P_MODE_DATA         0x18
#define XANN_AXILITES_BITS_P_MODE_DATA         32
#define XANN_AXILITES_ADDR_P_INDEX1_DATA       0x20
#define XANN_AXILITES_BITS_P_INDEX1_DATA       32
#define XANN_AXILITES_ADDR_P_INDEX2_DATA       0x28
#define XANN_AXILITES_BITS_P_INDEX2_DATA       32
#define XANN_AXILITES_ADDR_P_INTIN_INDEX3_DATA 0x30
#define XANN_AXILITES_BITS_P_INTIN_INDEX3_DATA 32
#define XANN_AXILITES_ADDR_P_FLOATIN_DATA      0x38
#define XANN_AXILITES_BITS_P_FLOATIN_DATA      32

