
Starting:    D:\Microsemi\SynplifyPro\bin64\mbin\synplify.exe
Install:     D:\Microsemi\SynplifyPro
Hostname:    ABHI
Date:        Fri Jul 22 10:21:52 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro andtest_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "andtest_syn.tcl"
New HDL Analyst: enabled
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:21:54 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:21:54 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:21:54 2022
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_comp.srs to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srs

compiler completed
# Fri Jul 22 10:21:55 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on andtest_syn|synthesis
# Fri Jul 22 10:21:55 2022

multi_srs_gen completed
# Fri Jul 22 10:21:56 2022

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_mult.srs to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srs
Complete: Compile Process on andtest_syn|synthesis

Running: premap (Pre-mapping) on andtest_syn|synthesis
# Fri Jul 22 10:21:56 2022

premap completed
# Fri Jul 22 10:21:56 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on andtest_syn|synthesis

Running: map (Map) on andtest_syn|synthesis
# Fri Jul 22 10:21:56 2022

Running: fpga_mapper (Map & Optimize) on andtest_syn|synthesis
# Fri Jul 22 10:21:56 2022
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:22:49 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:22:49 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:22:49 2022
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_comp.srs to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srs

compiler completed
# Fri Jul 22 10:22:50 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on andtest_syn|synthesis
# Fri Jul 22 10:22:50 2022

multi_srs_gen completed
# Fri Jul 22 10:22:50 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_mult.srs to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srs
Complete: Compile Process on andtest_syn|synthesis

Running: premap (Pre-mapping) on andtest_syn|synthesis
# Fri Jul 22 10:22:50 2022

premap completed
# Fri Jul 22 10:22:51 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on andtest_syn|synthesis

Running: map (Map) on andtest_syn|synthesis
# Fri Jul 22 10:22:51 2022

Running: fpga_mapper (Map & Optimize) on andtest_syn|synthesis
# Fri Jul 22 10:22:51 2022
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:24:03 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:24:03 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:24:03 2022
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_comp.srs to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srs

compiler completed
# Fri Jul 22 10:24:04 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on andtest_syn|synthesis
# Fri Jul 22 10:24:04 2022

multi_srs_gen completed
# Fri Jul 22 10:24:04 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_mult.srs to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srs
Complete: Compile Process on andtest_syn|synthesis

Running: premap (Pre-mapping) on andtest_syn|synthesis
# Fri Jul 22 10:24:04 2022

premap completed with warnings
# Fri Jul 22 10:24:05 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on andtest_syn|synthesis

Running: map (Map) on andtest_syn|synthesis
# Fri Jul 22 10:24:05 2022

Running: fpga_mapper (Map & Optimize) on andtest_syn|synthesis
# Fri Jul 22 10:24:05 2022
Copied D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andtest_m.srm to D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srm

fpga_mapper completed
# Fri Jul 22 10:24:06 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:28:57 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:28:57 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:28:57 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:28:57 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:29:50 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:29:50 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:29:51 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:29:51 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:30:13 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:30:13 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:30:13 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:30:13 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:30:49 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:30:49 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:30:49 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:30:49 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:33:15 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:33:15 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:33:15 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:33:16 2022

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:33:51 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:33:51 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:33:51 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:33:51 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andtest.srr"
Running: synthesis in foreground

Running andtest_syn|synthesis

Running: compile (Compile) on andtest_syn|synthesis
# Fri Jul 22 10:34:06 2022

Running: compile_flow (Compile Process) on andtest_syn|synthesis
# Fri Jul 22 10:34:06 2022

Running: compiler (Compile Input) on andtest_syn|synthesis
# Fri Jul 22 10:34:06 2022
compiler exited with errors
Job failed on: andtest_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andtest_compiler.srr"
# Fri Jul 22 10:34:06 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on andtest_syn|synthesis
Complete: Compile on andtest_syn|synthesis
Complete: Logic Synthesis on andtest_syn|synthesis
Opening object source file d:\codes_meb\all_programs\a3pe1500\andgate_evalboard\component\work\andtest\andtest.v
exit status=2
License checkin: synplifypro_actel
