

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Fri Nov  5 09:20:00 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 5.728 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2059814| 13.320 ns | 13.718 ms |    2|  2059814|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VConvH_VConvW  |        0|  2059812|         3|          1|          1| 0 ~ 2059811 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     22|        0|      789|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |       40|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      129|    -|
|Register             |        -|      -|      495|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       40|     22|      495|      918|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_0_U  |Loop_VConvH_proc_bkb  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_1_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_2_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_3_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_4_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_5_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_6_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_7_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_8_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_9_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |       40|  0|   0|    0| 19200|  320|    10|       614400|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_355_p2                    |     *    |      4|  0|  20|          32|          32|
    |mul_ln165_1_fu_449_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_2_fu_455_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_3_fu_461_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln165_4_fu_467_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln165_5_fu_473_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln165_6_fu_479_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_7_fu_485_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_8_fu_491_p2              |     *    |      2|  0|  20|           7|          32|
    |mul_ln165_fu_443_p2                |     *    |      2|  0|  20|           7|          32|
    |add_ln156_1_fu_389_p2              |     +    |      0|  0|  11|           1|          11|
    |add_ln156_fu_375_p2                |     +    |      0|  0|  64|          64|           1|
    |add_ln165_10_fu_575_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln165_1_fu_549_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_2_fu_555_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_3_fu_559_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_4_fu_565_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_5_fu_497_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_6_fu_571_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_7_fu_503_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_8_fu_509_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_9_fu_515_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_fu_543_p2                |     +    |      0|  0|  32|          32|          32|
    |row_fu_437_p2                      |     +    |      0|  0|  11|          11|           1|
    |vconv_V_din                        |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln156_fu_370_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln157_fu_365_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln169_1_fu_401_p2             |   icmp   |      0|  0|  13|          11|           4|
    |icmp_ln169_fu_395_p2               |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln156_1_fu_407_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln156_2_fu_415_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln156_fu_381_p3             |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     22|  0| 789|         704|         855|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |col1_0_i_i_i_reg_325      |   9|          2|   11|         22|
    |hconv_V_blk_n             |   9|          2|    1|          2|
    |height_blk_n              |   9|          2|    1|          2|
    |height_out_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_314    |   9|          2|   64|        128|
    |row2_0_i_i_i_reg_336      |   9|          2|   11|         22|
    |vconv_V_blk_n             |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 129|         28|   96|        194|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln165_5_reg_700                   |  32|   0|   32|          0|
    |add_ln165_9_reg_705                   |  32|   0|   32|          0|
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |bound_reg_592                         |  64|   0|   64|          0|
    |col1_0_i_i_i_reg_325                  |  11|   0|   11|          0|
    |icmp_ln156_reg_597                    |   1|   0|    1|          0|
    |icmp_ln156_reg_597_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_reg_314                |  64|   0|   64|          0|
    |linebuf_0_addr_reg_615                |  11|   0|   11|          0|
    |linebuf_1_addr_reg_620                |  11|   0|   11|          0|
    |linebuf_2_addr_reg_626                |  11|   0|   11|          0|
    |linebuf_3_addr_reg_632                |  11|   0|   11|          0|
    |linebuf_4_addr_reg_638                |  11|   0|   11|          0|
    |linebuf_5_addr_reg_644                |  11|   0|   11|          0|
    |linebuf_6_addr_reg_650                |  11|   0|   11|          0|
    |linebuf_7_addr_reg_656                |  11|   0|   11|          0|
    |linebuf_8_addr_reg_662                |  11|   0|   11|          0|
    |linebuf_9_addr_reg_668                |  11|   0|   11|          0|
    |mul_ln165_1_reg_690                   |  32|   0|   32|          0|
    |mul_ln165_2_reg_695                   |  32|   0|   32|          0|
    |mul_ln165_reg_685                     |  32|   0|   32|          0|
    |row2_0_i_i_i_reg_336                  |  11|   0|   11|          0|
    |select_ln156_1_reg_606                |   1|   0|    1|          0|
    |select_ln156_1_reg_606_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_1_reg_679                         |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_587           |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 495|   0|  495|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|height_dout                |  in |   32|   ap_fifo  |       height       |    pointer   |
|height_empty_n             |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read                | out |    1|   ap_fifo  |       height       |    pointer   |
|vconv_xlim_loc_dout        |  in |   32|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_empty_n     |  in |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_read        | out |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|hconv_V_dout               |  in |   32|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_empty_n            |  in |    1|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_read               | out |    1|   ap_fifo  |       hconv_V      |    pointer   |
|vconv_V_din                | out |   32|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_full_n             |  in |    1|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_write              | out |    1|   ap_fifo  |       vconv_V      |    pointer   |
|height_out_din             | out |   32|   ap_fifo  |     height_out     |    pointer   |
|height_out_full_n          |  in |    1|   ap_fifo  |     height_out     |    pointer   |
|height_out_write           | out |    1|   ap_fifo  |     height_out     |    pointer   |
|vconv_xlim_loc_out_din     | out |   32|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_full_n  |  in |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_write   | out |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.45ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [conv.cpp:156->conv.cpp:239]   --->   Operation 10 'read' 'height_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 11 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [conv.cpp:156->conv.cpp:239]   --->   Operation 13 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 15 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [conv.cpp:156->conv.cpp:239]   --->   Operation 16 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read to i64"   --->   Operation 17 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, %cast" [conv.cpp:156->conv.cpp:239]   --->   Operation 18 'mul' 'bound' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln156, %VConvW_end ]" [conv.cpp:156->conv.cpp:239]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln156_2, %VConvW_end ]" [conv.cpp:156->conv.cpp:239]   --->   Operation 21 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %entry ], [ %row, %VConvW_end ]"   --->   Operation 22 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i11 %row2_0_i_i_i to i32" [conv.cpp:157->conv.cpp:239]   --->   Operation 23 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln157 = icmp slt i32 %zext_ln157, %vconv_xlim_loc_read" [conv.cpp:157->conv.cpp:239]   --->   Operation 24 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "%icmp_ln156 = icmp eq i64 %indvar_flatten, %bound" [conv.cpp:156->conv.cpp:239]   --->   Operation 25 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.84ns)   --->   "%add_ln156 = add i64 %indvar_flatten, 1" [conv.cpp:156->conv.cpp:239]   --->   Operation 26 'add' 'add_ln156' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %.exit, label %VConvW_begin" [conv.cpp:156->conv.cpp:239]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.30ns)   --->   "%select_ln156 = select i1 %icmp_ln157, i11 %row2_0_i_i_i, i11 0" [conv.cpp:156->conv.cpp:239]   --->   Operation 28 'select' 'select_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.53ns)   --->   "%add_ln156_1 = add i11 1, %col1_0_i_i_i" [conv.cpp:156->conv.cpp:239]   --->   Operation 29 'add' 'add_ln156_1' <Predicate = (!icmp_ln156)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln169 = icmp ugt i11 %add_ln156_1, 9" [conv.cpp:169->conv.cpp:239]   --->   Operation 30 'icmp' 'icmp_ln169' <Predicate = (!icmp_ln156)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln169_1 = icmp ugt i11 %col1_0_i_i_i, 9" [conv.cpp:169->conv.cpp:239]   --->   Operation 31 'icmp' 'icmp_ln169_1' <Predicate = (!icmp_ln156)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln156_1 = select i1 %icmp_ln157, i1 %icmp_ln169_1, i1 %icmp_ln169" [conv.cpp:156->conv.cpp:239]   --->   Operation 32 'select' 'select_ln156_1' <Predicate = (!icmp_ln156)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln156_2 = select i1 %icmp_ln157, i11 %col1_0_i_i_i, i11 %add_ln156_1" [conv.cpp:156->conv.cpp:239]   --->   Operation 33 'select' 'select_ln156_2' <Predicate = (!icmp_ln156)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i11 %select_ln156 to i64" [conv.cpp:164->conv.cpp:239]   --->   Operation 34 'zext' 'zext_ln164' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 35 'getelementptr' 'linebuf_0_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 36 'getelementptr' 'linebuf_1_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.15ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 37 'load' 'linebuf_1_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 38 'getelementptr' 'linebuf_2_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.15ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 39 'load' 'linebuf_2_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 40 'getelementptr' 'linebuf_3_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.15ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 41 'load' 'linebuf_3_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 42 'getelementptr' 'linebuf_4_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.15ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 43 'load' 'linebuf_4_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 44 'getelementptr' 'linebuf_5_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.15ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 45 'load' 'linebuf_5_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 46 'getelementptr' 'linebuf_6_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.15ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 47 'load' 'linebuf_6_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 48 'getelementptr' 'linebuf_7_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.15ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 49 'load' 'linebuf_7_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 50 'getelementptr' 'linebuf_8_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.15ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 51 'load' 'linebuf_8_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 52 'getelementptr' 'linebuf_9_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.15ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 53 'load' 'linebuf_9_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %select_ln156_1, label %1, label %VConvW_end" [conv.cpp:169->conv.cpp:239]   --->   Operation 54 'br' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.53ns)   --->   "%row = add i11 %select_ln156, 1" [conv.cpp:157->conv.cpp:239]   --->   Operation 55 'add' 'row' <Predicate = (!icmp_ln156)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 56 [1/1] (1.45ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [conv.cpp:160->conv.cpp:239]   --->   Operation 56 'read' 'tmp_1' <Predicate = (!icmp_ln156)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 57 [2/2] (1.15ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 57 'load' 'linebuf_0_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 58 [1/2] (1.15ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 58 'load' 'linebuf_1_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 59 [1/1] (3.17ns)   --->   "%mul_ln165 = mul i32 111, %linebuf_1_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 59 'mul' 'mul_ln165' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.15ns)   --->   "store i32 %linebuf_1_load, i32* %linebuf_0_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 60 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 61 [1/2] (1.15ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 61 'load' 'linebuf_2_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 62 [1/1] (3.17ns)   --->   "%mul_ln165_1 = mul i32 266, %linebuf_2_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 62 'mul' 'mul_ln165_1' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.15ns)   --->   "store i32 %linebuf_2_load, i32* %linebuf_1_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 63 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 64 [1/2] (1.15ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 64 'load' 'linebuf_3_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 65 [1/1] (3.17ns)   --->   "%mul_ln165_2 = mul i32 498, %linebuf_3_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 65 'mul' 'mul_ln165_2' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.15ns)   --->   "store i32 %linebuf_3_load, i32* %linebuf_2_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 66 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 67 [1/2] (1.15ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 67 'load' 'linebuf_4_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 68 [1/1] (3.17ns)   --->   "%mul_ln165_3 = mul i32 724, %linebuf_4_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 68 'mul' 'mul_ln165_3' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.15ns)   --->   "store i32 %linebuf_4_load, i32* %linebuf_3_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 69 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 70 [1/2] (1.15ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 70 'load' 'linebuf_5_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 71 [1/1] (3.17ns)   --->   "%mul_ln165_4 = mul i32 821, %linebuf_5_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 71 'mul' 'mul_ln165_4' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.15ns)   --->   "store i32 %linebuf_5_load, i32* %linebuf_4_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 72 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 73 [1/2] (1.15ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 73 'load' 'linebuf_6_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 74 [1/1] (3.17ns)   --->   "%mul_ln165_5 = mul i32 724, %linebuf_6_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 74 'mul' 'mul_ln165_5' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.15ns)   --->   "store i32 %linebuf_6_load, i32* %linebuf_5_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 75 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 76 [1/2] (1.15ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 76 'load' 'linebuf_7_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 77 [1/1] (3.17ns)   --->   "%mul_ln165_6 = mul i32 498, %linebuf_7_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 77 'mul' 'mul_ln165_6' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.15ns)   --->   "store i32 %linebuf_7_load, i32* %linebuf_6_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 78 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 79 [1/2] (1.15ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 79 'load' 'linebuf_8_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 80 [1/1] (3.17ns)   --->   "%mul_ln165_7 = mul i32 266, %linebuf_8_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 80 'mul' 'mul_ln165_7' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.15ns)   --->   "store i32 %linebuf_8_load, i32* %linebuf_7_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 81 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 82 [1/2] (1.15ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 82 'load' 'linebuf_9_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 83 [1/1] (3.17ns)   --->   "%mul_ln165_8 = mul i32 111, %linebuf_9_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 83 'mul' 'mul_ln165_8' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.15ns)   --->   "store i32 %linebuf_9_load, i32* %linebuf_8_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 84 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 85 [1/1] (0.66ns)   --->   "%add_ln165_5 = add i32 %mul_ln165_3, %mul_ln165_4" [conv.cpp:165->conv.cpp:239]   --->   Operation 85 'add' 'add_ln165_5' <Predicate = (!icmp_ln156)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_7 = add i32 %mul_ln165_5, %mul_ln165_6" [conv.cpp:165->conv.cpp:239]   --->   Operation 86 'add' 'add_ln165_7' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.66ns)   --->   "%add_ln165_8 = add i32 %mul_ln165_7, %mul_ln165_8" [conv.cpp:165->conv.cpp:239]   --->   Operation 87 'add' 'add_ln165_8' <Predicate = (!icmp_ln156)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_9 = add i32 %add_ln165_8, %add_ln165_7" [conv.cpp:165->conv.cpp:239]   --->   Operation 88 'add' 'add_ln165_9' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (1.15ns)   --->   "store i32 %tmp_1, i32* %linebuf_9_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 89 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 4 <SV = 3> <Delay = 4.07>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @VConvH_VConvW_str)"   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2059811, i64 0)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [conv.cpp:157->conv.cpp:239]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [conv.cpp:157->conv.cpp:239]   --->   Operation 93 'specregionbegin' 'tmp_11_i_i' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:159->conv.cpp:239]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 95 [1/2] (1.15ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 95 'load' 'linebuf_0_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln165 = shl i32 %linebuf_0_load, 5" [conv.cpp:165->conv.cpp:239]   --->   Operation 96 'shl' 'shl_ln165' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln165_1 = shl i32 %linebuf_0_load, 2" [conv.cpp:165->conv.cpp:239]   --->   Operation 97 'shl' 'shl_ln165_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln165_2 = shl i32 %tmp_1, 5" [conv.cpp:165->conv.cpp:239]   --->   Operation 98 'shl' 'shl_ln165_2' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln165_3 = shl i32 %tmp_1, 2" [conv.cpp:165->conv.cpp:239]   --->   Operation 99 'shl' 'shl_ln165_3' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165 = add i32 %shl_ln165_2, %shl_ln165" [conv.cpp:165->conv.cpp:239]   --->   Operation 100 'add' 'add_ln165' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_1 = add i32 %add_ln165, %shl_ln165_3" [conv.cpp:165->conv.cpp:239]   --->   Operation 101 'add' 'add_ln165_1' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_2 = add i32 %mul_ln165, %mul_ln165_1" [conv.cpp:165->conv.cpp:239]   --->   Operation 102 'add' 'add_ln165_2' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_3 = add i32 %add_ln165_2, %shl_ln165_1" [conv.cpp:165->conv.cpp:239]   --->   Operation 103 'add' 'add_ln165_3' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_4 = add i32 %add_ln165_3, %add_ln165_1" [conv.cpp:165->conv.cpp:239]   --->   Operation 104 'add' 'add_ln165_4' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_6 = add i32 %add_ln165_5, %mul_ln165_2" [conv.cpp:165->conv.cpp:239]   --->   Operation 105 'add' 'add_ln165_6' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_10 = add i32 %add_ln165_9, %add_ln165_6" [conv.cpp:165->conv.cpp:239]   --->   Operation 106 'add' 'add_ln165_10' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln165_10, %add_ln165_4" [conv.cpp:165->conv.cpp:239]   --->   Operation 107 'add' 'tmp' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [conv.cpp:170->conv.cpp:239]   --->   Operation 108 'write' <Predicate = (select_ln156_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "br label %VConvW_end" [conv.cpp:170->conv.cpp:239]   --->   Operation 109 'br' <Predicate = (select_ln156_1)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_11_i_i)" [conv.cpp:171->conv.cpp:239]   --->   Operation 110 'specregionend' 'empty_14' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br label %0" [conv.cpp:157->conv.cpp:239]   --->   Operation 111 'br' <Predicate = (!icmp_ln156)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ linebuf_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
height_read         (read             ) [ 000000]
vconv_xlim_loc_read (read             ) [ 001110]
specinterface_ln0   (specinterface    ) [ 000000]
write_ln156         (write            ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
write_ln0           (write            ) [ 000000]
cast                (zext             ) [ 000000]
cast1               (zext             ) [ 000000]
bound               (mul              ) [ 001110]
br_ln0              (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
col1_0_i_i_i        (phi              ) [ 001000]
row2_0_i_i_i        (phi              ) [ 001000]
zext_ln157          (zext             ) [ 000000]
icmp_ln157          (icmp             ) [ 000000]
icmp_ln156          (icmp             ) [ 001110]
add_ln156           (add              ) [ 011110]
br_ln156            (br               ) [ 000000]
select_ln156        (select           ) [ 000000]
add_ln156_1         (add              ) [ 000000]
icmp_ln169          (icmp             ) [ 000000]
icmp_ln169_1        (icmp             ) [ 000000]
select_ln156_1      (select           ) [ 001110]
select_ln156_2      (select           ) [ 011110]
zext_ln164          (zext             ) [ 000000]
linebuf_0_addr      (getelementptr    ) [ 001110]
linebuf_1_addr      (getelementptr    ) [ 001100]
linebuf_2_addr      (getelementptr    ) [ 001100]
linebuf_3_addr      (getelementptr    ) [ 001100]
linebuf_4_addr      (getelementptr    ) [ 001100]
linebuf_5_addr      (getelementptr    ) [ 001100]
linebuf_6_addr      (getelementptr    ) [ 001100]
linebuf_7_addr      (getelementptr    ) [ 001100]
linebuf_8_addr      (getelementptr    ) [ 001100]
linebuf_9_addr      (getelementptr    ) [ 001100]
br_ln169            (br               ) [ 000000]
row                 (add              ) [ 011110]
tmp_1               (read             ) [ 001010]
linebuf_1_load      (load             ) [ 000000]
mul_ln165           (mul              ) [ 001010]
store_ln167         (store            ) [ 000000]
linebuf_2_load      (load             ) [ 000000]
mul_ln165_1         (mul              ) [ 001010]
store_ln167         (store            ) [ 000000]
linebuf_3_load      (load             ) [ 000000]
mul_ln165_2         (mul              ) [ 001010]
store_ln167         (store            ) [ 000000]
linebuf_4_load      (load             ) [ 000000]
mul_ln165_3         (mul              ) [ 000000]
store_ln167         (store            ) [ 000000]
linebuf_5_load      (load             ) [ 000000]
mul_ln165_4         (mul              ) [ 000000]
store_ln167         (store            ) [ 000000]
linebuf_6_load      (load             ) [ 000000]
mul_ln165_5         (mul              ) [ 000000]
store_ln167         (store            ) [ 000000]
linebuf_7_load      (load             ) [ 000000]
mul_ln165_6         (mul              ) [ 000000]
store_ln167         (store            ) [ 000000]
linebuf_8_load      (load             ) [ 000000]
mul_ln165_7         (mul              ) [ 000000]
store_ln167         (store            ) [ 000000]
linebuf_9_load      (load             ) [ 000000]
mul_ln165_8         (mul              ) [ 000000]
store_ln167         (store            ) [ 000000]
add_ln165_5         (add              ) [ 001010]
add_ln165_7         (add              ) [ 000000]
add_ln165_8         (add              ) [ 000000]
add_ln165_9         (add              ) [ 001010]
store_ln167         (store            ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
specloopname_ln157  (specloopname     ) [ 000000]
tmp_11_i_i          (specregionbegin  ) [ 000000]
specpipeline_ln159  (specpipeline     ) [ 000000]
linebuf_0_load      (load             ) [ 000000]
shl_ln165           (shl              ) [ 000000]
shl_ln165_1         (shl              ) [ 000000]
shl_ln165_2         (shl              ) [ 000000]
shl_ln165_3         (shl              ) [ 000000]
add_ln165           (add              ) [ 000000]
add_ln165_1         (add              ) [ 000000]
add_ln165_2         (add              ) [ 000000]
add_ln165_3         (add              ) [ 000000]
add_ln165_4         (add              ) [ 000000]
add_ln165_6         (add              ) [ 000000]
add_ln165_10        (add              ) [ 000000]
tmp                 (add              ) [ 000000]
write_ln170         (write            ) [ 000000]
br_ln170            (br               ) [ 000000]
empty_14            (specregionend    ) [ 000000]
br_ln157            (br               ) [ 011110]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hconv_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vconv_xlim_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="linebuf_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="linebuf_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuf_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="linebuf_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="linebuf_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="linebuf_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="linebuf_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="linebuf_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="linebuf_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VConvH_VConvW_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="vconv_xlim_loc_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln156_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln170_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln170/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="linebuf_0_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_0_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="linebuf_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="1"/>
<pin id="269" dir="0" index="4" bw="11" slack="0"/>
<pin id="270" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
<pin id="272" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_1_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="linebuf_2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_2_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="1"/>
<pin id="274" dir="0" index="4" bw="11" slack="0"/>
<pin id="275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
<pin id="277" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_2_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="linebuf_3_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_3_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="1"/>
<pin id="279" dir="0" index="4" bw="11" slack="0"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
<pin id="282" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_3_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="linebuf_4_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_4_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="1"/>
<pin id="284" dir="0" index="4" bw="11" slack="0"/>
<pin id="285" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
<pin id="287" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_4_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="linebuf_5_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_5_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="1"/>
<pin id="289" dir="0" index="4" bw="11" slack="0"/>
<pin id="290" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
<pin id="292" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_5_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="linebuf_6_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_6_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="1"/>
<pin id="294" dir="0" index="4" bw="11" slack="0"/>
<pin id="295" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
<pin id="297" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_6_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="linebuf_7_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_7_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="1"/>
<pin id="299" dir="0" index="4" bw="11" slack="0"/>
<pin id="300" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
<pin id="302" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_7_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="linebuf_8_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_8_addr/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="1"/>
<pin id="304" dir="0" index="4" bw="11" slack="0"/>
<pin id="305" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
<pin id="307" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_8_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="linebuf_9_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_9_addr/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="309" dir="0" index="4" bw="11" slack="0"/>
<pin id="310" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="0"/>
<pin id="312" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_9_load/2 store_ln167/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_0_load/3 store_ln167/3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="indvar_flatten_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="64" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="col1_0_i_i_i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col1_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="col1_0_i_i_i_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="11" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col1_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="row2_0_i_i_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="1"/>
<pin id="338" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="row2_0_i_i_i_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="11" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row2_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="cast1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bound_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln157_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln157_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln156_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="1"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln156_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln156_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="0" index="2" bw="11" slack="0"/>
<pin id="385" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln156_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln169_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln169_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln156_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln156_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="0" index="2" bw="11" slack="0"/>
<pin id="419" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156_2/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln164_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="row_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="mul_ln165_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mul_ln165_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mul_ln165_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_2/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="mul_ln165_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="mul_ln165_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_4/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="mul_ln165_5_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_5/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="mul_ln165_6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_6/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="mul_ln165_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_7/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="mul_ln165_8_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165_8/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln165_5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_5/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln165_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_7/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln165_8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_8/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln165_9_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_9/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln165_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln165/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln165_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln165_1/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="shl_ln165_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln165_2/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln165_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="3" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln165_3/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln165_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln165_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_1/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln165_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln165_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_3/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln165_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_4/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln165_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="1"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_6/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln165_10_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_10/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="vconv_xlim_loc_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="bound_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln156_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln156_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln156 "/>
</bind>
</comp>

<comp id="606" class="1005" name="select_ln156_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln156_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="select_ln156_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln156_2 "/>
</bind>
</comp>

<comp id="615" class="1005" name="linebuf_0_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="11" slack="1"/>
<pin id="617" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_0_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="linebuf_1_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="1"/>
<pin id="622" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="linebuf_2_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="1"/>
<pin id="628" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="linebuf_3_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="1"/>
<pin id="634" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="linebuf_4_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="1"/>
<pin id="640" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="linebuf_5_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="1"/>
<pin id="646" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="linebuf_6_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="1"/>
<pin id="652" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="linebuf_7_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="1"/>
<pin id="658" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="linebuf_8_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="1"/>
<pin id="664" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="linebuf_9_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="1"/>
<pin id="670" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="row_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="mul_ln165_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln165 "/>
</bind>
</comp>

<comp id="690" class="1005" name="mul_ln165_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln165_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="mul_ln165_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln165_2 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln165_5_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_5 "/>
</bind>
</comp>

<comp id="705" class="1005" name="add_ln165_9_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="98" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="104" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="94" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="153" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="166" pin="3"/><net_sink comp="153" pin=4"/></net>

<net id="278"><net_src comp="179" pin="3"/><net_sink comp="166" pin=4"/></net>

<net id="283"><net_src comp="192" pin="3"/><net_sink comp="179" pin=4"/></net>

<net id="288"><net_src comp="205" pin="3"/><net_sink comp="192" pin=4"/></net>

<net id="293"><net_src comp="218" pin="3"/><net_sink comp="205" pin=4"/></net>

<net id="298"><net_src comp="231" pin="3"/><net_sink comp="218" pin=4"/></net>

<net id="303"><net_src comp="244" pin="3"/><net_sink comp="231" pin=4"/></net>

<net id="308"><net_src comp="257" pin="3"/><net_sink comp="244" pin=4"/></net>

<net id="313"><net_src comp="126" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="98" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="104" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="340" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="318" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="318" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="365" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="340" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="329" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="329" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="365" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="395" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="365" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="329" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="389" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="381" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="435"><net_src comp="423" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="436"><net_src comp="423" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="441"><net_src comp="381" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="153" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="166" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="179" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="192" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="205" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="68" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="218" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="66" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="231" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="244" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="257" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="461" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="467" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="473" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="479" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="485" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="491" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="503" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="263" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="92" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="263" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="40" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="40" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="533" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="521" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="538" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="527" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="549" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="565" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="580" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="590"><net_src comp="104" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="595"><net_src comp="355" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="600"><net_src comp="370" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="375" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="609"><net_src comp="407" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="415" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="618"><net_src comp="139" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="623"><net_src comp="146" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="629"><net_src comp="159" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="635"><net_src comp="172" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="641"><net_src comp="185" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="647"><net_src comp="198" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="653"><net_src comp="211" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="659"><net_src comp="224" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="665"><net_src comp="237" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="671"><net_src comp="250" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="677"><net_src comp="437" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="682"><net_src comp="126" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="688"><net_src comp="443" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="693"><net_src comp="449" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="698"><net_src comp="455" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="703"><net_src comp="497" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="708"><net_src comp="515" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="575" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vconv_V | {4 }
	Port: height_out | {1 }
	Port: vconv_xlim_loc_out | {1 }
	Port: linebuf_0 | {3 }
	Port: linebuf_1 | {3 }
	Port: linebuf_2 | {3 }
	Port: linebuf_3 | {3 }
	Port: linebuf_4 | {3 }
	Port: linebuf_5 | {3 }
	Port: linebuf_6 | {3 }
	Port: linebuf_7 | {3 }
	Port: linebuf_8 | {3 }
	Port: linebuf_9 | {3 }
 - Input state : 
	Port: Loop_VConvH_proc : height | {1 }
	Port: Loop_VConvH_proc : vconv_xlim_loc | {1 }
	Port: Loop_VConvH_proc : hconv_V | {3 }
	Port: Loop_VConvH_proc : linebuf_0 | {3 4 }
	Port: Loop_VConvH_proc : linebuf_1 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_2 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_3 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_4 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_5 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_6 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_7 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_8 | {2 3 }
	Port: Loop_VConvH_proc : linebuf_9 | {2 3 }
  - Chain level:
	State 1
		bound : 1
	State 2
		zext_ln157 : 1
		icmp_ln157 : 2
		icmp_ln156 : 1
		add_ln156 : 1
		br_ln156 : 2
		select_ln156 : 3
		add_ln156_1 : 1
		icmp_ln169 : 2
		icmp_ln169_1 : 1
		select_ln156_1 : 3
		select_ln156_2 : 3
		zext_ln164 : 4
		linebuf_0_addr : 5
		linebuf_1_addr : 5
		linebuf_1_load : 6
		linebuf_2_addr : 5
		linebuf_2_load : 6
		linebuf_3_addr : 5
		linebuf_3_load : 6
		linebuf_4_addr : 5
		linebuf_4_load : 6
		linebuf_5_addr : 5
		linebuf_5_load : 6
		linebuf_6_addr : 5
		linebuf_6_load : 6
		linebuf_7_addr : 5
		linebuf_7_load : 6
		linebuf_8_addr : 5
		linebuf_8_load : 6
		linebuf_9_addr : 5
		linebuf_9_load : 6
		br_ln169 : 4
		row : 4
	State 3
		mul_ln165 : 1
		store_ln167 : 1
		mul_ln165_1 : 1
		store_ln167 : 1
		mul_ln165_2 : 1
		store_ln167 : 1
		mul_ln165_3 : 1
		store_ln167 : 1
		mul_ln165_4 : 1
		store_ln167 : 1
		mul_ln165_5 : 1
		store_ln167 : 1
		mul_ln165_6 : 1
		store_ln167 : 1
		mul_ln165_7 : 1
		store_ln167 : 1
		mul_ln165_8 : 1
		store_ln167 : 1
		add_ln165_5 : 2
		add_ln165_7 : 2
		add_ln165_8 : 2
		add_ln165_9 : 3
	State 4
		shl_ln165 : 1
		shl_ln165_1 : 1
		add_ln165 : 1
		add_ln165_1 : 2
		add_ln165_3 : 1
		add_ln165_4 : 3
		add_ln165_10 : 1
		tmp : 4
		write_ln170 : 5
		empty_14 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln156_fu_375        |    0    |    0    |    64   |
|          |        add_ln156_1_fu_389       |    0    |    0    |    11   |
|          |            row_fu_437           |    0    |    0    |    11   |
|          |        add_ln165_5_fu_497       |    0    |    0    |    32   |
|          |        add_ln165_7_fu_503       |    0    |    0    |    32   |
|          |        add_ln165_8_fu_509       |    0    |    0    |    32   |
|          |        add_ln165_9_fu_515       |    0    |    0    |    32   |
|    add   |         add_ln165_fu_543        |    0    |    0    |    32   |
|          |        add_ln165_1_fu_549       |    0    |    0    |    32   |
|          |        add_ln165_2_fu_555       |    0    |    0    |    32   |
|          |        add_ln165_3_fu_559       |    0    |    0    |    32   |
|          |        add_ln165_4_fu_565       |    0    |    0    |    32   |
|          |        add_ln165_6_fu_571       |    0    |    0    |    32   |
|          |       add_ln165_10_fu_575       |    0    |    0    |    32   |
|          |            tmp_fu_580           |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |           bound_fu_355          |    4    |    0    |    20   |
|          |         mul_ln165_fu_443        |    2    |    0    |    20   |
|          |        mul_ln165_1_fu_449       |    2    |    0    |    20   |
|          |        mul_ln165_2_fu_455       |    2    |    0    |    20   |
|    mul   |        mul_ln165_3_fu_461       |    2    |    0    |    20   |
|          |        mul_ln165_4_fu_467       |    2    |    0    |    20   |
|          |        mul_ln165_5_fu_473       |    2    |    0    |    20   |
|          |        mul_ln165_6_fu_479       |    2    |    0    |    20   |
|          |        mul_ln165_7_fu_485       |    2    |    0    |    20   |
|          |        mul_ln165_8_fu_491       |    2    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln157_fu_365        |    0    |    0    |    20   |
|   icmp   |        icmp_ln156_fu_370        |    0    |    0    |    29   |
|          |        icmp_ln169_fu_395        |    0    |    0    |    13   |
|          |       icmp_ln169_1_fu_401       |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln156_fu_381       |    0    |    0    |    11   |
|  select  |      select_ln156_1_fu_407      |    0    |    0    |    2    |
|          |      select_ln156_2_fu_415      |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |      height_read_read_fu_98     |    0    |    0    |    0    |
|   read   | vconv_xlim_loc_read_read_fu_104 |    0    |    0    |    0    |
|          |        tmp_1_read_fu_126        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln156_write_fu_110    |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_118     |    0    |    0    |    0    |
|          |     write_ln170_write_fu_132    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_347           |    0    |    0    |    0    |
|   zext   |           cast1_fu_351          |    0    |    0    |    0    |
|          |        zext_ln157_fu_361        |    0    |    0    |    0    |
|          |        zext_ln164_fu_423        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         shl_ln165_fu_521        |    0    |    0    |    0    |
|    shl   |        shl_ln165_1_fu_527       |    0    |    0    |    0    |
|          |        shl_ln165_2_fu_533       |    0    |    0    |    0    |
|          |        shl_ln165_3_fu_538       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    22   |    0    |   769   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln156_reg_601     |   64   |
|    add_ln165_5_reg_700    |   32   |
|    add_ln165_9_reg_705    |   32   |
|       bound_reg_592       |   64   |
|    col1_0_i_i_i_reg_325   |   11   |
|     icmp_ln156_reg_597    |    1   |
|   indvar_flatten_reg_314  |   64   |
|   linebuf_0_addr_reg_615  |   11   |
|   linebuf_1_addr_reg_620  |   11   |
|   linebuf_2_addr_reg_626  |   11   |
|   linebuf_3_addr_reg_632  |   11   |
|   linebuf_4_addr_reg_638  |   11   |
|   linebuf_5_addr_reg_644  |   11   |
|   linebuf_6_addr_reg_650  |   11   |
|   linebuf_7_addr_reg_656  |   11   |
|   linebuf_8_addr_reg_662  |   11   |
|   linebuf_9_addr_reg_668  |   11   |
|    mul_ln165_1_reg_690    |   32   |
|    mul_ln165_2_reg_695    |   32   |
|     mul_ln165_reg_685     |   32   |
|    row2_0_i_i_i_reg_336   |   11   |
|        row_reg_674        |   11   |
|   select_ln156_1_reg_606  |    1   |
|   select_ln156_2_reg_610  |   11   |
|       tmp_1_reg_679       |   32   |
|vconv_xlim_loc_read_reg_587|   32   |
+---------------------------+--------+
|           Total           |   572  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_179 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_218 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_244 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   198  ||  5.427  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |    0   |   769  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   572  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    5   |   572  |   850  |
+-----------+--------+--------+--------+--------+
