Analysis & Elaboration report for Pong
Wed May 01 00:39:47 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Source assignments for LT24Display:Display
  5. Parameter Settings for User Entity Instance: Top-level Entity: |Pong
  6. Parameter Settings for User Entity Instance: LT24Display:Display
  7. Parameter Settings for User Entity Instance: LT24Display:Display|LT24InitialData:initDataRom
  8. Parameter Settings for User Entity Instance: LT24Display:Display|LT24DisplayInterface:LT24Interface
  9. Parameter Settings for User Entity Instance: Xaddr:GameXaddr
 10. Parameter Settings for User Entity Instance: Yaddr:GameYaddr
 11. Parameter Settings for User Entity Instance: ClockDivider:GameClock
 12. Parameter Settings for User Entity Instance: Ball:GameBall
 13. Parameter Settings for User Entity Instance: Paddles:GamePaddles
 14. Parameter Settings for User Entity Instance: Graphics:GameGraphics
 15. Analysis & Elaboration Settings
 16. Port Connectivity Checks: "Graphics:GameGraphics"
 17. Port Connectivity Checks: "Xaddr:GameXaddr"
 18. Port Connectivity Checks: "LT24Display:Display"
 19. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed May 01 00:39:47 2019       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; Pong                                        ;
; Top-level Entity Name         ; Pong                                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------+
; Source assignments for LT24Display:Display ;
+-----------------+-------+------+-----------+
; Assignment      ; Value ; From ; To        ;
+-----------------+-------+------+-----------+
; MESSAGE_DISABLE ; 10030 ; -    ; -         ;
+-----------------+-------+------+-----------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Pong ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; LCD_WIDTH      ; 240   ; Signed Integer                              ;
; LCD_HEIGHT     ; 320   ; Signed Integer                              ;
; MAX_SCORE      ; 10    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24Display:Display ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                       ;
; WIDTH          ; 240      ; Signed Integer                       ;
; HEIGHT         ; 320      ; Signed Integer                       ;
; XBITS          ; 8        ; Signed Integer                       ;
; YBITS          ; 9        ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24Display:Display|LT24InitialData:initDataRom ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 240   ; Signed Integer                                                      ;
; HEIGHT         ; 320   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24Display:Display|LT24DisplayInterface:LT24Interface ;
+----------------+----------+-------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                    ;
+----------------+----------+-------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                          ;
+----------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Xaddr:GameXaddr ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; X_MAX          ; 320   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Yaddr:GameYaddr ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Y_MAX          ; 240   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDivider:GameClock ;
+------------------+----------+---------------------------------------+
; Parameter Name   ; Value    ; Type                                  ;
+------------------+----------+---------------------------------------+
; CLOCK_IN         ; 50000000 ; Signed Integer                        ;
; CLOCK_OUT        ; 30       ; Signed Integer                        ;
; HALF_CLOCK_RATIO ; 833333   ; Signed Integer                        ;
+------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ball:GameBall ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 4     ; Signed Integer                    ;
; MAX_H          ; 320   ; Signed Integer                    ;
; MAX_V          ; 240   ; Signed Integer                    ;
; MIN_H          ; 0     ; Signed Integer                    ;
; MIN_V          ; 0     ; Signed Integer                    ;
; START_H        ; 160   ; Signed Integer                    ;
; START_V        ; 120   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Paddles:GamePaddles ;
+----------------+-----------+-------------------------------------+
; Parameter Name ; Value     ; Type                                ;
+----------------+-----------+-------------------------------------+
; paddle_width   ; 4         ; Signed Integer                      ;
; paddle_length  ; 40        ; Signed Integer                      ;
; paddleU_ini    ; 001100100 ; Unsigned Binary                     ;
; paddleD_ini    ; 001100100 ; Unsigned Binary                     ;
+----------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:GameGraphics ;
+----------------+------------------+--------------------------------+
; Parameter Name ; Value            ; Type                           ;
+----------------+------------------+--------------------------------+
; BACKGROUND_RGB ; 0000000000000000 ; Unsigned Binary                ;
; BALL_RGB       ; 0000000011111111 ; Unsigned Binary                ;
; PADDLE_RGB     ; 0000000011111111 ; Unsigned Binary                ;
; BALL_SIZE      ; 4                ; Signed Integer                 ;
; PADDLE_WIDTH   ; 3                ; Signed Integer                 ;
; PADDLE_HEIGTH  ; 20               ; Signed Integer                 ;
; PADDLE_1_X     ; 10               ; Signed Integer                 ;
; PADDLE_2_X     ; 310              ; Signed Integer                 ;
; MAX_H          ; 320              ; Signed Integer                 ;
; MAX_V          ; 240              ; Signed Integer                 ;
; MIN_H          ; 0                ; Signed Integer                 ;
; MIN_V          ; 0                ; Signed Integer                 ;
+----------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Pong               ; Pong               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:GameGraphics"                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_x ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "pixel_x[8..8]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Xaddr:GameXaddr"                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; x_addr ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "x_addr[9..8]" have no fanouts ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "LT24Display:Display"           ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; pixelRawMode ; Input  ; Info     ; Stuck at GND           ;
; cmdData      ; Input  ; Info     ; Stuck at GND           ;
; cmdWrite     ; Input  ; Info     ; Stuck at GND           ;
; cmdDone      ; Input  ; Info     ; Stuck at GND           ;
; cmdReady     ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 01 00:39:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file paddles.v
    Info (12023): Found entity 1: Paddles File: E:/Documents/GitHub/Pong/Paddles.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file lt24display.v
    Info (12023): Found entity 1: LT24Display File: E:/Documents/GitHub/Pong/LT24Display.v Line: 86
    Info (12023): Found entity 2: LT24DisplayInterface File: E:/Documents/GitHub/Pong/LT24Display.v Line: 409
    Info (12023): Found entity 3: ResetSynchroniser File: E:/Documents/GitHub/Pong/LT24Display.v Line: 493
    Info (12023): Found entity 4: LT24InitialData File: E:/Documents/GitHub/Pong/LT24Display.v Line: 523
Info (12021): Found 1 design units, including 1 entities, in source file display7segment.v
    Info (12023): Found entity 1: Display7Segment File: E:/Documents/GitHub/Pong/Display7Segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ball.v
    Info (12023): Found entity 1: Ball File: E:/Documents/GitHub/Pong/Ball.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.v
    Info (12023): Found entity 1: ClockDivider File: E:/Documents/GitHub/Pong/ClockDivider.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at Pong.v(62): ignored dangling comma in List of Port Connections File: E:/Documents/GitHub/Pong/Pong.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file pong.v
    Info (12023): Found entity 1: Pong File: E:/Documents/GitHub/Pong/Pong.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binarytobcd.v
    Info (12023): Found entity 1: BinaryToBCD File: E:/Documents/GitHub/Pong/BinaryToBCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scoreboard.v
    Info (12023): Found entity 1: Scoreboard File: E:/Documents/GitHub/Pong/Scoreboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file paddle.v
    Info (12023): Found entity 1: Paddle File: E:/Documents/GitHub/Pong/Paddle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file yaddr.v
    Info (12023): Found entity 1: Yaddr File: E:/Documents/GitHub/Pong/Yaddr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xaddr.v
    Info (12023): Found entity 1: Xaddr File: E:/Documents/GitHub/Pong/Xaddr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics.v
    Info (12023): Found entity 1: Graphics File: E:/Documents/GitHub/Pong/Graphics.v Line: 1
Info (12127): Elaborating entity "Pong" for the top level hierarchy
Info (12128): Elaborating entity "LT24Display" for hierarchy "LT24Display:Display" File: E:/Documents/GitHub/Pong/Pong.v Line: 55
Info (12128): Elaborating entity "ResetSynchroniser" for hierarchy "LT24Display:Display|ResetSynchroniser:resetGen" File: E:/Documents/GitHub/Pong/LT24Display.v Line: 157
Info (12128): Elaborating entity "LT24InitialData" for hierarchy "LT24Display:Display|LT24InitialData:initDataRom" File: E:/Documents/GitHub/Pong/LT24Display.v Line: 174
Info (12128): Elaborating entity "LT24DisplayInterface" for hierarchy "LT24Display:Display|LT24DisplayInterface:LT24Interface" File: E:/Documents/GitHub/Pong/LT24Display.v Line: 392
Info (12128): Elaborating entity "Xaddr" for hierarchy "Xaddr:GameXaddr" File: E:/Documents/GitHub/Pong/Pong.v Line: 62
Warning (10230): Verilog HDL assignment warning at Xaddr.v(18): truncated value with size 32 to match size of target (10) File: E:/Documents/GitHub/Pong/Xaddr.v Line: 18
Info (12128): Elaborating entity "Yaddr" for hierarchy "Yaddr:GameYaddr" File: E:/Documents/GitHub/Pong/Pong.v Line: 71
Warning (10230): Verilog HDL assignment warning at Yaddr.v(18): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Yaddr.v Line: 18
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:GameClock" File: E:/Documents/GitHub/Pong/Pong.v Line: 80
Info (12128): Elaborating entity "Ball" for hierarchy "Ball:GameBall" File: E:/Documents/GitHub/Pong/Pong.v Line: 100
Warning (10230): Verilog HDL assignment warning at Ball.v(24): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Ball.v Line: 24
Warning (10230): Verilog HDL assignment warning at Ball.v(25): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Ball.v Line: 25
Warning (10230): Verilog HDL assignment warning at Ball.v(55): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Ball.v Line: 55
Warning (10230): Verilog HDL assignment warning at Ball.v(59): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Ball.v Line: 59
Warning (10230): Verilog HDL assignment warning at Ball.v(65): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Ball.v Line: 65
Warning (10230): Verilog HDL assignment warning at Ball.v(69): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Ball.v Line: 69
Info (12128): Elaborating entity "Paddles" for hierarchy "Paddles:GamePaddles" File: E:/Documents/GitHub/Pong/Pong.v Line: 111
Warning (10230): Verilog HDL assignment warning at Paddles.v(24): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Paddles.v Line: 24
Warning (10230): Verilog HDL assignment warning at Paddles.v(25): truncated value with size 32 to match size of target (9) File: E:/Documents/GitHub/Pong/Paddles.v Line: 25
Warning (10230): Verilog HDL assignment warning at Paddles.v(29): truncated value with size 9 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 29
Warning (10230): Verilog HDL assignment warning at Paddles.v(30): truncated value with size 9 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 30
Warning (10230): Verilog HDL assignment warning at Paddles.v(32): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 32
Warning (10230): Verilog HDL assignment warning at Paddles.v(33): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 33
Warning (10230): Verilog HDL assignment warning at Paddles.v(35): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 35
Warning (10230): Verilog HDL assignment warning at Paddles.v(36): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 36
Warning (10230): Verilog HDL assignment warning at Paddles.v(38): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 38
Warning (10230): Verilog HDL assignment warning at Paddles.v(39): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 39
Warning (10230): Verilog HDL assignment warning at Paddles.v(41): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 41
Warning (10230): Verilog HDL assignment warning at Paddles.v(42): truncated value with size 32 to match size of target (1) File: E:/Documents/GitHub/Pong/Paddles.v Line: 42
Info (12128): Elaborating entity "Graphics" for hierarchy "Graphics:GameGraphics" File: E:/Documents/GitHub/Pong/Pong.v Line: 124
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Wed May 01 00:39:47 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:23


