## Display Register (DISP)

Generates the clock and reset signals for the complete CPU and SoC hardware. UPDATE......

[View schematic (PDF)](DISP_schematic.pdf)

---

### Details

- 


---

### Inputs

- 5V / GND
- Clock
- Clear (*asynchronous - active high*)
- DISP enable (*asynchronous - active high*)
- DISP in (*synchronous - active low*)
- 8-bit CPU bus

---

### Outputs

*None*

---

### PCB Spec

- *4 layer*
- *34 mm Ã— 79.25 mm*

---

### PCB Views

<p align="center">
  <img src="../../images/disp_pcb_top.PNG" alt="DISP pcb top" width="600"/>
</p>
<p align="center"><em>Top view of the DISP PCB</em></p>

<p align="center">
  <img src="../../images/disp_pcb_bottom.PNG" alt="DISP pcb bottom" width="600"/>
</p>
<p align="center"><em>Bottom view of the DISP PCB</em></p>

<p align="center">
  <img src="../../images/disp_pcb_design.PNG" alt="DISP pcb design" width="600"/>
</p>
<p align="center"><em>Layout view of the DISP PCB</em></p>





