#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_010d4be0 .scope module, "main" "main" 2 13;
 .timescale 0 0;
L_010b0e58 .functor AND 1, v01105610_0, v0110a048_0, C4<1>, C4<1>;
v0110a888_0 .net "IMemOut", 31 0, v01105df8_0;  1 drivers
v0110a728_0 .net "PCEnable", 0 0, v01104ed8_0;  1 drivers
v0110a570_0 .net "PCIn", 31 0, L_0110bdd8;  1 drivers
v01109f40_0 .net "PCOut", 31 0, v0110a3b8_0;  1 drivers
v0110a780_0 .net "PCplusFour", 31 0, v010ada38_0;  1 drivers
v01109f98_0 .net *"_s16", 3 0, L_0110c098;  1 drivers
v01109ff0_0 .net *"_s21", 25 0, L_0110c148;  1 drivers
v0110aca8_0 .net *"_s22", 27 0, L_0110bfe8;  1 drivers
L_0110ca80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0110ad58_0 .net *"_s25", 1 0, L_0110ca80;  1 drivers
v0110aa40_0 .net "aluControl3bit", 2 0, v010ad618_0;  1 drivers
v0110a9e8_0 .net "aluOp", 1 0, v011054b0_0;  1 drivers
v0110ae08_0 .net "aluOut", 31 0, v01105c40_0;  1 drivers
v0110aa98_0 .net "aluSecondInput", 31 0, L_0110bbc8;  1 drivers
v0110abf8_0 .net "aluSrc", 0 0, v01104f30_0;  1 drivers
v0110a990_0 .net "aluZero", 0 0, v0110a048_0;  1 drivers
v0110ad00_0 .net "branchAndZero", 0 0, L_010b0e58;  1 drivers
v0110aaf0_0 .net "branchEnable", 0 0, v01105610_0;  1 drivers
v0110ac50_0 .net "branchMuxOut", 31 0, L_0110bc78;  1 drivers
v0110ab48_0 .net "branchaddress", 31 0, v01105458_0;  1 drivers
v0110aba0_0 .net "branchpc", 31 0, L_0110bc20;  1 drivers
v0110adb0_0 .var "change", 31 0;
v0110bf90_0 .var "clk", 0 0;
v0110ba10_0 .net "dataMemOut", 31 0, v01105560_0;  1 drivers
v0110c040_0 .net "dataMemReadEnable", 0 0, v01105400_0;  1 drivers
v0110b9b8_0 .net "dataMemWriteEnable", 0 0, v011057c8_0;  1 drivers
v0110bb70_0 .net "jumpAddress", 31 0, L_0110bd80;  1 drivers
v0110bd28_0 .net "jumpEnable", 0 0, v011052f8_0;  1 drivers
v0110ba68_0 .net "memToReg", 0 0, v011058d0_0;  1 drivers
v0110bcd0_0 .net "readData1", 31 0, v0110a678_0;  1 drivers
v0110c0f0_0 .net "readData2", 31 0, v0110a308_0;  1 drivers
v0110b960_0 .net "regDst", 0 0, v011052a0_0;  1 drivers
v0110b858_0 .net "regWriteAddress", 4 0, L_0110bf38;  1 drivers
v0110b6a0_0 .net "regWriteData", 31 0, L_0110b750;  1 drivers
v0110b908_0 .net "regWriteEnable", 0 0, v01105198_0;  1 drivers
v0110b8b0_0 .net "signExtendOut", 31 0, v0110a518_0;  1 drivers
L_0110b7a8 .part v01105df8_0, 16, 5;
L_0110bac0 .part v01105df8_0, 11, 5;
L_0110bee0 .part v01105df8_0, 21, 5;
L_0110b6f8 .part v01105df8_0, 16, 5;
L_0110b800 .part v01105df8_0, 0, 16;
L_0110bb18 .part v01105df8_0, 0, 6;
L_0110c098 .part v010ada38_0, 28, 4;
L_0110bd80 .concat8 [ 28 4 0 0], L_0110bfe8, L_0110c098;
L_0110c148 .part v01105df8_0, 0, 26;
L_0110bfe8 .concat [ 26 2 0 0], L_0110c148, L_0110ca80;
L_0110be30 .part v01105df8_0, 26, 6;
S_011c3b68 .scope module, "PCPlusFourAdder" "syncAdder" 2 63, 3 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "out"
v010ad828_0 .net "A", 31 0, v0110a3b8_0;  alias, 1 drivers
v010ad510_0 .net "B", 31 0, v0110adb0_0;  1 drivers
v010ad6c8_0 .net "clk", 0 0, v0110bf90_0;  1 drivers
v010ada38_0 .var "out", 31 0;
E_010d0198 .event posedge, v010ad6c8_0;
S_011c3c38 .scope module, "aluController" "alucontrol" 2 41, 4 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "fn"
    .port_info 2 /OUTPUT 3 "out"
v010ad568_0 .net "aluop", 0 1, v011054b0_0;  alias, 1 drivers
v010ad5c0_0 .net "fn", 0 5, L_0110bb18;  1 drivers
v010ad618_0 .var "out", 0 2;
E_010d0120 .event edge, v010ad5c0_0, v010ad568_0;
S_010c5450 .scope module, "branchAddressAdder" "adder" 2 69, 5 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "out"
v010ad778_0 .net "A", 31 0, v01105458_0;  alias, 1 drivers
v010ad880_0 .net "B", 31 0, v010ada38_0;  alias, 1 drivers
v011053a8_0 .net "out", 31 0, L_0110bc20;  alias, 1 drivers
L_0110bc20 .arith/sum 32, v01105458_0, v010ada38_0;
S_010c5520 .scope module, "branchMux" "mux" 2 75, 6 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_010d04b8 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v011056c0_0 .net "A", 31 0, v010ada38_0;  alias, 1 drivers
v01105350_0 .net "B", 31 0, L_0110bc20;  alias, 1 drivers
v011051f0_0 .net "out", 31 0, L_0110bc78;  alias, 1 drivers
v01105140_0 .net "select", 0 0, L_010b0e58;  alias, 1 drivers
L_0110bc78 .functor MUXZ 32, v010ada38_0, L_0110bc20, L_010b0e58, C4<>;
S_010c0ab8 .scope module, "branchleftshift" "leftshift" 2 66, 7 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
v01104e80_0 .net "in", 31 0, v0110a518_0;  alias, 1 drivers
v01105458_0 .var "out", 31 0;
E_010d01e8 .event edge, v01104e80_0;
S_010c0b88 .scope module, "controlUnit" "control" 2 85, 8 12 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "branch"
    .port_info 5 /OUTPUT 1 "memread"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "regwrite"
    .port_info 11 /OUTPUT 1 "pcupdate"
v011054b0_0 .var "aluop", 1 0;
v01104f30_0 .var "alusrc", 0 0;
v01105610_0 .var "branch", 0 0;
v01105508_0 .net "clk", 0 0, v0110bf90_0;  alias, 1 drivers
v01105248_0 .var/i "counter", 31 0;
v011052f8_0 .var "jump", 0 0;
v01105400_0 .var "memread", 0 0;
v011058d0_0 .var "memtoreg", 0 0;
v011057c8_0 .var "memwrite", 0 0;
v01105928_0 .net "opcode", 5 0, L_0110be30;  1 drivers
v01104ed8_0 .var "pcupdate", 0 0;
v011052a0_0 .var "regdst", 0 0;
v01105198_0 .var "regwrite", 0 0;
S_010c3550 .scope module, "dataMem" "dataMemory" 2 53, 9 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "adr"
    .port_info 2 /INPUT 32 "writeIn"
    .port_info 3 /OUTPUT 32 "readOut"
    .port_info 4 /INPUT 1 "writePin"
    .port_info 5 /INPUT 1 "readPin"
v01104f88_0 .net "adr", 31 0, v01105c40_0;  alias, 1 drivers
v011055b8_0 .net "clk", 0 0, v0110bf90_0;  alias, 1 drivers
v01105668_0 .var/i "file", 31 0;
v01105770_0 .var/i "i", 31 0;
v011050e8 .array "memBlock", 7 0, 31 0;
v01105560_0 .var "readOut", 31 0;
v01105718_0 .net "readPin", 0 0, v01105400_0;  alias, 1 drivers
v01105820_0 .net "writeIn", 31 0, v0110a308_0;  alias, 1 drivers
v01104fe0_0 .net "writePin", 0 0, v011057c8_0;  alias, 1 drivers
S_011cd868 .scope module, "dataMemMux" "mux" 2 57, 6 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_010d04e0 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v01105038_0 .net "A", 31 0, v01105c40_0;  alias, 1 drivers
v01105878_0 .net "B", 31 0, v01105560_0;  alias, 1 drivers
v01105090_0 .net "out", 31 0, L_0110b750;  alias, 1 drivers
v01105b38_0 .net "select", 0 0, v011058d0_0;  alias, 1 drivers
L_0110b750 .functor MUXZ 32, v01105c40_0, v01105560_0, v011058d0_0, C4<>;
S_011cd938 .scope module, "instructionMemory" "InstMem" 2 24, 10 10 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_010b0c60 .param/l "BASE_ADDR" 0 10 10, C4<0000000000000000000000000000000>;
P_010b0c80 .param/l "MEM_SIZE" 0 10 10, +C4<00000000000000000000000000010000>;
v011059d8 .array "InstructionMemory", 16 0, 31 0;
v01105d48_0 .net "address", 31 0, v0110a3b8_0;  alias, 1 drivers
v01105cf0_0 .net "clk", 0 0, v0110bf90_0;  alias, 1 drivers
v01105df8_0 .var "instruction", 31 0;
E_010d00d0 .event edge, v010ad828_0;
S_010b3a08 .scope module, "jumpMux" "mux" 2 82, 6 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_010d03c8 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v01105da0_0 .net "A", 31 0, L_0110bc78;  alias, 1 drivers
v01105be8_0 .net "B", 31 0, L_0110bd80;  alias, 1 drivers
v01105a88_0 .net "out", 31 0, L_0110bdd8;  alias, 1 drivers
v01105a30_0 .net "select", 0 0, v011052f8_0;  alias, 1 drivers
L_0110bdd8 .functor MUXZ 32, L_0110bc78, L_0110bd80, v011052f8_0, C4<>;
S_010b3ad8 .scope module, "mainALU" "alu" 2 49, 11 4 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "control"
    .port_info 4 /OUTPUT 32 "out"
    .port_info 5 /OUTPUT 1 "zero"
v01105980_0 .net "clk", 0 0, v0110bf90_0;  alias, 1 drivers
v01105c98_0 .net "control", 0 2, v010ad618_0;  alias, 1 drivers
v01105ae0_0 .net "in1", 0 31, v0110a678_0;  alias, 1 drivers
v01105b90_0 .net "in2", 0 31, L_0110bbc8;  alias, 1 drivers
v01105c40_0 .var "out", 0 31;
v0110a048_0 .var "zero", 0 0;
S_011c4c10 .scope module, "postRegisterMux" "mux" 2 45, 6 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_010d0350 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v0110a200_0 .net "A", 31 0, v0110a308_0;  alias, 1 drivers
v0110a5c8_0 .net "B", 31 0, v0110a518_0;  alias, 1 drivers
v0110a258_0 .net "out", 31 0, L_0110bbc8;  alias, 1 drivers
v01109e90_0 .net "select", 0 0, v01104f30_0;  alias, 1 drivers
L_0110bbc8 .functor MUXZ 32, v0110a308_0, v0110a518_0, v01104f30_0, C4<>;
S_011c4ce0 .scope module, "preRegisterMux" "mux" 2 33, 6 1 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A"
    .port_info 1 /INPUT 5 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
P_010d0260 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000000101>;
v0110a0a0_0 .net "A", 4 0, L_0110b7a8;  1 drivers
v0110a0f8_0 .net "B", 4 0, L_0110bac0;  1 drivers
v01109ee8_0 .net "out", 4 0, L_0110bf38;  alias, 1 drivers
v0110a150_0 .net "select", 0 0, v011052a0_0;  alias, 1 drivers
L_0110bf38 .functor MUXZ 5, L_0110b7a8, L_0110bac0, v011052a0_0, C4<>;
S_011c3470 .scope module, "programCounter" "PC" 2 21, 12 7 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "memLoc"
    .port_info 2 /INPUT 1 "outputEnable"
    .port_info 3 /OUTPUT 32 "currentPointer"
v0110a938_0 .net "clk", 0 0, v0110bf90_0;  alias, 1 drivers
v0110a3b8_0 .var "currentPointer", 31 0;
v0110a620_0 .net "memLoc", 31 0, L_0110bdd8;  alias, 1 drivers
v0110a7d8_0 .net "outputEnable", 0 0, v01104ed8_0;  alias, 1 drivers
E_010d0418 .event posedge, v01104ed8_0;
S_011c3540 .scope module, "registerFile" "Registers" 2 34, 13 2 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData1"
    .port_info 1 /OUTPUT 32 "readData2"
    .port_info 2 /INPUT 5 "readRegister1"
    .port_info 3 /INPUT 5 "readRegister2"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 5 "writeRegister"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "clk"
v0110a1a8_0 .net "clk", 0 0, v0110bf90_0;  alias, 1 drivers
v0110a8e0_0 .var/i "i", 31 0;
v0110a678_0 .var "readData1", 31 0;
v0110a308_0 .var "readData2", 31 0;
v0110a410_0 .net "readRegister1", 4 0, L_0110bee0;  1 drivers
v0110a2b0_0 .net "readRegister2", 4 0, L_0110b6f8;  1 drivers
v0110a468_0 .net "regWrite", 0 0, v01105198_0;  alias, 1 drivers
v0110a830 .array "registers", 0 31, 31 0;
v0110a360_0 .net "writeData", 31 0, L_0110b750;  alias, 1 drivers
v0110a6d0_0 .net "writeRegister", 4 0, L_0110bf38;  alias, 1 drivers
E_010d0468 .event negedge, v010ad6c8_0;
S_010bf8b8 .scope module, "signExtend" "Sign_extend" 2 37, 14 3 0, S_010d4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0110a4c0_0 .net "in", 15 0, L_0110b800;  1 drivers
v0110a518_0 .var "out", 31 0;
E_010d0490 .event edge, v0110a4c0_0;
    .scope S_011c3470;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0110a3b8_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_011c3470;
T_1 ;
    %wait E_010d0418;
    %vpi_call 12 15 "$display", "OutputEnable: %d", v0110a7d8_0 {0 0 0};
    %load/vec4 v0110a7d8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0110a620_0;
    %store/vec4 v0110a3b8_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_011cd938;
T_2 ;
    %vpi_call 10 17 "$readmemb", "./factorial.dat", v011059d8 {0 0 0};
    %end;
    .thread T_2;
    .scope S_011cd938;
T_3 ;
    %wait E_010d00d0;
    %load/vec4 v01105d48_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v011059d8, 4;
    %store/vec4 v01105df8_0, 0, 32;
    %vpi_call 10 21 "$display", "%d %h", v01105d48_0, v01105df8_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %load/vec4 v01105d48_0;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %vpi_call 10 22 "$finish" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011c3540;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0110a8e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0110a8e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0110a8e0_0;
    %store/vec4a v0110a830, 4, 0;
    %load/vec4 v0110a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0110a8e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_011c3540;
T_5 ;
    %wait E_010d0198;
    %load/vec4 v0110a410_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0110a830, 4;
    %assign/vec4 v0110a678_0, 0;
    %load/vec4 v0110a2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0110a830, 4;
    %assign/vec4 v0110a308_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_011c3540;
T_6 ;
    %wait E_010d0468;
    %load/vec4 v0110a468_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0110a360_0;
    %load/vec4 v0110a6d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0110a830, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_010bf8b8;
T_7 ;
    %wait E_010d0490;
    %load/vec4 v0110a4c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0110a518_0, 4, 16;
    %load/vec4 v0110a4c0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0110a518_0, 4, 16;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0110a518_0, 4, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_011c3c38;
T_8 ;
    %wait E_010d0120;
    %load/vec4 v010ad568_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v010ad568_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v010ad568_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v010ad5c0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v010ad5c0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v010ad5c0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v010ad5c0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v010ad5c0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
T_8.14 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v010ad618_0, 0, 3;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_010b3ad8;
T_9 ;
    %wait E_010d0198;
    %load/vec4 v01105c98_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v01105ae0_0;
    %load/vec4 v01105b90_0;
    %and;
    %store/vec4 v01105c40_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v01105c98_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v01105ae0_0;
    %load/vec4 v01105b90_0;
    %or;
    %store/vec4 v01105c40_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v01105c98_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v01105ae0_0;
    %load/vec4 v01105b90_0;
    %add;
    %store/vec4 v01105c40_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v01105c98_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v01105ae0_0;
    %load/vec4 v01105b90_0;
    %sub;
    %store/vec4 v01105c40_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v01105c98_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v01105ae0_0;
    %load/vec4 v01105b90_0;
    %cmp/u;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v01105c40_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01105c40_0, 0, 32;
T_9.11 ;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v01105c40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0110a048_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0110a048_0, 0, 1;
T_9.13 ;
    %jmp T_9;
    .thread T_9;
    .scope S_010c3550;
T_10 ;
    %vpi_call 9 15 "$readmemb", "dataMem.dat", v011050e8 {0 0 0};
    %end;
    .thread T_10;
    .scope S_010c3550;
T_11 ;
    %wait E_010d0198;
    %load/vec4 v01104fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v01105820_0;
    %ix/getv 4, v01104f88_0;
    %store/vec4a v011050e8, 4, 0;
    %vpi_call 9 22 "$display", "Address %d", v01104f88_0 {0 0 0};
    %vpi_func 9 24 "$fopen" 32, "dataMem.dat", "w" {0 0 0};
    %store/vec4 v01105668_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01105770_0, 0, 32;
T_11.2 ;
    %load/vec4 v01105770_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 9 26 "$fdisplay", v01105668_0, "%b", &A<v011050e8, v01105770_0 > {0 0 0};
    %load/vec4 v01105770_0;
    %addi 1, 0, 32;
    %store/vec4 v01105770_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 9 27 "$fclose", v01105668_0 {0 0 0};
T_11.0 ;
    %load/vec4 v01105718_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %ix/getv 4, v01104f88_0;
    %load/vec4a v011050e8, 4;
    %store/vec4 v01105560_0, 0, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_011c3b68;
T_12 ;
    %wait E_010d0198;
    %load/vec4 v010ad828_0;
    %load/vec4 v010ad510_0;
    %add;
    %store/vec4 v010ada38_0, 0, 32;
    %jmp T_12;
    .thread T_12;
    .scope S_010c0ab8;
T_13 ;
    %wait E_010d01e8;
    %load/vec4 v01104e80_0;
    %store/vec4 v01105458_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_010c0b88;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01105248_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01104ed8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011052f8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01104f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011057c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011058d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105198_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011052a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_010c0b88;
T_15 ;
    %wait E_010d0198;
    %vpi_call 8 40 "$display", "Counter: %d", v01105248_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01104ed8_0, 0, 1;
    %load/vec4 v01105248_0;
    %addi 1, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %store/vec4 v01105248_0, 0, 32;
    %load/vec4 v01105248_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01104ed8_0, 0, 1;
    %load/vec4 v01105928_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01104f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %jmp T_15.9;
T_15.4 ;
    %vpi_call 8 55 "$display", "REEE%b", v01105928_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01104f30_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01104f30_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01105610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v011052f8_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %vpi_call 8 70 "$finish" {0 0 0};
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v01105248_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011057c8_0, 0, 1;
    %load/vec4 v01105928_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01105400_0, 0, 1;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v011057c8_0, 0, 1;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v01105248_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105198_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011058d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011052a0_0, 0, 1;
    %load/vec4 v01105928_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01105198_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v011052a0_0, 0, 1;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01105198_0, 0, 1;
    %jmp T_15.20;
T_15.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01105198_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v011058d0_0, 0, 1;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v01105248_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01104ed8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011052f8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v011054b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01104f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011057c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011058d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01105198_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011052a0_0, 0, 1;
T_15.21 ;
T_15.16 ;
T_15.11 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_010d4be0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0110bf90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_010d4be0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0110bf90_0;
    %inv;
    %store/vec4 v0110bf90_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_010d4be0;
T_18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0110adb0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_010d4be0;
T_19 ;
    %vpi_call 2 88 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_010d4be0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "main.v";
    "./syncAdder.v";
    "./alucontrol.v";
    "./adder.v";
    "./mux.v";
    "./leftshift.v";
    "./control.v";
    "./dataMem.v";
    "./InstMem.v";
    "./alu.v";
    "./PC.v";
    "./registers.v";
    "./Sign_extend.v";
