INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_TO_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_TO_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_TO_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sim_1/new/TB_Decoder_3_TO_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_3_TO_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sim_1/new/FA_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_FA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sim_1/new/Slow_clk_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Slow_clk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sim_1/new/HA_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_HA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_W_3_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_3_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_State_Buffer_3_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_State_Buffer_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_3_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_3_B
ERROR: [VRFC 10-1412] syntax error near begin [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_3_B.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_3_B.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_3_B.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_3_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_3_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_3_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_3_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_8_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_2_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_2_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_2_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_2_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_2_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_2_W_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_2_W_3_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_2_W_3_B
