# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../example.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_fsm_copy_0_0/sim/design_1_fsm_copy_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../tb_example.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
