In	IN
the	DT
case	NN
of	IN
application	NN
-	HYPH
specific	JJ
integrated	VBN
circuits	NNS
,	,
or	CC
ASICs	NNP
,	,
the	DT
chip	NN
â€™s	XX
core	NN
layout	NN
area	NN
comprises	VBZ
anumber	NN
of	IN
fixed	VBN
height	NN
rows	NNS
,	,
with	IN
either	CC
some	DT
or	CC
no	DT
space	NN
between	IN
them	PRP
.	.

On	IN
the	DT
other	JJ
hand	NN
,	,
blocks	NNS
are	VBP
typically	RB
larger	JJR
than	IN
cells	NNS
and	CC
have	VBP
variable	JJ
heights	NNS
that	WDT
can	MD
stretch	VB
amultiple	JJ
number	NN
of	IN
rows	NNS
.	.

Alternatively	RB
,	,
some	DT
orall	NN
of	IN
the	DT
blocks	NNS
may	MD
not	RB
have	VB
preassigned	VBN
locations	NNS
.	.

In	IN
this	DT
case	NN
,	,
they	PRP
have	VBP
to	TO
be	VB
placed	VBN
with	IN
the	DT
cells	NNS
inwhat	VBP
is	VBZ
commonly	RB
referred	VBN
to	IN
as	IN
mixed	JJ
-	HYPH
mode	NN
placement	NN
.	.

