Protel Design System Design Rule Check
PCB File : E:\TI?N Ð? H?C T?P HK242\THI?T K? H? TH?NG NHÚNG(C?I THI?N)\BLT_THI?T K? H? TH?NG NHÚNG\FIRE ALARM SYSTEM\FIRE ARLARM_DEV.PcbDoc
Date     : 4/23/2025
Time     : 9:40:32 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.203mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.524mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-13(40.157mm,53.352mm) on Top Layer And Pad U3-14(40.157mm,52.852mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-28(47.577mm,49.932mm) on Top Layer And Pad U3-29(48.077mm,49.932mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-59(44.577mm,61.272mm) on Top Layer And Pad U3-60(44.077mm,61.272mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
Rule Violations :3

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Arc (19.025mm,7.62mm) on Top Overlay And Pad TP5-1(19.025mm,7.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (22.426mm,5.69mm) on Top Overlay And Pad Q3-1(22.377mm,6.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Arc (29.352mm,64.338mm) on Top Overlay And Pad Y1-1(30.002mm,65.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Arc (29.352mm,67.538mm) on Top Overlay And Pad Y1-1(30.002mm,65.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Arc (34.352mm,64.338mm) on Top Overlay And Pad Y1-2(33.702mm,65.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Arc (34.352mm,67.538mm) on Top Overlay And Pad Y1-2(33.702mm,65.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (50.488mm,5.69mm) on Top Overlay And Pad Q2-1(50.439mm,6.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Arc (53.936mm,66.573mm) on Top Overlay And Pad R13-2(53.162mm,66.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Arc (57.455mm,35.865mm) on Top Overlay And Pad TP1-1(57.455mm,35.865mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Arc (57.48mm,21.387mm) on Top Overlay And Pad TP2-1(57.48mm,21.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Arc (57.48mm,27.762mm) on Top Overlay And Pad TP4-1(57.48mm,27.762mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Arc (57.48mm,41.275mm) on Top Overlay And Pad TP3-1(57.48mm,41.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (64.622mm,5.69mm) on Top Overlay And Pad Q1-1(64.573mm,6.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C10-1(30.189mm,91.733mm) on Top Layer And Track (28.219mm,91.033mm)(30.714mm,91.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-1(30.189mm,91.733mm) on Top Layer And Track (28.219mm,92.418mm)(30.714mm,92.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C10-1(30.189mm,91.733mm) on Top Layer And Track (30.714mm,91.033mm)(30.714mm,92.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C10-2(28.739mm,91.733mm) on Top Layer And Track (28.219mm,91.033mm)(28.219mm,92.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C10-2(28.739mm,91.733mm) on Top Layer And Track (28.219mm,91.033mm)(30.714mm,91.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-2(28.739mm,91.733mm) on Top Layer And Track (28.219mm,92.418mm)(30.714mm,92.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C1-1(24.282mm,95.577mm) on Top Layer And Text "+" (24.782mm,97.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(24.282mm,95.577mm) on Top Layer And Track (22.832mm,96.027mm)(23.182mm,96.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(24.282mm,95.577mm) on Top Layer And Track (25.382mm,96.027mm)(25.732mm,96.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C11-1(30.189mm,88.223mm) on Top Layer And Track (28.219mm,87.523mm)(30.714mm,87.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-1(30.189mm,88.223mm) on Top Layer And Track (28.219mm,88.908mm)(30.714mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C11-1(30.189mm,88.223mm) on Top Layer And Track (30.714mm,87.523mm)(30.714mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C11-2(28.739mm,88.223mm) on Top Layer And Track (28.219mm,87.523mm)(28.219mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C11-2(28.739mm,88.223mm) on Top Layer And Track (28.219mm,87.523mm)(30.714mm,87.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-2(28.739mm,88.223mm) on Top Layer And Track (28.219mm,88.908mm)(30.714mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(24.282mm,91.977mm) on Top Layer And Track (22.032mm,91.527mm)(23.182mm,91.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(24.282mm,91.977mm) on Top Layer And Track (25.382mm,91.527mm)(26.532mm,91.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C12-1(42.153mm,84.695mm) on Top Layer And Track (41.628mm,84.009mm)(41.628mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C12-1(42.153mm,84.695mm) on Top Layer And Track (41.628mm,84.009mm)(44.123mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C12-1(42.153mm,84.695mm) on Top Layer And Track (41.628mm,85.395mm)(44.123mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C12-2(43.603mm,84.695mm) on Top Layer And Track (41.628mm,84.009mm)(44.123mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C12-2(43.603mm,84.695mm) on Top Layer And Track (41.628mm,85.395mm)(44.123mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C12-2(43.603mm,84.695mm) on Top Layer And Track (44.123mm,84.009mm)(44.123mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C13-1(37.858mm,84.695mm) on Top Layer And Track (37.333mm,84.009mm)(37.333mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C13-1(37.858mm,84.695mm) on Top Layer And Track (37.333mm,84.009mm)(39.827mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C13-1(37.858mm,84.695mm) on Top Layer And Track (37.333mm,85.395mm)(39.827mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C13-2(39.308mm,84.695mm) on Top Layer And Track (37.333mm,84.009mm)(39.827mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C13-2(39.308mm,84.695mm) on Top Layer And Track (37.333mm,85.395mm)(39.827mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C13-2(39.308mm,84.695mm) on Top Layer And Track (39.827mm,84.009mm)(39.827mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C14-1(33.062mm,88.208mm) on Top Layer And Track (32.537mm,87.523mm)(32.537mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C14-1(33.062mm,88.208mm) on Top Layer And Track (32.537mm,87.523mm)(35.032mm,87.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C14-1(33.062mm,88.208mm) on Top Layer And Track (32.537mm,88.908mm)(35.032mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C14-2(34.512mm,88.208mm) on Top Layer And Track (32.537mm,87.523mm)(35.032mm,87.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C14-2(34.512mm,88.208mm) on Top Layer And Track (32.537mm,88.908mm)(35.032mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C14-2(34.512mm,88.208mm) on Top Layer And Track (35.032mm,87.523mm)(35.032mm,88.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C15-1(27.229mm,65.078mm) on Top Layer And Track (26.529mm,64.553mm)(26.529mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C15-1(27.229mm,65.078mm) on Top Layer And Track (26.529mm,64.553mm)(27.915mm,64.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C15-1(27.229mm,65.078mm) on Top Layer And Track (27.915mm,64.553mm)(27.915mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C15-2(27.229mm,66.528mm) on Top Layer And Track (26.529mm,64.553mm)(26.529mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C15-2(27.229mm,66.528mm) on Top Layer And Track (26.529mm,67.048mm)(27.915mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C15-2(27.229mm,66.528mm) on Top Layer And Track (27.915mm,64.553mm)(27.915mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C16-1(36.551mm,66.523mm) on Top Layer And Track (35.865mm,64.553mm)(35.865mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C16-1(36.551mm,66.523mm) on Top Layer And Track (35.865mm,67.048mm)(37.251mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C16-1(36.551mm,66.523mm) on Top Layer And Track (37.251mm,64.553mm)(37.251mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C16-2(36.551mm,65.073mm) on Top Layer And Track (35.865mm,64.553mm)(35.865mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C16-2(36.551mm,65.073mm) on Top Layer And Track (35.865mm,64.553mm)(37.251mm,64.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C16-2(36.551mm,65.073mm) on Top Layer And Track (37.251mm,64.553mm)(37.251mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C17-1(59.017mm,57.887mm) on Top Layer And Track (58.317mm,57.362mm)(58.317mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C17-1(59.017mm,57.887mm) on Top Layer And Track (58.317mm,57.362mm)(59.702mm,57.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C17-1(59.017mm,57.887mm) on Top Layer And Track (59.702mm,57.362mm)(59.702mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C17-2(59.017mm,59.337mm) on Top Layer And Track (58.317mm,57.362mm)(58.317mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C17-2(59.017mm,59.337mm) on Top Layer And Track (58.317mm,59.856mm)(59.702mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C17-2(59.017mm,59.337mm) on Top Layer And Track (59.702mm,57.362mm)(59.702mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C19-1(6.078mm,21.296mm) on Top Layer And Track (4.109mm,20.596mm)(6.603mm,20.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C19-1(6.078mm,21.296mm) on Top Layer And Track (4.109mm,21.982mm)(6.603mm,21.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C19-1(6.078mm,21.296mm) on Top Layer And Track (6.603mm,20.596mm)(6.603mm,21.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C19-2(4.628mm,21.296mm) on Top Layer And Track (4.109mm,20.596mm)(4.109mm,21.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C19-2(4.628mm,21.296mm) on Top Layer And Track (4.109mm,20.596mm)(6.603mm,20.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C19-2(4.628mm,21.296mm) on Top Layer And Track (4.109mm,21.982mm)(6.603mm,21.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C20-1(33.807mm,58.025mm) on Top Layer And Track (33.107mm,57.5mm)(33.107mm,59.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C20-1(33.807mm,58.025mm) on Top Layer And Track (33.107mm,57.5mm)(34.493mm,57.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C20-1(33.807mm,58.025mm) on Top Layer And Track (34.493mm,57.5mm)(34.493mm,59.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C20-2(33.807mm,59.475mm) on Top Layer And Track (33.107mm,57.5mm)(33.107mm,59.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C20-2(33.807mm,59.475mm) on Top Layer And Track (33.107mm,59.995mm)(34.493mm,59.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C20-2(33.807mm,59.475mm) on Top Layer And Track (34.493mm,57.5mm)(34.493mm,59.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-1(30.219mm,71.972mm) on Top Layer And Track (28.249mm,71.272mm)(30.744mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-1(30.219mm,71.972mm) on Top Layer And Track (28.249mm,72.658mm)(30.744mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-1(30.219mm,71.972mm) on Top Layer And Track (30.744mm,71.272mm)(30.744mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C21-1(36.627mm,58.064mm) on Top Layer And Track (35.927mm,57.539mm)(35.927mm,60.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C21-1(36.627mm,58.064mm) on Top Layer And Track (35.927mm,57.539mm)(37.313mm,57.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C21-1(36.627mm,58.064mm) on Top Layer And Track (37.313mm,57.539mm)(37.313mm,60.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C21-2(36.627mm,59.514mm) on Top Layer And Track (35.927mm,57.539mm)(35.927mm,60.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C21-2(36.627mm,59.514mm) on Top Layer And Track (35.927mm,60.034mm)(37.313mm,60.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C21-2(36.627mm,59.514mm) on Top Layer And Track (37.313mm,57.539mm)(37.313mm,60.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C2-2(28.769mm,71.972mm) on Top Layer And Track (28.249mm,71.272mm)(28.249mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-2(28.769mm,71.972mm) on Top Layer And Track (28.249mm,71.272mm)(30.744mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-2(28.769mm,71.972mm) on Top Layer And Track (28.249mm,72.658mm)(30.744mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C22-1(54.085mm,57.887mm) on Top Layer And Track (53.385mm,57.362mm)(53.385mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C22-1(54.085mm,57.887mm) on Top Layer And Track (53.385mm,57.362mm)(54.771mm,57.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C22-1(54.085mm,57.887mm) on Top Layer And Track (54.771mm,57.362mm)(54.771mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C22-2(54.085mm,59.337mm) on Top Layer And Track (53.385mm,57.362mm)(53.385mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C22-2(54.085mm,59.337mm) on Top Layer And Track (53.385mm,59.856mm)(54.771mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C22-2(54.085mm,59.337mm) on Top Layer And Track (54.771mm,57.362mm)(54.771mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C23-1(56.551mm,57.887mm) on Top Layer And Track (55.851mm,57.362mm)(55.851mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C23-1(56.551mm,57.887mm) on Top Layer And Track (55.851mm,57.362mm)(57.237mm,57.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C23-1(56.551mm,57.887mm) on Top Layer And Track (57.237mm,57.362mm)(57.237mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C23-2(56.551mm,59.337mm) on Top Layer And Track (55.851mm,57.362mm)(55.851mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C23-2(56.551mm,59.337mm) on Top Layer And Track (55.851mm,59.856mm)(57.237mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C23-2(56.551mm,59.337mm) on Top Layer And Track (57.237mm,57.362mm)(57.237mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C24-1(49.577mm,45.325mm) on Top Layer And Track (48.877mm,44.8mm)(48.877mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C24-1(49.577mm,45.325mm) on Top Layer And Track (48.877mm,44.8mm)(50.263mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C24-1(49.577mm,45.325mm) on Top Layer And Track (50.263mm,44.8mm)(50.263mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C24-2(49.577mm,46.775mm) on Top Layer And Track (48.877mm,44.8mm)(48.877mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C24-2(49.577mm,46.775mm) on Top Layer And Track (48.877mm,47.295mm)(50.263mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C24-2(49.577mm,46.775mm) on Top Layer And Track (50.263mm,44.8mm)(50.263mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C25-1(51.816mm,46.775mm) on Top Layer And Track (51.13mm,44.806mm)(51.13mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C25-1(51.816mm,46.775mm) on Top Layer And Track (51.13mm,47.3mm)(52.516mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C25-1(51.816mm,46.775mm) on Top Layer And Track (52.516mm,44.806mm)(52.516mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C25-2(51.816mm,45.325mm) on Top Layer And Track (51.13mm,44.806mm)(51.13mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C25-2(51.816mm,45.325mm) on Top Layer And Track (51.13mm,44.806mm)(52.516mm,44.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C25-2(51.816mm,45.325mm) on Top Layer And Track (52.516mm,44.806mm)(52.516mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C26-1(40.665mm,45.337mm) on Top Layer And Track (39.965mm,44.812mm)(39.965mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C26-1(40.665mm,45.337mm) on Top Layer And Track (39.965mm,44.812mm)(41.351mm,44.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C26-1(40.665mm,45.337mm) on Top Layer And Track (41.351mm,44.812mm)(41.351mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C26-2(40.665mm,46.787mm) on Top Layer And Track (39.965mm,44.812mm)(39.965mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C26-2(40.665mm,46.787mm) on Top Layer And Track (39.965mm,47.306mm)(41.351mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C26-2(40.665mm,46.787mm) on Top Layer And Track (41.351mm,44.812mm)(41.351mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C27-1(43.077mm,45.337mm) on Top Layer And Track (42.377mm,44.812mm)(42.377mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C27-1(43.077mm,45.337mm) on Top Layer And Track (42.377mm,44.812mm)(43.763mm,44.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C27-1(43.077mm,45.337mm) on Top Layer And Track (43.763mm,44.812mm)(43.763mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C27-2(43.077mm,46.787mm) on Top Layer And Track (42.377mm,44.812mm)(42.377mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C27-2(43.077mm,46.787mm) on Top Layer And Track (42.377mm,47.306mm)(43.763mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C27-2(43.077mm,46.787mm) on Top Layer And Track (43.763mm,44.812mm)(43.763mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C28-1(42.07mm,66.523mm) on Top Layer And Track (41.384mm,64.553mm)(41.384mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C28-1(42.07mm,66.523mm) on Top Layer And Track (41.384mm,67.048mm)(42.77mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C28-1(42.07mm,66.523mm) on Top Layer And Track (42.77mm,64.553mm)(42.77mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C28-2(42.07mm,65.073mm) on Top Layer And Track (41.384mm,64.553mm)(41.384mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C28-2(42.07mm,65.073mm) on Top Layer And Track (41.384mm,64.553mm)(42.77mm,64.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C28-2(42.07mm,65.073mm) on Top Layer And Track (42.77mm,64.553mm)(42.77mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C29-1(39.548mm,66.523mm) on Top Layer And Track (38.862mm,64.553mm)(38.862mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C29-1(39.548mm,66.523mm) on Top Layer And Track (38.862mm,67.048mm)(40.248mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C29-1(39.548mm,66.523mm) on Top Layer And Track (40.248mm,64.553mm)(40.248mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C29-2(39.548mm,65.073mm) on Top Layer And Track (38.862mm,64.553mm)(38.862mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C29-2(39.548mm,65.073mm) on Top Layer And Track (38.862mm,64.553mm)(40.248mm,64.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C29-2(39.548mm,65.073mm) on Top Layer And Track (40.248mm,64.553mm)(40.248mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C30-1(33.807mm,51.902mm) on Top Layer And Track (33.107mm,51.377mm)(33.107mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C30-1(33.807mm,51.902mm) on Top Layer And Track (33.107mm,51.377mm)(34.493mm,51.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C30-1(33.807mm,51.902mm) on Top Layer And Track (34.493mm,51.377mm)(34.493mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C30-2(33.807mm,53.352mm) on Top Layer And Track (33.107mm,51.377mm)(33.107mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C30-2(33.807mm,53.352mm) on Top Layer And Track (33.107mm,53.871mm)(34.493mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C30-2(33.807mm,53.352mm) on Top Layer And Track (34.493mm,51.377mm)(34.493mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C3-1(24.045mm,71.958mm) on Top Layer And Track (23.52mm,71.272mm)(23.52mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C3-1(24.045mm,71.958mm) on Top Layer And Track (23.52mm,71.272mm)(26.015mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C3-1(24.045mm,71.958mm) on Top Layer And Track (23.52mm,72.658mm)(26.015mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C31-1(36.601mm,51.902mm) on Top Layer And Track (35.901mm,51.377mm)(35.901mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C31-1(36.601mm,51.902mm) on Top Layer And Track (35.901mm,51.377mm)(37.287mm,51.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C31-1(36.601mm,51.902mm) on Top Layer And Track (37.287mm,51.377mm)(37.287mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C31-2(36.601mm,53.352mm) on Top Layer And Track (35.901mm,51.377mm)(35.901mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C31-2(36.601mm,53.352mm) on Top Layer And Track (35.901mm,53.871mm)(37.287mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C31-2(36.601mm,53.352mm) on Top Layer And Track (37.287mm,51.377mm)(37.287mm,53.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C3-2(25.495mm,71.958mm) on Top Layer And Track (23.52mm,71.272mm)(26.015mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C3-2(25.495mm,71.958mm) on Top Layer And Track (23.52mm,72.658mm)(26.015mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C3-2(25.495mm,71.958mm) on Top Layer And Track (26.015mm,71.272mm)(26.015mm,72.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C32-1(6.073mm,32.309mm) on Top Layer And Track (4.103mm,31.609mm)(6.598mm,31.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C32-1(6.073mm,32.309mm) on Top Layer And Track (4.103mm,32.995mm)(6.598mm,32.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C32-1(6.073mm,32.309mm) on Top Layer And Track (6.598mm,31.609mm)(6.598mm,32.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C32-2(4.623mm,32.309mm) on Top Layer And Track (4.103mm,31.609mm)(4.103mm,32.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C32-2(4.623mm,32.309mm) on Top Layer And Track (4.103mm,31.609mm)(6.598mm,31.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C32-2(4.623mm,32.309mm) on Top Layer And Track (4.103mm,32.995mm)(6.598mm,32.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C33-1(6.073mm,43.307mm) on Top Layer And Track (4.103mm,42.607mm)(6.598mm,42.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C33-1(6.073mm,43.307mm) on Top Layer And Track (4.103mm,43.993mm)(6.598mm,43.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C33-1(6.073mm,43.307mm) on Top Layer And Track (6.598mm,42.607mm)(6.598mm,43.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C33-2(4.623mm,43.307mm) on Top Layer And Track (4.103mm,42.607mm)(4.103mm,43.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C33-2(4.623mm,43.307mm) on Top Layer And Track (4.103mm,42.607mm)(6.598mm,42.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C33-2(4.623mm,43.307mm) on Top Layer And Track (4.103mm,43.993mm)(6.598mm,43.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C34-1(20.218mm,36.218mm) on Top Layer And Track (19.518mm,35.693mm)(19.518mm,38.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C34-1(20.218mm,36.218mm) on Top Layer And Track (19.518mm,35.693mm)(20.904mm,35.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C34-1(20.218mm,36.218mm) on Top Layer And Track (20.904mm,35.693mm)(20.904mm,38.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C34-2(20.218mm,37.668mm) on Top Layer And Track (19.518mm,35.693mm)(19.518mm,38.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C34-2(20.218mm,37.668mm) on Top Layer And Track (19.518mm,38.188mm)(20.904mm,38.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C34-2(20.218mm,37.668mm) on Top Layer And Track (20.904mm,35.693mm)(20.904mm,38.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C35-1(3.073mm,66.98mm) on Top Layer And Track (1.104mm,66.28mm)(3.598mm,66.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C35-1(3.073mm,66.98mm) on Top Layer And Track (1.104mm,67.666mm)(3.598mm,67.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C35-1(3.073mm,66.98mm) on Top Layer And Track (3.598mm,66.28mm)(3.598mm,67.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C35-2(1.623mm,66.98mm) on Top Layer And Track (1.104mm,66.28mm)(1.104mm,67.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C35-2(1.623mm,66.98mm) on Top Layer And Track (1.104mm,66.28mm)(3.598mm,66.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C35-2(1.623mm,66.98mm) on Top Layer And Track (1.104mm,67.666mm)(3.598mm,67.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C4-1(34.583mm,84.709mm) on Top Layer And Track (32.614mm,84.009mm)(35.108mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-1(34.583mm,84.709mm) on Top Layer And Track (32.614mm,85.395mm)(35.108mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C4-1(34.583mm,84.709mm) on Top Layer And Track (35.108mm,84.009mm)(35.108mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C4-2(33.133mm,84.709mm) on Top Layer And Track (32.614mm,84.009mm)(32.614mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C4-2(33.133mm,84.709mm) on Top Layer And Track (32.614mm,84.009mm)(35.108mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-2(33.133mm,84.709mm) on Top Layer And Track (32.614mm,85.395mm)(35.108mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C5-1(28.744mm,84.695mm) on Top Layer And Track (28.219mm,84.009mm)(28.219mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C5-1(28.744mm,84.695mm) on Top Layer And Track (28.219mm,84.009mm)(30.714mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C5-1(28.744mm,84.695mm) on Top Layer And Track (28.219mm,85.395mm)(30.714mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C5-2(30.194mm,84.695mm) on Top Layer And Track (28.219mm,84.009mm)(30.714mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C5-2(30.194mm,84.695mm) on Top Layer And Track (28.219mm,85.395mm)(30.714mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C5-2(30.194mm,84.695mm) on Top Layer And Track (30.714mm,84.009mm)(30.714mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C6-1(40.079mm,97.206mm) on Top Layer And Track (39.554mm,96.52mm)(39.554mm,97.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C6-1(40.079mm,97.206mm) on Top Layer And Track (39.554mm,96.52mm)(42.049mm,96.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C6-1(40.079mm,97.206mm) on Top Layer And Track (39.554mm,97.906mm)(42.049mm,97.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C6-2(41.529mm,97.206mm) on Top Layer And Track (39.554mm,96.52mm)(42.049mm,96.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C6-2(41.529mm,97.206mm) on Top Layer And Track (39.554mm,97.906mm)(42.049mm,97.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C6-2(41.529mm,97.206mm) on Top Layer And Track (42.049mm,96.52mm)(42.049mm,97.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(40.615mm,80.276mm) on Top Layer And Track (38.865mm,80.526mm)(39.515mm,80.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(40.615mm,80.276mm) on Top Layer And Track (41.715mm,80.526mm)(42.365mm,80.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(40.615mm,75.476mm) on Top Layer And Track (39.102mm,75.026mm)(39.515mm,75.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(40.615mm,75.476mm) on Top Layer And Track (41.715mm,75.026mm)(43.365mm,75.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(46.787mm,80.276mm) on Top Layer And Track (45.037mm,80.526mm)(45.687mm,80.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(46.787mm,80.276mm) on Top Layer And Track (47.887mm,80.526mm)(48.537mm,80.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(46.787mm,75.476mm) on Top Layer And Track (45.274mm,75.026mm)(45.687mm,75.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(46.787mm,75.476mm) on Top Layer And Track (47.887mm,75.026mm)(49.537mm,75.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C9-1(30.189mm,95.25mm) on Top Layer And Track (28.219mm,94.55mm)(30.714mm,94.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-1(30.189mm,95.25mm) on Top Layer And Track (28.219mm,95.936mm)(30.714mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C9-1(30.189mm,95.25mm) on Top Layer And Track (30.714mm,94.55mm)(30.714mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C9-2(28.739mm,95.25mm) on Top Layer And Track (28.219mm,94.55mm)(28.219mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C9-2(28.739mm,95.25mm) on Top Layer And Track (28.219mm,94.55mm)(30.714mm,94.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-2(28.739mm,95.25mm) on Top Layer And Track (28.219mm,95.936mm)(30.714mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D3-1(22.454mm,79.409mm) on Top Layer And Track (21.565mm,78.867mm)(21.565mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D3-1(22.454mm,79.409mm) on Top Layer And Track (21.565mm,80.264mm)(23.343mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D3-1(22.454mm,79.409mm) on Top Layer And Track (23.343mm,78.867mm)(23.343mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D3-2(22.454mm,77.309mm) on Top Layer And Track (21.565mm,76.581mm)(21.565mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D3-2(22.454mm,77.309mm) on Top Layer And Track (23.343mm,76.581mm)(23.343mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D4-1(25.806mm,77.258mm) on Top Layer And Track (24.917mm,76.403mm)(24.917mm,77.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D4-1(25.806mm,77.258mm) on Top Layer And Track (24.917mm,76.403mm)(26.695mm,76.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D4-1(25.806mm,77.258mm) on Top Layer And Track (26.695mm,76.403mm)(26.695mm,77.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D4-2(25.806mm,79.358mm) on Top Layer And Track (24.917mm,78.816mm)(24.917mm,80.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D4-2(25.806mm,79.358mm) on Top Layer And Track (26.695mm,78.816mm)(26.695mm,80.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D5-1(40.166mm,72.034mm) on Top Layer And Track (39.624mm,71.145mm)(41.021mm,71.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D5-1(40.166mm,72.034mm) on Top Layer And Track (39.624mm,72.923mm)(41.021mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D5-1(40.166mm,72.034mm) on Top Layer And Track (41.021mm,71.145mm)(41.021mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D5-2(38.066mm,72.034mm) on Top Layer And Track (37.338mm,71.145mm)(38.608mm,71.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D5-2(38.066mm,72.034mm) on Top Layer And Track (37.338mm,72.923mm)(38.608mm,72.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D6-1(59.749mm,84.734mm) on Top Layer And Track (59.207mm,83.845mm)(60.604mm,83.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D6-1(59.749mm,84.734mm) on Top Layer And Track (59.207mm,85.623mm)(60.604mm,85.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D6-1(59.749mm,84.734mm) on Top Layer And Track (60.604mm,83.845mm)(60.604mm,85.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D6-2(57.649mm,84.734mm) on Top Layer And Track (56.921mm,83.845mm)(58.191mm,83.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D6-2(57.649mm,84.734mm) on Top Layer And Track (56.921mm,85.623mm)(58.191mm,85.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D8-1(60.272mm,51.559mm) on Top Layer And Track (59.383mm,51.017mm)(59.383mm,52.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D8-1(60.272mm,51.559mm) on Top Layer And Track (59.383mm,52.414mm)(61.161mm,52.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D8-1(60.272mm,51.559mm) on Top Layer And Track (61.161mm,51.017mm)(61.161mm,52.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D8-2(60.272mm,49.459mm) on Top Layer And Track (59.383mm,48.731mm)(59.383mm,50.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D8-2(60.272mm,49.459mm) on Top Layer And Track (61.161mm,48.731mm)(61.161mm,50.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad F1-0(15.357mm,94.818mm) on Top Layer And Track (14.376mm,92.837mm)(14.376mm,96.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad F1-0(15.357mm,94.818mm) on Top Layer And Track (14.376mm,92.837mm)(20.549mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad F1-0(15.357mm,94.818mm) on Top Layer And Track (14.376mm,96.825mm)(20.549mm,96.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad F1-1(19.558mm,94.818mm) on Top Layer And Track (14.376mm,92.837mm)(20.549mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad F1-1(19.558mm,94.818mm) on Top Layer And Track (14.376mm,96.825mm)(20.549mm,96.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad F1-1(19.558mm,94.818mm) on Top Layer And Track (20.549mm,92.837mm)(20.549mm,96.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-1(40.894mm,7.301mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-2(45.894mm,7.301mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-1(28.63mm,7.301mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-2(33.63mm,7.301mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad JDC1-1(11.532mm,92.964mm) on Multi-Layer And Track (11.76mm,88.494mm)(11.76mm,90.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad JDC1-1(11.532mm,92.964mm) on Multi-Layer And Track (11.76mm,95.275mm)(11.76mm,96.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad JDC1-3(8.992mm,87.884mm) on Multi-Layer And Track (1.295mm,88.392mm)(6.629mm,88.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JDC1-3(8.992mm,87.884mm) on Multi-Layer And Track (11.227mm,88.392mm)(11.76mm,88.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(57mm,81.761mm) on Top Layer And Track (52mm,81.761mm)(57mm,81.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(57mm,81.761mm) on Top Layer And Track (57mm,81.761mm)(62mm,81.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(57mm,72.161mm) on Top Layer And Track (52mm,72.161mm)(62mm,72.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P1-2(91.418mm,15.977mm) on Multi-Layer And Track (90.218mm,13.517mm)(90.218mm,15.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P1-2(91.418mm,15.977mm) on Multi-Layer And Track (90.218mm,16.567mm)(90.218mm,18.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-1(91.571mm,2.667mm) on Multi-Layer And Text "a" (78.207mm,2.811mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-2(91.571mm,6.477mm) on Multi-Layer And Text "a" (78.207mm,2.811mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P2-2(91.571mm,6.477mm) on Multi-Layer And Track (90.371mm,4.017mm)(90.371mm,5.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P2-2(91.571mm,6.477mm) on Multi-Layer And Track (90.371mm,7.067mm)(90.371mm,8.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q1-1(64.573mm,6.68mm) on Top Layer And Text "Q1" (63.075mm,7.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-1(47.893mm,95.25mm) on Top Layer And Track (45.923mm,94.55mm)(48.418mm,94.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(47.893mm,95.25mm) on Top Layer And Track (45.923mm,95.936mm)(48.418mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-1(47.893mm,95.25mm) on Top Layer And Track (48.418mm,94.55mm)(48.418mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R10-2(46.443mm,95.25mm) on Top Layer And Track (45.923mm,94.55mm)(45.923mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-2(46.443mm,95.25mm) on Top Layer And Track (45.923mm,94.55mm)(48.418mm,94.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(46.443mm,95.25mm) on Top Layer And Track (45.923mm,95.936mm)(48.418mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R1-1(47.893mm,84.709mm) on Top Layer And Track (45.923mm,84.009mm)(48.418mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(47.893mm,84.709mm) on Top Layer And Track (45.923mm,85.395mm)(48.418mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R1-1(47.893mm,84.709mm) on Top Layer And Track (48.418mm,84.009mm)(48.418mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R11-1(59.424mm,8.992mm) on Top Layer And Track (57.455mm,8.292mm)(59.949mm,8.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(59.424mm,8.992mm) on Top Layer And Track (57.455mm,9.677mm)(59.949mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R11-1(59.424mm,8.992mm) on Top Layer And Track (59.949mm,8.292mm)(59.949mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R11-2(57.974mm,8.992mm) on Top Layer And Track (57.455mm,8.292mm)(57.455mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R11-2(57.974mm,8.992mm) on Top Layer And Track (57.455mm,8.292mm)(59.949mm,8.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(57.974mm,8.992mm) on Top Layer And Track (57.455mm,9.677mm)(59.949mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R1-2(46.443mm,84.709mm) on Top Layer And Track (45.923mm,84.009mm)(45.923mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R1-2(46.443mm,84.709mm) on Top Layer And Track (45.923mm,84.009mm)(48.418mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-2(46.443mm,84.709mm) on Top Layer And Track (45.923mm,85.395mm)(48.418mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-1(63.088mm,8.977mm) on Top Layer And Track (62.563mm,8.292mm)(62.563mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(63.088mm,8.977mm) on Top Layer And Track (62.563mm,8.292mm)(65.058mm,8.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-1(63.088mm,8.977mm) on Top Layer And Track (62.563mm,9.677mm)(65.058mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(64.538mm,8.977mm) on Top Layer And Track (62.563mm,8.292mm)(65.058mm,8.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-2(64.538mm,8.977mm) on Top Layer And Track (62.563mm,9.677mm)(65.058mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R12-2(64.538mm,8.977mm) on Top Layer And Track (65.058mm,8.292mm)(65.058mm,9.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R13-1(53.162mm,65.078mm) on Top Layer And Track (52.462mm,64.553mm)(52.462mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R13-1(53.162mm,65.078mm) on Top Layer And Track (52.462mm,64.553mm)(53.848mm,64.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(53.162mm,65.078mm) on Top Layer And Track (53.848mm,64.553mm)(53.848mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R13-2(53.162mm,66.528mm) on Top Layer And Track (52.462mm,64.553mm)(52.462mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R13-2(53.162mm,66.528mm) on Top Layer And Track (52.462mm,67.048mm)(53.848mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(53.162mm,66.528mm) on Top Layer And Track (53.848mm,64.553mm)(53.848mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(55.169mm,51.402mm) on Top Layer And Track (54.483mm,49.433mm)(54.483mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R14-1(55.169mm,51.402mm) on Top Layer And Track (54.483mm,51.927mm)(55.869mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R14-1(55.169mm,51.402mm) on Top Layer And Track (55.869mm,49.433mm)(55.869mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(55.169mm,49.952mm) on Top Layer And Track (54.483mm,49.433mm)(54.483mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R14-2(55.169mm,49.952mm) on Top Layer And Track (54.483mm,49.433mm)(55.869mm,49.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R14-2(55.169mm,49.952mm) on Top Layer And Track (55.869mm,49.433mm)(55.869mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R15-1(45.172mm,13.051mm) on Top Layer And Track (44.647mm,12.365mm)(44.647mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(45.172mm,13.051mm) on Top Layer And Track (44.647mm,12.365mm)(47.141mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R15-1(45.172mm,13.051mm) on Top Layer And Track (44.647mm,13.751mm)(47.141mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(46.622mm,13.051mm) on Top Layer And Track (44.647mm,12.365mm)(47.141mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R15-2(46.622mm,13.051mm) on Top Layer And Track (44.647mm,13.751mm)(47.141mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R15-2(46.622mm,13.051mm) on Top Layer And Track (47.141mm,12.365mm)(47.141mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-1(34.352mm,13.065mm) on Top Layer And Track (32.382mm,12.365mm)(34.877mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(34.352mm,13.065mm) on Top Layer And Track (32.382mm,13.751mm)(34.877mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-1(34.352mm,13.065mm) on Top Layer And Track (34.877mm,12.365mm)(34.877mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R16-2(32.902mm,13.065mm) on Top Layer And Track (32.382mm,12.365mm)(32.382mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-2(32.902mm,13.065mm) on Top Layer And Track (32.382mm,12.365mm)(34.877mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-2(32.902mm,13.065mm) on Top Layer And Track (32.382mm,13.751mm)(34.877mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R17-1(40.172mm,13.051mm) on Top Layer And Track (39.647mm,12.365mm)(39.647mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(40.172mm,13.051mm) on Top Layer And Track (39.647mm,12.365mm)(42.141mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R17-1(40.172mm,13.051mm) on Top Layer And Track (39.647mm,13.751mm)(42.141mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-2(41.622mm,13.051mm) on Top Layer And Track (39.647mm,12.365mm)(42.141mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R17-2(41.622mm,13.051mm) on Top Layer And Track (39.647mm,13.751mm)(42.141mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R17-2(41.622mm,13.051mm) on Top Layer And Track (42.141mm,12.365mm)(42.141mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-1(27.901mm,13.051mm) on Top Layer And Track (27.376mm,12.365mm)(27.376mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(27.901mm,13.051mm) on Top Layer And Track (27.376mm,12.365mm)(29.87mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-1(27.901mm,13.051mm) on Top Layer And Track (27.376mm,13.751mm)(29.87mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-2(29.351mm,13.051mm) on Top Layer And Track (27.376mm,12.365mm)(29.87mm,12.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-2(29.351mm,13.051mm) on Top Layer And Track (27.376mm,13.751mm)(29.87mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R18-2(29.351mm,13.051mm) on Top Layer And Track (29.87mm,12.365mm)(29.87mm,13.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R19-1(17.438mm,16.307mm) on Top Layer And Track (15.469mm,15.607mm)(17.963mm,15.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(17.438mm,16.307mm) on Top Layer And Track (15.469mm,16.993mm)(17.963mm,16.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R19-1(17.438mm,16.307mm) on Top Layer And Track (17.963mm,15.607mm)(17.963mm,16.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R19-2(15.988mm,16.307mm) on Top Layer And Track (15.469mm,15.607mm)(15.469mm,16.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R19-2(15.988mm,16.307mm) on Top Layer And Track (15.469mm,15.607mm)(17.963mm,15.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(15.988mm,16.307mm) on Top Layer And Track (15.469mm,16.993mm)(17.963mm,16.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-1(57.81mm,51.402mm) on Top Layer And Track (57.125mm,49.433mm)(57.125mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R20-1(57.81mm,51.402mm) on Top Layer And Track (57.125mm,51.927mm)(58.51mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R20-1(57.81mm,51.402mm) on Top Layer And Track (58.51mm,49.433mm)(58.51mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-2(57.81mm,49.952mm) on Top Layer And Track (57.125mm,49.433mm)(57.125mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R20-2(57.81mm,49.952mm) on Top Layer And Track (57.125mm,49.433mm)(58.51mm,49.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R20-2(57.81mm,49.952mm) on Top Layer And Track (58.51mm,49.433mm)(58.51mm,51.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-1(33.133mm,71.972mm) on Top Layer And Track (32.608mm,71.287mm)(32.608mm,72.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(33.133mm,71.972mm) on Top Layer And Track (32.608mm,71.287mm)(35.103mm,71.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-1(33.133mm,71.972mm) on Top Layer And Track (32.608mm,72.672mm)(35.103mm,72.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-1(15.988mm,12.344mm) on Top Layer And Track (15.463mm,11.659mm)(15.463mm,13.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-1(15.988mm,12.344mm) on Top Layer And Track (15.463mm,11.659mm)(17.958mm,11.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-1(15.988mm,12.344mm) on Top Layer And Track (15.463mm,13.044mm)(17.958mm,13.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-2(17.438mm,12.344mm) on Top Layer And Track (15.463mm,11.659mm)(17.958mm,11.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-2(17.438mm,12.344mm) on Top Layer And Track (15.463mm,13.044mm)(17.958mm,13.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R21-2(17.438mm,12.344mm) on Top Layer And Track (17.958mm,11.659mm)(17.958mm,13.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(34.583mm,71.972mm) on Top Layer And Track (32.608mm,71.287mm)(35.103mm,71.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-2(34.583mm,71.972mm) on Top Layer And Track (32.608mm,72.672mm)(35.103mm,72.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R2-2(34.583mm,71.972mm) on Top Layer And Track (35.103mm,71.287mm)(35.103mm,72.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-1(61.468mm,59.331mm) on Top Layer And Track (60.782mm,57.362mm)(60.782mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R22-1(61.468mm,59.331mm) on Top Layer And Track (60.782mm,59.856mm)(62.168mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R22-1(61.468mm,59.331mm) on Top Layer And Track (62.168mm,57.362mm)(62.168mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(61.468mm,57.881mm) on Top Layer And Track (60.782mm,57.362mm)(60.782mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R22-2(61.468mm,57.881mm) on Top Layer And Track (60.782mm,57.362mm)(62.168mm,57.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R22-2(61.468mm,57.881mm) on Top Layer And Track (62.168mm,57.362mm)(62.168mm,59.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-1(15.014mm,40.022mm) on Top Layer And Track (13.044mm,39.322mm)(15.539mm,39.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-1(15.014mm,40.022mm) on Top Layer And Track (13.044mm,40.708mm)(15.539mm,40.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-1(15.014mm,40.022mm) on Top Layer And Track (15.539mm,39.322mm)(15.539mm,40.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R23-2(13.564mm,40.022mm) on Top Layer And Track (13.044mm,39.322mm)(13.044mm,40.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-2(13.564mm,40.022mm) on Top Layer And Track (13.044mm,39.322mm)(15.539mm,39.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-2(13.564mm,40.022mm) on Top Layer And Track (13.044mm,40.708mm)(15.539mm,40.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R24-1(7.558mm,66.853mm) on Top Layer And Track (7.033mm,66.167mm)(7.033mm,67.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R24-1(7.558mm,66.853mm) on Top Layer And Track (7.033mm,66.167mm)(9.528mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R24-1(7.558mm,66.853mm) on Top Layer And Track (7.033mm,67.553mm)(9.528mm,67.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R24-2(9.008mm,66.853mm) on Top Layer And Track (7.033mm,66.167mm)(9.528mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R24-2(9.008mm,66.853mm) on Top Layer And Track (7.033mm,67.553mm)(9.528mm,67.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R24-2(9.008mm,66.853mm) on Top Layer And Track (9.528mm,66.167mm)(9.528mm,67.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-1(15.014mm,51.01mm) on Top Layer And Track (13.044mm,50.31mm)(15.539mm,50.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-1(15.014mm,51.01mm) on Top Layer And Track (13.044mm,51.696mm)(15.539mm,51.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-1(15.014mm,51.01mm) on Top Layer And Track (15.539mm,50.31mm)(15.539mm,51.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R25-2(13.564mm,51.01mm) on Top Layer And Track (13.044mm,50.31mm)(13.044mm,51.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-2(13.564mm,51.01mm) on Top Layer And Track (13.044mm,50.31mm)(15.539mm,50.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-2(13.564mm,51.01mm) on Top Layer And Track (13.044mm,51.696mm)(15.539mm,51.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R26-1(9.005mm,54.432mm) on Top Layer And Track (7.036mm,53.732mm)(9.53mm,53.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-1(9.005mm,54.432mm) on Top Layer And Track (7.036mm,55.118mm)(9.53mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R26-1(9.005mm,54.432mm) on Top Layer And Track (9.53mm,53.732mm)(9.53mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R26-2(7.555mm,54.432mm) on Top Layer And Track (7.036mm,53.732mm)(7.036mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R26-2(7.555mm,54.432mm) on Top Layer And Track (7.036mm,53.732mm)(9.53mm,53.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-2(7.555mm,54.432mm) on Top Layer And Track (7.036mm,55.118mm)(9.53mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R27-1(3.062mm,54.432mm) on Top Layer And Track (1.092mm,53.732mm)(3.587mm,53.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-1(3.062mm,54.432mm) on Top Layer And Track (1.092mm,55.118mm)(3.587mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R27-1(3.062mm,54.432mm) on Top Layer And Track (3.587mm,53.732mm)(3.587mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R27-2(1.612mm,54.432mm) on Top Layer And Track (1.092mm,53.732mm)(1.092mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R27-2(1.612mm,54.432mm) on Top Layer And Track (1.092mm,53.732mm)(3.587mm,53.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-2(1.612mm,54.432mm) on Top Layer And Track (1.092mm,55.118mm)(3.587mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-1(15.014mm,29.034mm) on Top Layer And Track (13.044mm,28.334mm)(15.539mm,28.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-1(15.014mm,29.034mm) on Top Layer And Track (13.044mm,29.719mm)(15.539mm,29.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-1(15.014mm,29.034mm) on Top Layer And Track (15.539mm,28.334mm)(15.539mm,29.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R28-2(13.564mm,29.034mm) on Top Layer And Track (13.044mm,28.334mm)(13.044mm,29.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-2(13.564mm,29.034mm) on Top Layer And Track (13.044mm,28.334mm)(15.539mm,28.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(13.564mm,29.034mm) on Top Layer And Track (13.044mm,29.719mm)(15.539mm,29.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-1(13.569mm,24.527mm) on Top Layer And Track (13.044mm,23.841mm)(13.044mm,25.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-1(13.569mm,24.527mm) on Top Layer And Track (13.044mm,23.841mm)(15.539mm,23.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-1(13.569mm,24.527mm) on Top Layer And Track (13.044mm,25.227mm)(15.539mm,25.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-2(15.019mm,24.527mm) on Top Layer And Track (13.044mm,23.841mm)(15.539mm,23.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-2(15.019mm,24.527mm) on Top Layer And Track (13.044mm,25.227mm)(15.539mm,25.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R29-2(15.019mm,24.527mm) on Top Layer And Track (15.539mm,23.841mm)(15.539mm,25.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R30-1(13.569mm,35.508mm) on Top Layer And Track (13.044mm,34.822mm)(13.044mm,36.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R30-1(13.569mm,35.508mm) on Top Layer And Track (13.044mm,34.822mm)(15.539mm,34.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R30-1(13.569mm,35.508mm) on Top Layer And Track (13.044mm,36.208mm)(15.539mm,36.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R30-2(15.019mm,35.508mm) on Top Layer And Track (13.044mm,34.822mm)(15.539mm,34.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R30-2(15.019mm,35.508mm) on Top Layer And Track (13.044mm,36.208mm)(15.539mm,36.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R30-2(15.019mm,35.508mm) on Top Layer And Track (15.539mm,34.822mm)(15.539mm,36.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R3-1(52.146mm,84.695mm) on Top Layer And Track (51.621mm,84.009mm)(51.621mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(52.146mm,84.695mm) on Top Layer And Track (51.621mm,84.009mm)(54.116mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R3-1(52.146mm,84.695mm) on Top Layer And Track (51.621mm,85.395mm)(54.116mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-1(13.569mm,46.496mm) on Top Layer And Track (13.044mm,45.81mm)(13.044mm,47.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R31-1(13.569mm,46.496mm) on Top Layer And Track (13.044mm,45.81mm)(15.539mm,45.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-1(13.569mm,46.496mm) on Top Layer And Track (13.044mm,47.196mm)(15.539mm,47.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R31-2(15.019mm,46.496mm) on Top Layer And Track (13.044mm,45.81mm)(15.539mm,45.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-2(15.019mm,46.496mm) on Top Layer And Track (13.044mm,47.196mm)(15.539mm,47.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R31-2(15.019mm,46.496mm) on Top Layer And Track (15.539mm,45.81mm)(15.539mm,47.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(53.596mm,84.695mm) on Top Layer And Track (51.621mm,84.009mm)(54.116mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R3-2(53.596mm,84.695mm) on Top Layer And Track (51.621mm,85.395mm)(54.116mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R3-2(53.596mm,84.695mm) on Top Layer And Track (54.116mm,84.009mm)(54.116mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R32-1(50.952mm,65.078mm) on Top Layer And Track (50.252mm,64.553mm)(50.252mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R32-1(50.952mm,65.078mm) on Top Layer And Track (50.252mm,64.553mm)(51.638mm,64.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R32-1(50.952mm,65.078mm) on Top Layer And Track (51.638mm,64.553mm)(51.638mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R32-2(50.952mm,66.528mm) on Top Layer And Track (50.252mm,64.553mm)(50.252mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R32-2(50.952mm,66.528mm) on Top Layer And Track (50.252mm,67.048mm)(51.638mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R32-2(50.952mm,66.528mm) on Top Layer And Track (51.638mm,64.553mm)(51.638mm,67.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-1(34.507mm,95.25mm) on Top Layer And Track (32.537mm,94.55mm)(35.032mm,94.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(34.507mm,95.25mm) on Top Layer And Track (32.537mm,95.936mm)(35.032mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-1(34.507mm,95.25mm) on Top Layer And Track (35.032mm,94.55mm)(35.032mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R4-2(33.057mm,95.25mm) on Top Layer And Track (32.537mm,94.55mm)(32.537mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-2(33.057mm,95.25mm) on Top Layer And Track (32.537mm,94.55mm)(35.032mm,94.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(33.057mm,95.25mm) on Top Layer And Track (32.537mm,95.936mm)(35.032mm,95.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R5-1(46.448mm,91.722mm) on Top Layer And Track (45.923mm,91.036mm)(45.923mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-1(46.448mm,91.722mm) on Top Layer And Track (45.923mm,91.036mm)(48.418mm,91.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R5-1(46.448mm,91.722mm) on Top Layer And Track (45.923mm,92.422mm)(48.418mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(47.898mm,91.722mm) on Top Layer And Track (45.923mm,91.036mm)(48.418mm,91.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R5-2(47.898mm,91.722mm) on Top Layer And Track (45.923mm,92.422mm)(48.418mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R5-2(47.898mm,91.722mm) on Top Layer And Track (48.418mm,91.036mm)(48.418mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-1(24.015mm,88.214mm) on Top Layer And Track (23.49mm,87.528mm)(23.49mm,88.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(24.015mm,88.214mm) on Top Layer And Track (23.49mm,87.528mm)(25.984mm,87.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-1(24.015mm,88.214mm) on Top Layer And Track (23.49mm,88.914mm)(25.984mm,88.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(25.465mm,88.214mm) on Top Layer And Track (23.49mm,87.528mm)(25.984mm,87.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-2(25.465mm,88.214mm) on Top Layer And Track (23.49mm,88.914mm)(25.984mm,88.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R6-2(25.465mm,88.214mm) on Top Layer And Track (25.984mm,87.528mm)(25.984mm,88.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R7-1(47.817mm,88.214mm) on Top Layer And Track (45.847mm,87.514mm)(48.342mm,87.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(47.817mm,88.214mm) on Top Layer And Track (45.847mm,88.9mm)(48.342mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R7-1(47.817mm,88.214mm) on Top Layer And Track (48.342mm,87.514mm)(48.342mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R7-2(46.367mm,88.214mm) on Top Layer And Track (45.847mm,87.514mm)(45.847mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R7-2(46.367mm,88.214mm) on Top Layer And Track (45.847mm,87.514mm)(48.342mm,87.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(46.367mm,88.214mm) on Top Layer And Track (45.847mm,88.9mm)(48.342mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-1(25.49mm,84.709mm) on Top Layer And Track (23.52mm,84.009mm)(26.015mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(25.49mm,84.709mm) on Top Layer And Track (23.52mm,85.395mm)(26.015mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-1(25.49mm,84.709mm) on Top Layer And Track (26.015mm,84.009mm)(26.015mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R8-2(24.04mm,84.709mm) on Top Layer And Track (23.52mm,84.009mm)(23.52mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-2(24.04mm,84.709mm) on Top Layer And Track (23.52mm,84.009mm)(26.015mm,84.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(24.04mm,84.709mm) on Top Layer And Track (23.52mm,85.395mm)(26.015mm,85.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-1(33.062mm,91.722mm) on Top Layer And Track (32.537mm,91.036mm)(32.537mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(33.062mm,91.722mm) on Top Layer And Track (32.537mm,91.036mm)(35.032mm,91.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-1(33.062mm,91.722mm) on Top Layer And Track (32.537mm,92.422mm)(35.032mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(34.512mm,91.722mm) on Top Layer And Track (32.537mm,91.036mm)(35.032mm,91.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-2(34.512mm,91.722mm) on Top Layer And Track (32.537mm,92.422mm)(35.032mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R9-2(34.512mm,91.722mm) on Top Layer And Track (35.032mm,91.036mm)(35.032mm,92.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-1(68.753mm,16.198mm) on Multi-Layer And Track (67.603mm,10.348mm)(67.603mm,17.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-1(68.753mm,16.198mm) on Multi-Layer And Track (67.603mm,17.348mm)(88.403mm,17.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-2(68.753mm,11.598mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-2(68.753mm,11.598mm) on Multi-Layer And Track (67.603mm,10.348mm)(67.603mm,17.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad RL1-2(68.753mm,11.598mm) on Multi-Layer And Track (67.603mm,10.348mm)(88.403mm,10.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad RL1-3(80.253mm,11.598mm) on Multi-Layer And Text "a" (78.207mm,2.811mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad RL1-3(80.253mm,11.598mm) on Multi-Layer And Track (67.603mm,10.348mm)(88.403mm,10.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(87.253mm,11.598mm) on Multi-Layer And Text "a" (78.207mm,2.811mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad RL1-4(87.253mm,11.598mm) on Multi-Layer And Track (67.603mm,10.348mm)(88.403mm,10.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad RL1-4(87.253mm,11.598mm) on Multi-Layer And Track (88.403mm,10.348mm)(88.403mm,17.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad S3-1(2.576mm,29.027mm) on Top Layer And Track (2.703mm,29.861mm)(8.672mm,29.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad S3-2(8.576mm,29.027mm) on Top Layer And Track (2.703mm,29.861mm)(8.672mm,29.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad S4-1(2.576mm,40.015mm) on Top Layer And Track (2.703mm,40.849mm)(8.672mm,40.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad S4-2(8.576mm,40.015mm) on Top Layer And Track (2.703mm,40.849mm)(8.672mm,40.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad S5-1(2.576mm,51.003mm) on Top Layer And Track (2.703mm,51.837mm)(8.672mm,51.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad S5-2(8.576mm,51.003mm) on Top Layer And Track (2.703mm,51.837mm)(8.672mm,51.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-1(12.302mm,14.28mm) on Multi-Layer And Text "AUTO" (10.527mm,16.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad SW1-1(12.302mm,14.28mm) on Multi-Layer And Track (14.079mm,10.978mm)(14.079mm,17.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad SW1-3(2.902mm,14.28mm) on Multi-Layer And Track (1.125mm,10.978mm)(1.125mm,17.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U1-1(29.125mm,80.471mm) on Top Layer And Track (30.505mm,74.831mm)(30.505mm,81.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U1-2(29.125mm,78.181mm) on Top Layer And Track (30.505mm,74.831mm)(30.505mm,81.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U1-3(29.125mm,75.891mm) on Top Layer And Track (30.505mm,74.831mm)(30.505mm,81.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U1-4(34.985mm,78.181mm) on Top Layer And Track (33.605mm,74.831mm)(33.605mm,81.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-1(56.858mm,15.164mm) on Top Layer And Track (57.658mm,13.731mm)(57.658mm,14.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-1(56.858mm,15.164mm) on Top Layer And Track (57.658mm,16.271mm)(57.658mm,16.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-2(56.858mm,12.624mm) on Top Layer And Track (57.658mm,11.227mm)(57.658mm,11.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-2(56.858mm,12.624mm) on Top Layer And Track (57.658mm,13.731mm)(57.658mm,14.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-3(65.722mm,12.624mm) on Top Layer And Track (64.922mm,11.227mm)(64.922mm,11.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-3(65.722mm,12.624mm) on Top Layer And Track (64.922mm,13.731mm)(64.922mm,14.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-4(65.722mm,15.164mm) on Top Layer And Track (64.922mm,13.731mm)(64.922mm,14.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U4-4(65.722mm,15.164mm) on Top Layer And Track (64.922mm,16.271mm)(64.922mm,16.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad U6-6(25.527mm,24.968mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-7(25.527mm,22.428mm) on Multi-Layer And Text "b" (73.427mm,0.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad U9-1(2.362mm,63.678mm) on Multi-Layer And Track (1.092mm,64.948mm)(3.632mm,64.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad U9-3(2.362mm,58.598mm) on Multi-Layer And Track (1.092mm,57.328mm)(3.632mm,57.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad VR1-1(80.086mm,4.115mm) on Multi-Layer And Text "a" (78.207mm,2.811mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad VR1-2(75.006mm,6.401mm) on Multi-Layer And Track (72.974mm,7.671mm)(82.118mm,7.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
Rule Violations :490

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "D5" (37.16mm,73.106mm) on Top Overlay And Track (37.084mm,72.669mm)(37.338mm,72.923mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "D5" (37.16mm,73.106mm) on Top Overlay And Track (37.338mm,72.923mm)(38.608mm,72.923mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "LED" (60.727mm,84.379mm) on Top Overlay And Track (60.604mm,83.845mm)(60.604mm,85.623mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "RL1" (67.829mm,17.759mm) on Top Overlay And Track (67.603mm,17.348mm)(88.403mm,17.348mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "TXD2" (21.91mm,52.573mm) on Top Overlay And Track (24.859mm,49.233mm)(24.859mm,59.733mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "VR2" (53.023mm,70.363mm) on Top Overlay And Track (54.7mm,67.878mm)(54.7mm,70.043mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "VR2" (53.023mm,70.363mm) on Top Overlay And Track (54.7mm,70.043mm)(61.3mm,70.043mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
Rule Violations :7

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01