/** @file
  Register names for Ver4 PCH PMC device

  Copyright (c) 2020, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

**/
#ifndef _PCH_REGS_PMC_ADL_H_
#define _PCH_REGS_PMC_ADL_H_


#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_I      0x0
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_R      0x1
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_J      0x2
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_VGPIO      0x3
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPD        0x4
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_D      0x5
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_S      0x6
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_E      0x7
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_K      0x8
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_F      0x9
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_A      0xA
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_C      0xB
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_B      0xC
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_G      0xD
#define V_ADL_PCH_S_PMC_PWRM_GPIO_CFG_GPP_H      0xE


#endif // _PCH_REGS_PMC_ADL_H_
