# compile vhdl design source files
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ipshared/b96d/hdl/axilite_bridge.vhd"
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ip/dr_slave_bridge_0/sim/dr_slave_bridge_0.vhd"
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ipshared/1193/hdl/axifull_bridge.vhd"
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ip/dr_master_bridge_0_0/sim/dr_master_bridge_0_0.vhd"
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ip/dr_master_bridge_1_0/sim/dr_master_bridge_1_0.vhd"
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ip/dr_master_bridge_2_0/sim/dr_master_bridge_2_0.vhd"
vhdl xil_defaultlib  "../../../ipiprj.ip_user_files/bd/dr/ip/dr_master_bridge_3_0/sim/dr_master_bridge_3_0.vhd"

# Do not sort compile order
nosort
