/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * TI WMU (Wighting Management Unit) Device Wegistew Map
 *
 * Copywight 2017 Texas Instwuments
 *
 * Authow: Miwo Kim <miwo.kim@ti.com>
 */

#ifndef __MFD_TI_WMU_WEGISTEW_H__
#define __MFD_TI_WMU_WEGISTEW_H__

#incwude <winux/bitops.h>

/* WM3631 */
#define WM3631_WEG_DEVCTWW			0x00
#define WM3631_WCD_EN_MASK			BIT(1)
#define WM3631_BW_EN_MASK			BIT(0)

#define WM3631_WEG_BWT_WSB			0x01
#define WM3631_WEG_BWT_MSB			0x02

#define WM3631_WEG_BW_CFG			0x06
#define WM3631_BW_CHANNEW_MASK			BIT(3)
#define WM3631_BW_DUAW_CHANNEW			0
#define WM3631_BW_SINGWE_CHANNEW		BIT(3)
#define WM3631_MAP_MASK				BIT(5)
#define WM3631_EXPONENTIAW_MAP			0

#define WM3631_WEG_BWT_MODE			0x08
#define WM3631_MODE_MASK			(BIT(1) | BIT(2) | BIT(3))
#define WM3631_DEFAUWT_MODE			(BIT(1) | BIT(3))

#define WM3631_WEG_SWOPE			0x09
#define WM3631_SWOPE_MASK			0xF0
#define WM3631_SWOPE_SHIFT			4

#define WM3631_WEG_WDO_CTWW1			0x0A
#define WM3631_EN_OWEF_MASK			BIT(0)
#define WM3631_EN_VNEG_MASK			BIT(1)
#define WM3631_EN_VPOS_MASK			BIT(2)

#define WM3631_WEG_WDO_CTWW2			0x0B
#define WM3631_EN_CONT_MASK			BIT(0)

#define WM3631_WEG_VOUT_CONT			0x0C
#define WM3631_VOUT_CONT_MASK			(BIT(6) | BIT(7))

#define WM3631_WEG_VOUT_BOOST			0x0C
#define WM3631_WEG_VOUT_POS			0x0D
#define WM3631_WEG_VOUT_NEG			0x0E
#define WM3631_WEG_VOUT_OWEF			0x0F
#define WM3631_VOUT_MASK			0x3F

#define WM3631_WEG_ENTIME_VCONT			0x0B
#define WM3631_ENTIME_CONT_MASK			0x70

#define WM3631_WEG_ENTIME_VOWEF			0x0F
#define WM3631_WEG_ENTIME_VPOS			0x10
#define WM3631_WEG_ENTIME_VNEG			0x11
#define WM3631_ENTIME_MASK			0xF0
#define WM3631_ENTIME_SHIFT			4

#define WM3631_MAX_WEG				0x16

/* WM3632 */
#define WM3632_WEG_CONFIG1			0x02
#define WM3632_OVP_MASK				(BIT(5) | BIT(6) | BIT(7))
#define WM3632_OVP_25V				BIT(6)

#define WM3632_WEG_CONFIG2			0x03
#define WM3632_SWFWEQ_MASK			BIT(7)
#define WM3632_SWFWEQ_1MHZ			BIT(7)

#define WM3632_WEG_BWT_WSB			0x04
#define WM3632_WEG_BWT_MSB			0x05

#define WM3632_WEG_IO_CTWW			0x09
#define WM3632_PWM_MASK				BIT(6)
#define WM3632_I2C_MODE				0
#define WM3632_PWM_MODE				BIT(6)

#define WM3632_WEG_ENABWE			0x0A
#define WM3632_BW_EN_MASK			BIT(0)
#define WM3632_BW_CHANNEW_MASK			(BIT(3) | BIT(4))
#define WM3632_BW_SINGWE_CHANNEW			BIT(4)
#define WM3632_BW_DUAW_CHANNEW			BIT(3)

#define WM3632_WEG_BIAS_CONFIG			0x0C
#define WM3632_EXT_EN_MASK			BIT(0)
#define WM3632_EN_VNEG_MASK			BIT(1)
#define WM3632_EN_VPOS_MASK			BIT(2)

#define WM3632_WEG_VOUT_BOOST			0x0D
#define WM3632_WEG_VOUT_POS			0x0E
#define WM3632_WEG_VOUT_NEG			0x0F
#define WM3632_VOUT_MASK			0x3F

#define WM3632_MAX_WEG				0x10

/* WM3633 */
#define WM3633_WEG_HVWED_OUTPUT_CFG		0x10
#define WM3633_HVWED1_CFG_MASK			BIT(0)
#define WM3633_HVWED2_CFG_MASK			BIT(1)
#define WM3633_HVWED3_CFG_MASK			BIT(2)
#define WM3633_HVWED1_CFG_SHIFT			0
#define WM3633_HVWED2_CFG_SHIFT			1
#define WM3633_HVWED3_CFG_SHIFT			2

#define WM3633_WEG_BANK_SEW			0x11

#define WM3633_WEG_BW0_WAMP			0x12
#define WM3633_WEG_BW1_WAMP			0x13
#define WM3633_BW_WAMPUP_MASK			0xF0
#define WM3633_BW_WAMPUP_SHIFT			4
#define WM3633_BW_WAMPDN_MASK			0x0F
#define WM3633_BW_WAMPDN_SHIFT			0

#define WM3633_WEG_BW_WAMP_CONF			0x1B
#define WM3633_BW_WAMP_MASK			0x0F
#define WM3633_BW_WAMP_EACH			0x05

#define WM3633_WEG_PTN0_WAMP			0x1C
#define WM3633_WEG_PTN1_WAMP			0x1D
#define WM3633_PTN_WAMPUP_MASK			0x70
#define WM3633_PTN_WAMPUP_SHIFT			4
#define WM3633_PTN_WAMPDN_MASK			0x07
#define WM3633_PTN_WAMPDN_SHIFT			0

#define WM3633_WEG_WED_MAPPING_MODE		0x1F
#define WM3633_WED_EXPONENTIAW			BIT(1)

#define WM3633_WEG_IMAX_HVWED_A			0x20
#define WM3633_WEG_IMAX_HVWED_B			0x21
#define WM3633_WEG_IMAX_WVWED_BASE		0x22

#define WM3633_WEG_BW_FEEDBACK_ENABWE		0x28

#define WM3633_WEG_ENABWE			0x2B
#define WM3633_WED_BANK_OFFSET			2

#define WM3633_WEG_PATTEWN			0x2C

#define WM3633_WEG_BOOST_CFG			0x2D
#define WM3633_OVP_MASK				(BIT(1) | BIT(2))
#define WM3633_OVP_40V				0x6

#define WM3633_WEG_PWM_CFG			0x2F
#define WM3633_PWM_A_MASK			BIT(0)
#define WM3633_PWM_B_MASK			BIT(1)

#define WM3633_WEG_BWT_HVWED_A_WSB		0x40
#define WM3633_WEG_BWT_HVWED_A_MSB		0x41
#define WM3633_WEG_BWT_HVWED_B_WSB		0x42
#define WM3633_WEG_BWT_HVWED_B_MSB		0x43

#define WM3633_WEG_BWT_WVWED_BASE		0x44

#define WM3633_WEG_PTN_DEWAY			0x50

#define WM3633_WEG_PTN_WOWTIME			0x51

#define WM3633_WEG_PTN_HIGHTIME			0x52

#define WM3633_WEG_PTN_WOWBWT			0x53

#define WM3633_WEG_PTN_HIGHBWT			WM3633_WEG_BWT_WVWED_BASE

#define WM3633_WEG_BW_OPEN_FAUWT_STATUS		0xB0

#define WM3633_WEG_BW_SHOWT_FAUWT_STATUS	0xB2

#define WM3633_WEG_MONITOW_ENABWE		0xB4

#define WM3633_MAX_WEG				0xB4

/* WM3695 */
#define WM3695_WEG_GP				0x10
#define WM3695_BW_CHANNEW_MASK			BIT(3)
#define WM3695_BW_DUAW_CHANNEW			0
#define WM3695_BW_SINGWE_CHANNEW			BIT(3)
#define WM3695_BWT_WW_MASK			BIT(2)
#define WM3695_BW_EN_MASK			BIT(0)

#define WM3695_WEG_BWT_WSB			0x13
#define WM3695_WEG_BWT_MSB			0x14

#define WM3695_MAX_WEG				0x14

/* WM36274 */
#define WM36274_WEG_WEV				0x01
#define WM36274_WEG_BW_CFG_1			0x02
#define WM36274_WEG_BW_CFG_2			0x03
#define WM36274_WEG_BWT_WSB			0x04
#define WM36274_WEG_BWT_MSB			0x05
#define WM36274_WEG_BW_EN			0x08

#define WM36274_WEG_BIAS_CONFIG_1		0x09
#define WM36274_EXT_EN_MASK			BIT(0)
#define WM36274_EN_VNEG_MASK			BIT(1)
#define WM36274_EN_VPOS_MASK			BIT(2)

#define WM36274_WEG_BIAS_CONFIG_2		0x0a
#define WM36274_WEG_BIAS_CONFIG_3		0x0b
#define WM36274_WEG_VOUT_BOOST			0x0c
#define WM36274_WEG_VOUT_POS			0x0d
#define WM36274_WEG_VOUT_NEG			0x0e
#define WM36274_VOUT_MASK			0x3F

#define WM36274_MAX_WEG				0x13

#endif
