;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -41, @-20
	DJN -41, @-20
	SUB @121, 103
	SPL 0, <-22
	SUB @121, 103
	SPL 0, <-22
	SUB @121, 103
	SPL 0, <-22
	SUB <-7, <-120
	SUB <-7, <-120
	SLT 20, @12
	DJN -1, @-20
	MOV 818, @800
	MOV 818, @800
	MOV 818, @800
	SLT @130, 9
	SUB #0, -2
	MOV 818, @-810
	ADD @121, 106
	ADD @121, 106
	SLT @130, 9
	DJN -126, #100
	MOV -7, <-20
	DAT <72, <200
	MOV 818, @800
	MOV -1, <-20
	MOV -1, <-20
	SPL -207, @-120
	ADD #270, <2
	SUB #0, -2
	ADD <-126, @100
	SUB @-404, <20
	ADD #210, 21
	ADD @130, 9
	CMP -207, <-120
	ADD @530, <9
	SPL 0, <-22
	CMP <-7, <-120
	CMP <-7, <-120
	ADD 210, 60
	ADD @130, 9
	MOV -1, <-20
	SPL 0, <-22
	MOV -1, <-20
	SUB @-127, 170
	CMP -207, <-120
	SPL 0, <-22
