\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group__CMSIS__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group__CMSIS__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group__CMSIS__CORE}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group__CMSIS__NVIC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group__CMSIS__SCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group__CMSIS__SCnSCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group__CMSIS__SysTick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group__CMSIS__ITM}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group__CMSIS__FPU}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group__CMSIS__DCB}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group__CMSIS__DIB}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{M\+VE Functions}{\pageref{group__CMSIS__Core__MveFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Debug Control Functions}{\pageref{group__CMSIS__Core__DCBFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{M\+VE Functions}{\pageref{group__CMSIS__Core__MveFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Debug Control Functions}{\pageref{group__CMSIS__Core__DCBFunctions}}{}
\item \contentsline{section}{Debug Identification Functions}{\pageref{group__CMSIS__Core__DIBFunctions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS}{\pageref{group__CMSIS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f407xx}{\pageref{group__stm32f407xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}{\pageref{group__Configuration__section__for__CMSIS}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group__Peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group__Peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group__Peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group__Exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group__Peripheral__Registers__Bits__Definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group__Exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx}{\pageref{group__stm32f4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group__Library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group__Device__Included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group__Exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group__Exported__macro}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver}{\pageref{group__STM32F4xx__StdPeriph__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group__GPIO}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Functions}{\pageref{group__GPIO__Private__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration}{\pageref{group__GPIO__Group1}}{}
\item \contentsline{section}{G\+P\+IO Read and Write}{\pageref{group__GPIO__Group2}}{}
\item \contentsline{section}{G\+P\+IO Alternate functions configuration function}{\pageref{group__GPIO__Group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group__GPIO__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+pins\+\_\+define}{\pageref{group__GPIO__pins__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Pin\+\_\+sources}{\pageref{group__GPIO__Pin__sources}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Alternat\+\_\+function\+\_\+selection\+\_\+define}{\pageref{group__GPIO__Alternat__function__selection__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Legacy}{\pageref{group__GPIO__Legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group__RCC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group__RCC__Private__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Internal and external clocks, P\+LL, C\+SS and M\+CO configuration functions}{\pageref{group__RCC__Group1}}{}
\item \contentsline{section}{System A\+HB and A\+PB busses clocks configuration functions}{\pageref{group__RCC__Group2}}{}
\item \contentsline{section}{Peripheral clocks configuration functions}{\pageref{group__RCC__Group3}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group__RCC__Group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group__RCC__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+configuration}{\pageref{group__RCC__HSE__configuration}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__PLL__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+System\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__System__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__AHB__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+A\+P\+B2\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__APB1__APB2__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Interrupt\+\_\+\+Source}{\pageref{group__RCC__Interrupt__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Configuration}{\pageref{group__RCC__LSE__Configuration}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__RTC__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+I2\+S\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__I2S__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+S\+A\+I\+\_\+\+Block\+A\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__SAI__BlockA__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+S\+A\+I\+\_\+\+Block\+B\+\_\+\+Clock\+\_\+\+Source}{\pageref{group__RCC__SAI__BlockB__Clock__Source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+T\+I\+M\+\_\+\+P\+Rescaler\+\_\+\+Selection}{\pageref{group__RCC__TIM__PRescaler__Selection}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+Peripherals}{\pageref{group__RCC__AHB1__Peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+Peripherals}{\pageref{group__RCC__AHB2__Peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+Peripherals}{\pageref{group__RCC__AHB3__Peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+Peripherals}{\pageref{group__RCC__APB1__Peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+Peripherals}{\pageref{group__RCC__APB2__Peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group__RCC__MCO1__Clock__Source__Prescaler}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group__RCC__MCO2__Clock__Source__Prescaler}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Flag}{\pageref{group__RCC__Flag}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
