{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 09:02:27 2021 " "Info: Processing started: Wed Jun 23 09:02:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dots88 -c dots88 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dots88 -c dots88" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dots88.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dots88.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dots88-dots88_arch " "Info: Found design unit 1: dots88-dots88_arch" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dots88 " "Info: Found entity 1: dots88" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dots88 " "Info: Elaborating entity \"dots88\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(32) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(32): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(33) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(33): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(34) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(34): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(35) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(35): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(36) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(36): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(37) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(37): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(38) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(38): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(67) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(67): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(67) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(67): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(68) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(68): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(71) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(71): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(71) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(71): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(72) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(72): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(75) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(75): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(75) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(75): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(76) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(76): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(79) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(79): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(79) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(79): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(80) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(80): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(83) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(83): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(83) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(83): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(84) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(84): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(87) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(87): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(87) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(87): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(88) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(88): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(91) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(91): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(91) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(91): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(92) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(92): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(95) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(95): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(95) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(95): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(96) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(96): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Warning: Found clock multiplexer Mux0" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[8\] dg\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[8\]\" to the node \"dg\[1\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[7\] dg\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[7\]\" to the node \"dg\[2\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[6\] dg\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[6\]\" to the node \"dg\[3\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[5\] dg\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[5\]\" to the node \"dg\[4\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[4\] dg\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[4\]\" to the node \"dg\[5\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[3\] dg\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[3\]\" to the node \"dg\[6\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[2\] dg\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[2\]\" to the node \"dg\[7\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[1\] dg\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[1\]\" to the node \"dg\[8\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[16\] dr\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[16\]\" to the node \"dr\[1\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[15\] dr\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[15\]\" to the node \"dr\[2\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[14\] dr\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[14\]\" to the node \"dr\[3\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[13\] dr\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[13\]\" to the node \"dr\[4\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[12\] dr\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[12\]\" to the node \"dr\[5\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[11\] dr\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[11\]\" to the node \"dr\[6\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[10\] dr\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[10\]\" to the node \"dr\[7\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[9\] dr\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[9\]\" to the node \"dr\[8\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "scount\[29\] " "Info: Register \"scount\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Info: Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Info: Implemented 242 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 09:02:43 2021 " "Info: Processing ended: Wed Jun 23 09:02:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 09:02:46 2021 " "Info: Processing started: Wed Jun 23 09:02:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dots88 -c dots88 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dots88 -c dots88" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dots88 EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"dots88\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clks Global clock in PIN 28 " "Info: Automatically promoted signal \"clks\" to use Global clock in PIN 28" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Mux0 Global clock " "Info: Automatically promoted signal \"Mux0\" to use Global clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scount\[8\] Global clock " "Info: Automatically promoted some destinations of signal \"scount\[8\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scount\[8\] " "Info: Destination \"scount\[8\]\" may be non-global or may not use global clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.900 ns register register " "Info: Estimated most critical path is register to register delay of 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scount\[0\] 1 REG LAB_X5_Y20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y20; Fanout = 4; REG Node = 'scount\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scount[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.432 ns) 1.040 ns scount\[1\]~49COUT1_81 2 COMB LAB_X5_Y20 2 " "Info: 2: + IC(0.608 ns) + CELL(0.432 ns) = 1.040 ns; Loc. = LAB_X5_Y20; Fanout = 2; COMB Node = 'scount\[1\]~49COUT1_81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { scount[0] scount[1]~49COUT1_81 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.120 ns scount\[2\]~45COUT1_83 3 COMB LAB_X5_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.120 ns; Loc. = LAB_X5_Y20; Fanout = 2; COMB Node = 'scount\[2\]~45COUT1_83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { scount[1]~49COUT1_81 scount[2]~45COUT1_83 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.200 ns scount\[3\]~41COUT1_85 4 COMB LAB_X5_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.200 ns; Loc. = LAB_X5_Y20; Fanout = 2; COMB Node = 'scount\[3\]~41COUT1_85'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { scount[2]~45COUT1_83 scount[3]~41COUT1_85 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.458 ns scount\[4\]~37 5 COMB LAB_X5_Y20 6 " "Info: 5: + IC(0.000 ns) + CELL(0.258 ns) = 1.458 ns; Loc. = LAB_X5_Y20; Fanout = 6; COMB Node = 'scount\[4\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { scount[3]~41COUT1_85 scount[4]~37 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.594 ns scount\[9\]~33 6 COMB LAB_X5_Y20 6 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 1.594 ns; Loc. = LAB_X5_Y20; Fanout = 6; COMB Node = 'scount\[9\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { scount[4]~37 scount[9]~33 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.730 ns scount\[14\]~51 7 COMB LAB_X5_Y19 6 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 1.730 ns; Loc. = LAB_X5_Y19; Fanout = 6; COMB Node = 'scount\[14\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { scount[9]~33 scount[14]~51 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.866 ns scount\[19\]~23 8 COMB LAB_X5_Y19 6 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 1.866 ns; Loc. = LAB_X5_Y19; Fanout = 6; COMB Node = 'scount\[19\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { scount[14]~51 scount[19]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.002 ns scount\[24\]~11 9 COMB LAB_X5_Y18 4 " "Info: 9: + IC(0.000 ns) + CELL(0.136 ns) = 2.002 ns; Loc. = LAB_X5_Y18; Fanout = 4; COMB Node = 'scount\[24\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { scount[19]~23 scount[24]~11 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 2.900 ns scount\[25\] 10 REG LAB_X5_Y18 4 " "Info: 10: + IC(0.000 ns) + CELL(0.898 ns) = 2.900 ns; Loc. = LAB_X5_Y18; Fanout = 4; REG Node = 'scount\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { scount[24]~11 scount[25] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.292 ns ( 79.03 % ) " "Info: Total cell delay = 2.292 ns ( 79.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.608 ns ( 20.97 % ) " "Info: Total interconnect delay = 0.608 ns ( 20.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { scount[0] scount[1]~49COUT1_81 scount[2]~45COUT1_83 scount[3]~41COUT1_85 scount[4]~37 scount[9]~33 scount[14]~51 scount[19]~23 scount[24]~11 scount[25] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y14 X20_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y14 to location X20_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 09:02:52 2021 " "Info: Processing ended: Wed Jun 23 09:02:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 09:02:55 2021 " "Info: Processing started: Wed Jun 23 09:02:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dots88 -c dots88 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dots88 -c dots88" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 09:02:57 2021 " "Info: Processing ended: Wed Jun 23 09:02:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 09:03:00 2021 " "Info: Processing started: Wed Jun 23 09:03:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dots88 -c dots88 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dots88 -c dots88 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clks " "Info: Assuming node \"clks\" is an undefined clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clks" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "exclk " "Info: Assuming node \"exclk\" is an undefined clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "exclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[2\] " "Info: Assuming node \"sel\[2\]\" is an undefined clock" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~4 " "Info: Detected gated clock \"Mux0~4\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[28\] " "Info: Detected ripple clock \"scount\[28\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[27\] " "Info: Detected ripple clock \"scount\[27\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~3 " "Info: Detected gated clock \"Mux0~3\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[25\] " "Info: Detected ripple clock \"scount\[25\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[24\] " "Info: Detected ripple clock \"scount\[24\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~1 " "Info: Detected gated clock \"Mux0~1\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[22\] " "Info: Detected ripple clock \"scount\[22\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[20\] " "Info: Detected ripple clock \"scount\[20\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[11\] " "Info: Detected ripple clock \"scount\[11\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~2 " "Info: Detected gated clock \"Mux0~2\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~5 " "Info: Detected gated clock \"Mux0~5\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[8\] " "Info: Detected ripple clock \"scount\[8\]\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0 " "Info: Detected gated clock \"Mux0\" as buffer" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sel\[1\] register register scan\[0\] scan\[4\] 275.03 MHz Internal " "Info: Clock \"sel\[1\]\" Internal fmax is restricted to 275.03 MHz between source register \"scan\[0\]\" and destination register \"scan\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.269 ns + Longest register register " "Info: + Longest register to register delay is 2.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan\[0\] 1 REG LC_X16_Y19_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.564 ns) 1.096 ns scan\[0\]~23 2 COMB LC_X16_Y19_N1 2 " "Info: 2: + IC(0.532 ns) + CELL(0.564 ns) = 1.096 ns; Loc. = LC_X16_Y19_N1; Fanout = 2; COMB Node = 'scan\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { scan[0] scan[0]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.174 ns scan\[1\]~19 3 COMB LC_X16_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.174 ns; Loc. = LC_X16_Y19_N2; Fanout = 2; COMB Node = 'scan\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[0]~23 scan[1]~19 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.252 ns scan\[2\]~13 4 COMB LC_X16_Y19_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.252 ns; Loc. = LC_X16_Y19_N3; Fanout = 2; COMB Node = 'scan\[2\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[1]~19 scan[2]~13 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.430 ns scan\[3\]~15 5 COMB LC_X16_Y19_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.430 ns; Loc. = LC_X16_Y19_N4; Fanout = 2; COMB Node = 'scan\[3\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { scan[2]~13 scan[3]~15 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.269 ns scan\[4\] 6 REG LC_X16_Y19_N5 23 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.269 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { scan[3]~15 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.55 % ) " "Info: Total cell delay = 1.737 ns ( 76.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 23.45 % ) " "Info: Total interconnect delay = 0.532 ns ( 23.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.439 ns - Smallest " "Info: - Smallest clock skew is -0.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 9.512 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 9.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_6; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.114 ns) 3.693 ns Mux0~2 2 COMB LC_X4_Y18_N2 1 " "Info: 2: + IC(2.110 ns) + CELL(0.114 ns) = 3.693 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { sel[1] Mux0~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.989 ns Mux0 3 COMB LC_X4_Y18_N3 6 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.989 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux0~2 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 9.512 ns scan\[4\] 4 REG LC_X16_Y19_N5 23 " "Info: 4: + IC(4.812 ns) + CELL(0.711 ns) = 9.512 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 25.32 % ) " "Info: Total cell delay = 2.408 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.104 ns ( 74.68 % ) " "Info: Total interconnect delay = 7.104 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.512 ns" { sel[1] Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.512 ns" { sel[1] {} sel[1]~out0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.110ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 9.951 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 9.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_6; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.114 ns) 3.690 ns Mux0~5 2 COMB LC_X4_Y18_N8 1 " "Info: 2: + IC(2.107 ns) + CELL(0.114 ns) = 3.690 ns; Loc. = LC_X4_Y18_N8; Fanout = 1; COMB Node = 'Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { sel[1] Mux0~5 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 4.428 ns Mux0 3 COMB LC_X4_Y18_N3 6 " "Info: 3: + IC(0.446 ns) + CELL(0.292 ns) = 4.428 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Mux0~5 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 9.951 ns scan\[0\] 4 REG LC_X16_Y19_N1 19 " "Info: 4: + IC(4.812 ns) + CELL(0.711 ns) = 9.951 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 25.99 % ) " "Info: Total cell delay = 2.586 ns ( 25.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.365 ns ( 74.01 % ) " "Info: Total interconnect delay = 7.365 ns ( 74.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.951 ns" { sel[1] Mux0~5 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.951 ns" { sel[1] {} sel[1]~out0 {} Mux0~5 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.107ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.512 ns" { sel[1] Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.512 ns" { sel[1] {} sel[1]~out0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.110ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.951 ns" { sel[1] Mux0~5 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.951 ns" { sel[1] {} sel[1]~out0 {} Mux0~5 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.107ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.512 ns" { sel[1] Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.512 ns" { sel[1] {} sel[1]~out0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.110ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.951 ns" { sel[1] Mux0~5 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.951 ns" { sel[1] {} sel[1]~out0 {} Mux0~5 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.107ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { scan[4] {} } {  } {  } "" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clks register register scount\[1\] scount\[25\] 275.03 MHz Internal " "Info: Clock \"clks\" Internal fmax is restricted to 275.03 MHz between source register \"scount\[1\]\" and destination register \"scount\[25\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.954 ns + Longest register register " "Info: + Longest register to register delay is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scount\[1\] 1 REG LC_X5_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y20_N1; Fanout = 3; REG Node = 'scount\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scount[1] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.564 ns) 1.093 ns scount\[1\]~49 2 COMB LC_X5_Y20_N1 2 " "Info: 2: + IC(0.529 ns) + CELL(0.564 ns) = 1.093 ns; Loc. = LC_X5_Y20_N1; Fanout = 2; COMB Node = 'scount\[1\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { scount[1] scount[1]~49 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.171 ns scount\[2\]~45 3 COMB LC_X5_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.171 ns; Loc. = LC_X5_Y20_N2; Fanout = 2; COMB Node = 'scount\[2\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scount[1]~49 scount[2]~45 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.249 ns scount\[3\]~41 4 COMB LC_X5_Y20_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.249 ns; Loc. = LC_X5_Y20_N3; Fanout = 2; COMB Node = 'scount\[3\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scount[2]~45 scount[3]~41 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.427 ns scount\[4\]~37 5 COMB LC_X5_Y20_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.427 ns; Loc. = LC_X5_Y20_N4; Fanout = 6; COMB Node = 'scount\[4\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { scount[3]~41 scount[4]~37 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.635 ns scount\[9\]~33 6 COMB LC_X5_Y20_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.208 ns) = 1.635 ns; Loc. = LC_X5_Y20_N9; Fanout = 6; COMB Node = 'scount\[9\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { scount[4]~37 scount[9]~33 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.771 ns scount\[14\]~51 7 COMB LC_X5_Y19_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 1.771 ns; Loc. = LC_X5_Y19_N4; Fanout = 6; COMB Node = 'scount\[14\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { scount[9]~33 scount[14]~51 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.979 ns scount\[19\]~23 8 COMB LC_X5_Y19_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.208 ns) = 1.979 ns; Loc. = LC_X5_Y19_N9; Fanout = 6; COMB Node = 'scount\[19\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { scount[14]~51 scount[19]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.115 ns scount\[24\]~11 9 COMB LC_X5_Y18_N4 4 " "Info: 9: + IC(0.000 ns) + CELL(0.136 ns) = 2.115 ns; Loc. = LC_X5_Y18_N4; Fanout = 4; COMB Node = 'scount\[24\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { scount[19]~23 scount[24]~11 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.954 ns scount\[25\] 10 REG LC_X5_Y18_N5 4 " "Info: 10: + IC(0.000 ns) + CELL(0.839 ns) = 2.954 ns; Loc. = LC_X5_Y18_N5; Fanout = 4; REG Node = 'scount\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { scount[24]~11 scount[25] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.425 ns ( 82.09 % ) " "Info: Total cell delay = 2.425 ns ( 82.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 17.91 % ) " "Info: Total interconnect delay = 0.529 ns ( 17.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { scount[1] scount[1]~49 scount[2]~45 scount[3]~41 scount[4]~37 scount[9]~33 scount[14]~51 scount[19]~23 scount[24]~11 scount[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { scount[1] {} scount[1]~49 {} scount[2]~45 {} scount[3]~41 {} scount[4]~37 {} scount[9]~33 {} scount[14]~51 {} scount[19]~23 {} scount[24]~11 {} scount[25] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clks destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"clks\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clks 1 CLK PIN_28 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 29; CLK Node = 'clks'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clks } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns scount\[25\] 2 REG LC_X5_Y18_N5 4 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y18_N5; Fanout = 4; REG Node = 'scount\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clks scount[25] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clks scount[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clks {} clks~out0 {} scount[25] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clks source 3.246 ns - Longest register " "Info: - Longest clock path from clock \"clks\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clks 1 CLK PIN_28 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 29; CLK Node = 'clks'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clks } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns scount\[1\] 2 REG LC_X5_Y20_N1 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y20_N1; Fanout = 3; REG Node = 'scount\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clks scount[1] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clks scount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clks {} clks~out0 {} scount[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clks scount[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clks {} clks~out0 {} scount[25] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clks scount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clks {} clks~out0 {} scount[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { scount[1] scount[1]~49 scount[2]~45 scount[3]~41 scount[4]~37 scount[9]~33 scount[14]~51 scount[19]~23 scount[24]~11 scount[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { scount[1] {} scount[1]~49 {} scount[2]~45 {} scount[3]~41 {} scount[4]~37 {} scount[9]~33 {} scount[14]~51 {} scount[19]~23 {} scount[24]~11 {} scount[25] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clks scount[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clks {} clks~out0 {} scount[25] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clks scount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clks {} clks~out0 {} scount[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scount[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { scount[25] {} } {  } {  } "" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "exclk register register scan\[0\] scan\[4\] 275.03 MHz Internal " "Info: Clock \"exclk\" Internal fmax is restricted to 275.03 MHz between source register \"scan\[0\]\" and destination register \"scan\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.269 ns + Longest register register " "Info: + Longest register to register delay is 2.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan\[0\] 1 REG LC_X16_Y19_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.564 ns) 1.096 ns scan\[0\]~23 2 COMB LC_X16_Y19_N1 2 " "Info: 2: + IC(0.532 ns) + CELL(0.564 ns) = 1.096 ns; Loc. = LC_X16_Y19_N1; Fanout = 2; COMB Node = 'scan\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { scan[0] scan[0]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.174 ns scan\[1\]~19 3 COMB LC_X16_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.174 ns; Loc. = LC_X16_Y19_N2; Fanout = 2; COMB Node = 'scan\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[0]~23 scan[1]~19 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.252 ns scan\[2\]~13 4 COMB LC_X16_Y19_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.252 ns; Loc. = LC_X16_Y19_N3; Fanout = 2; COMB Node = 'scan\[2\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[1]~19 scan[2]~13 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.430 ns scan\[3\]~15 5 COMB LC_X16_Y19_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.430 ns; Loc. = LC_X16_Y19_N4; Fanout = 2; COMB Node = 'scan\[3\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { scan[2]~13 scan[3]~15 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.269 ns scan\[4\] 6 REG LC_X16_Y19_N5 23 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.269 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { scan[3]~15 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.55 % ) " "Info: Total cell delay = 1.737 ns ( 76.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 23.45 % ) " "Info: Total interconnect delay = 0.532 ns ( 23.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk destination 13.572 ns + Shortest register " "Info: + Shortest clock path from clock \"exclk\" to destination register is 13.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.442 ns) 7.019 ns Mux0~0 2 COMB LC_X4_Y18_N9 1 " "Info: 2: + IC(5.108 ns) + CELL(0.442 ns) = 7.019 ns; Loc. = LC_X4_Y18_N9; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { exclk Mux0~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.753 ns Mux0~2 3 COMB LC_X4_Y18_N2 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.753 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.049 ns Mux0 4 COMB LC_X4_Y18_N3 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.049 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux0~2 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 13.572 ns scan\[4\] 5 REG LC_X16_Y19_N5 23 " "Info: 5: + IC(4.812 ns) + CELL(0.711 ns) = 13.572 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 22.31 % ) " "Info: Total cell delay = 3.028 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.544 ns ( 77.69 % ) " "Info: Total interconnect delay = 10.544 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk source 13.572 ns - Longest register " "Info: - Longest clock path from clock \"exclk\" to source register is 13.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.442 ns) 7.019 ns Mux0~0 2 COMB LC_X4_Y18_N9 1 " "Info: 2: + IC(5.108 ns) + CELL(0.442 ns) = 7.019 ns; Loc. = LC_X4_Y18_N9; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { exclk Mux0~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.753 ns Mux0~2 3 COMB LC_X4_Y18_N2 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.753 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.049 ns Mux0 4 COMB LC_X4_Y18_N3 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.049 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux0~2 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 13.572 ns scan\[0\] 5 REG LC_X16_Y19_N1 19 " "Info: 5: + IC(4.812 ns) + CELL(0.711 ns) = 13.572 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 22.31 % ) " "Info: Total cell delay = 3.028 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.544 ns ( 77.69 % ) " "Info: Total interconnect delay = 10.544 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { scan[4] {} } {  } {  } "" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sel\[0\] register register scan\[0\] scan\[4\] 275.03 MHz Internal " "Info: Clock \"sel\[0\]\" Internal fmax is restricted to 275.03 MHz between source register \"scan\[0\]\" and destination register \"scan\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.269 ns + Longest register register " "Info: + Longest register to register delay is 2.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan\[0\] 1 REG LC_X16_Y19_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.564 ns) 1.096 ns scan\[0\]~23 2 COMB LC_X16_Y19_N1 2 " "Info: 2: + IC(0.532 ns) + CELL(0.564 ns) = 1.096 ns; Loc. = LC_X16_Y19_N1; Fanout = 2; COMB Node = 'scan\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { scan[0] scan[0]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.174 ns scan\[1\]~19 3 COMB LC_X16_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.174 ns; Loc. = LC_X16_Y19_N2; Fanout = 2; COMB Node = 'scan\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[0]~23 scan[1]~19 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.252 ns scan\[2\]~13 4 COMB LC_X16_Y19_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.252 ns; Loc. = LC_X16_Y19_N3; Fanout = 2; COMB Node = 'scan\[2\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[1]~19 scan[2]~13 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.430 ns scan\[3\]~15 5 COMB LC_X16_Y19_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.430 ns; Loc. = LC_X16_Y19_N4; Fanout = 2; COMB Node = 'scan\[3\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { scan[2]~13 scan[3]~15 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.269 ns scan\[4\] 6 REG LC_X16_Y19_N5 23 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.269 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { scan[3]~15 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.55 % ) " "Info: Total cell delay = 1.737 ns ( 76.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 23.45 % ) " "Info: Total interconnect delay = 0.532 ns ( 23.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.555 ns - Smallest " "Info: - Smallest clock skew is -0.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 10.721 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 10.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.590 ns) 4.168 ns Mux0~0 2 COMB LC_X4_Y18_N9 1 " "Info: 2: + IC(2.109 ns) + CELL(0.590 ns) = 4.168 ns; Loc. = LC_X4_Y18_N9; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { sel[0] Mux0~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 4.902 ns Mux0~2 3 COMB LC_X4_Y18_N2 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 4.902 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.198 ns Mux0 4 COMB LC_X4_Y18_N3 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.198 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux0~2 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 10.721 ns scan\[4\] 5 REG LC_X16_Y19_N5 23 " "Info: 5: + IC(4.812 ns) + CELL(0.711 ns) = 10.721 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.176 ns ( 29.62 % ) " "Info: Total cell delay = 3.176 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.545 ns ( 70.38 % ) " "Info: Total interconnect delay = 7.545 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.721 ns" { sel[0] Mux0~0 Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.721 ns" { sel[0] {} sel[0]~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.109ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 11.276 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 11.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.590 ns) 4.167 ns Mux0~3 2 COMB LC_X4_Y18_N4 1 " "Info: 2: + IC(2.108 ns) + CELL(0.590 ns) = 4.167 ns; Loc. = LC_X4_Y18_N4; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { sel[0] Mux0~3 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.442 ns) 5.015 ns Mux0~5 3 COMB LC_X4_Y18_N8 1 " "Info: 3: + IC(0.406 ns) + CELL(0.442 ns) = 5.015 ns; Loc. = LC_X4_Y18_N8; Fanout = 1; COMB Node = 'Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { Mux0~3 Mux0~5 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 5.753 ns Mux0 4 COMB LC_X4_Y18_N3 6 " "Info: 4: + IC(0.446 ns) + CELL(0.292 ns) = 5.753 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Mux0~5 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 11.276 ns scan\[0\] 5 REG LC_X16_Y19_N1 19 " "Info: 5: + IC(4.812 ns) + CELL(0.711 ns) = 11.276 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.504 ns ( 31.07 % ) " "Info: Total cell delay = 3.504 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.772 ns ( 68.93 % ) " "Info: Total interconnect delay = 7.772 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.276 ns" { sel[0] Mux0~3 Mux0~5 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.276 ns" { sel[0] {} sel[0]~out0 {} Mux0~3 {} Mux0~5 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.108ns 0.406ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.721 ns" { sel[0] Mux0~0 Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.721 ns" { sel[0] {} sel[0]~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.109ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.276 ns" { sel[0] Mux0~3 Mux0~5 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.276 ns" { sel[0] {} sel[0]~out0 {} Mux0~3 {} Mux0~5 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.108ns 0.406ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.721 ns" { sel[0] Mux0~0 Mux0~2 Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.721 ns" { sel[0] {} sel[0]~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.109ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.276 ns" { sel[0] Mux0~3 Mux0~5 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.276 ns" { sel[0] {} sel[0]~out0 {} Mux0~3 {} Mux0~5 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.108ns 0.406ns 0.446ns 4.812ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { scan[4] {} } {  } {  } "" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sel\[2\] register register scan\[0\] scan\[4\] 275.03 MHz Internal " "Info: Clock \"sel\[2\]\" Internal fmax is restricted to 275.03 MHz between source register \"scan\[0\]\" and destination register \"scan\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.269 ns + Longest register register " "Info: + Longest register to register delay is 2.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan\[0\] 1 REG LC_X16_Y19_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.564 ns) 1.096 ns scan\[0\]~23 2 COMB LC_X16_Y19_N1 2 " "Info: 2: + IC(0.532 ns) + CELL(0.564 ns) = 1.096 ns; Loc. = LC_X16_Y19_N1; Fanout = 2; COMB Node = 'scan\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { scan[0] scan[0]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.174 ns scan\[1\]~19 3 COMB LC_X16_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.174 ns; Loc. = LC_X16_Y19_N2; Fanout = 2; COMB Node = 'scan\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[0]~23 scan[1]~19 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.252 ns scan\[2\]~13 4 COMB LC_X16_Y19_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.252 ns; Loc. = LC_X16_Y19_N3; Fanout = 2; COMB Node = 'scan\[2\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[1]~19 scan[2]~13 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.430 ns scan\[3\]~15 5 COMB LC_X16_Y19_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.430 ns; Loc. = LC_X16_Y19_N4; Fanout = 2; COMB Node = 'scan\[3\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { scan[2]~13 scan[3]~15 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.269 ns scan\[4\] 6 REG LC_X16_Y19_N5 23 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.269 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { scan[3]~15 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.55 % ) " "Info: Total cell delay = 1.737 ns ( 76.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 23.45 % ) " "Info: Total interconnect delay = 0.532 ns ( 23.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 9.488 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[2\]\" to destination register is 9.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.442 ns) 3.965 ns Mux0 2 COMB LC_X4_Y18_N3 6 " "Info: 2: + IC(2.054 ns) + CELL(0.442 ns) = 3.965 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { sel[2] Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 9.488 ns scan\[4\] 3 REG LC_X16_Y19_N5 23 " "Info: 3: + IC(4.812 ns) + CELL(0.711 ns) = 9.488 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 27.63 % ) " "Info: Total cell delay = 2.622 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.866 ns ( 72.37 % ) " "Info: Total interconnect delay = 6.866 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] source 9.488 ns - Longest register " "Info: - Longest clock path from clock \"sel\[2\]\" to source register is 9.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.442 ns) 3.965 ns Mux0 2 COMB LC_X4_Y18_N3 6 " "Info: 2: + IC(2.054 ns) + CELL(0.442 ns) = 3.965 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { sel[2] Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 9.488 ns scan\[0\] 3 REG LC_X16_Y19_N1 19 " "Info: 3: + IC(4.812 ns) + CELL(0.711 ns) = 9.488 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 27.63 % ) " "Info: Total cell delay = 2.622 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.866 ns ( 72.37 % ) " "Info: Total interconnect delay = 6.866 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { scan[0] scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { scan[0] {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { scan[4] {} } {  } {  } "" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "scan\[4\] en sel\[2\] 0.378 ns register " "Info: tsu for register \"scan\[4\]\" (data pin = \"en\", clock pin = \"sel\[2\]\") is 0.378 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.829 ns + Longest pin register " "Info: + Longest pin to register delay is 9.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 PIN PIN_2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; PIN Node = 'en'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.764 ns) + CELL(0.423 ns) 8.656 ns scan\[0\]~23 2 COMB LC_X16_Y19_N1 2 " "Info: 2: + IC(6.764 ns) + CELL(0.423 ns) = 8.656 ns; Loc. = LC_X16_Y19_N1; Fanout = 2; COMB Node = 'scan\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.187 ns" { en scan[0]~23 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.734 ns scan\[1\]~19 3 COMB LC_X16_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 8.734 ns; Loc. = LC_X16_Y19_N2; Fanout = 2; COMB Node = 'scan\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[0]~23 scan[1]~19 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.812 ns scan\[2\]~13 4 COMB LC_X16_Y19_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 8.812 ns; Loc. = LC_X16_Y19_N3; Fanout = 2; COMB Node = 'scan\[2\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { scan[1]~19 scan[2]~13 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 8.990 ns scan\[3\]~15 5 COMB LC_X16_Y19_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 8.990 ns; Loc. = LC_X16_Y19_N4; Fanout = 2; COMB Node = 'scan\[3\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { scan[2]~13 scan[3]~15 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 9.829 ns scan\[4\] 6 REG LC_X16_Y19_N5 23 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 9.829 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { scan[3]~15 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 31.18 % ) " "Info: Total cell delay = 3.065 ns ( 31.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.764 ns ( 68.82 % ) " "Info: Total interconnect delay = 6.764 ns ( 68.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.829 ns" { en scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.829 ns" { en {} en~out0 {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.000ns 6.764ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.423ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 9.488 ns - Shortest register " "Info: - Shortest clock path from clock \"sel\[2\]\" to destination register is 9.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.442 ns) 3.965 ns Mux0 2 COMB LC_X4_Y18_N3 6 " "Info: 2: + IC(2.054 ns) + CELL(0.442 ns) = 3.965 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { sel[2] Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 9.488 ns scan\[4\] 3 REG LC_X16_Y19_N5 23 " "Info: 3: + IC(4.812 ns) + CELL(0.711 ns) = 9.488 ns; Loc. = LC_X16_Y19_N5; Fanout = 23; REG Node = 'scan\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[4] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 27.63 % ) " "Info: Total cell delay = 2.622 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.866 ns ( 72.37 % ) " "Info: Total interconnect delay = 6.866 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.829 ns" { en scan[0]~23 scan[1]~19 scan[2]~13 scan[3]~15 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.829 ns" { en {} en~out0 {} scan[0]~23 {} scan[1]~19 {} scan[2]~13 {} scan[3]~15 {} scan[4] {} } { 0.000ns 0.000ns 6.764ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.423ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.488 ns" { sel[2] Mux0 scan[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.488 ns" { sel[2] {} sel[2]~out0 {} Mux0 {} scan[4] {} } { 0.000ns 0.000ns 2.054ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "exclk dg\[5\] scan\[0\] 36.354 ns register " "Info: tco from clock \"exclk\" to destination pin \"dg\[5\]\" through register \"scan\[0\]\" is 36.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk source 13.572 ns + Longest register " "Info: + Longest clock path from clock \"exclk\" to source register is 13.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.442 ns) 7.019 ns Mux0~0 2 COMB LC_X4_Y18_N9 1 " "Info: 2: + IC(5.108 ns) + CELL(0.442 ns) = 7.019 ns; Loc. = LC_X4_Y18_N9; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { exclk Mux0~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.753 ns Mux0~2 3 COMB LC_X4_Y18_N2 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.753 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.049 ns Mux0 4 COMB LC_X4_Y18_N3 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.049 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux0~2 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 13.572 ns scan\[0\] 5 REG LC_X16_Y19_N1 19 " "Info: 5: + IC(4.812 ns) + CELL(0.711 ns) = 13.572 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 22.31 % ) " "Info: Total cell delay = 3.028 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.544 ns ( 77.69 % ) " "Info: Total interconnect delay = 10.544 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.558 ns + Longest register pin " "Info: + Longest register to pin delay is 22.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan\[0\] 1 REG LC_X16_Y19_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.564 ns) 1.811 ns Add3~9 2 COMB LC_X18_Y19_N2 2 " "Info: 2: + IC(1.247 ns) + CELL(0.564 ns) = 1.811 ns; Loc. = LC_X18_Y19_N2; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { scan[0] Add3~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.889 ns Add3~11 3 COMB LC_X18_Y19_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.889 ns; Loc. = LC_X18_Y19_N3; Fanout = 2; COMB Node = 'Add3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add3~9 Add3~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.067 ns Add3~5 4 COMB LC_X18_Y19_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 2.067 ns; Loc. = LC_X18_Y19_N4; Fanout = 3; COMB Node = 'Add3~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add3~11 Add3~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.688 ns Add3~6 5 COMB LC_X18_Y19_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.621 ns) = 2.688 ns; Loc. = LC_X18_Y19_N5; Fanout = 1; COMB Node = 'Add3~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add3~5 Add3~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.590 ns) 4.481 ns Mux11~0 6 COMB LC_X17_Y18_N9 1 " "Info: 6: + IC(1.203 ns) + CELL(0.590 ns) = 4.481 ns; Loc. = LC_X17_Y18_N9; Fanout = 1; COMB Node = 'Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { Add3~6 Mux11~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 5.210 ns Mux11~1 7 COMB LC_X17_Y18_N8 1 " "Info: 7: + IC(0.437 ns) + CELL(0.292 ns) = 5.210 ns; Loc. = LC_X17_Y18_N8; Fanout = 1; COMB Node = 'Mux11~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { Mux11~0 Mux11~1 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.114 ns) 6.441 ns Mux11~4 8 COMB LC_X15_Y18_N6 3 " "Info: 8: + IC(1.117 ns) + CELL(0.114 ns) = 6.441 ns; Loc. = LC_X15_Y18_N6; Fanout = 3; COMB Node = 'Mux11~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { Mux11~1 Mux11~4 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.114 ns) 7.012 ns Mux11~5 9 COMB LC_X15_Y18_N3 39 " "Info: 9: + IC(0.457 ns) + CELL(0.114 ns) = 7.012 ns; Loc. = LC_X15_Y18_N3; Fanout = 39; COMB Node = 'Mux11~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Mux11~4 Mux11~5 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(0.292 ns) 9.439 ns dgdr\[8\]~933 10 COMB LC_X14_Y19_N6 3 " "Info: 10: + IC(2.135 ns) + CELL(0.292 ns) = 9.439 ns; Loc. = LC_X14_Y19_N6; Fanout = 3; COMB Node = 'dgdr\[8\]~933'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { Mux11~5 dgdr[8]~933 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.442 ns) 10.589 ns dgdr\[4\]~967 11 COMB LC_X14_Y19_N7 9 " "Info: 11: + IC(0.708 ns) + CELL(0.442 ns) = 10.589 ns; Loc. = LC_X14_Y19_N7; Fanout = 9; COMB Node = 'dgdr\[4\]~967'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { dgdr[8]~933 dgdr[4]~967 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.590 ns) 12.482 ns dgdr\[7\]~968 12 COMB LC_X13_Y18_N8 1 " "Info: 12: + IC(1.303 ns) + CELL(0.590 ns) = 12.482 ns; Loc. = LC_X13_Y18_N8; Fanout = 1; COMB Node = 'dgdr\[7\]~968'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { dgdr[4]~967 dgdr[7]~968 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.590 ns) 14.279 ns dgdr\[4\]~970 13 COMB LC_X12_Y17_N4 1 " "Info: 13: + IC(1.207 ns) + CELL(0.590 ns) = 14.279 ns; Loc. = LC_X12_Y17_N4; Fanout = 1; COMB Node = 'dgdr\[4\]~970'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { dgdr[7]~968 dgdr[4]~970 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.590 ns) 16.068 ns dgdr\[4\]~972 14 COMB LC_X12_Y19_N9 1 " "Info: 14: + IC(1.199 ns) + CELL(0.590 ns) = 16.068 ns; Loc. = LC_X12_Y19_N9; Fanout = 1; COMB Node = 'dgdr\[4\]~972'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { dgdr[4]~970 dgdr[4]~972 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.590 ns) 17.085 ns dgdr\[4\]~975 15 COMB LC_X12_Y19_N2 1 " "Info: 15: + IC(0.427 ns) + CELL(0.590 ns) = 17.085 ns; Loc. = LC_X12_Y19_N2; Fanout = 1; COMB Node = 'dgdr\[4\]~975'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { dgdr[4]~972 dgdr[4]~975 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.349 ns) + CELL(2.124 ns) 22.558 ns dg\[5\] 16 PIN PIN_41 0 " "Info: 16: + IC(3.349 ns) + CELL(2.124 ns) = 22.558 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dg\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { dgdr[4]~975 dg[5] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.769 ns ( 34.44 % ) " "Info: Total cell delay = 7.769 ns ( 34.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.789 ns ( 65.56 % ) " "Info: Total interconnect delay = 14.789 ns ( 65.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { scan[0] Add3~9 Add3~11 Add3~5 Add3~6 Mux11~0 Mux11~1 Mux11~4 Mux11~5 dgdr[8]~933 dgdr[4]~967 dgdr[7]~968 dgdr[4]~970 dgdr[4]~972 dgdr[4]~975 dg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { scan[0] {} Add3~9 {} Add3~11 {} Add3~5 {} Add3~6 {} Mux11~0 {} Mux11~1 {} Mux11~4 {} Mux11~5 {} dgdr[8]~933 {} dgdr[4]~967 {} dgdr[7]~968 {} dgdr[4]~970 {} dgdr[4]~972 {} dgdr[4]~975 {} dg[5] {} } { 0.000ns 1.247ns 0.000ns 0.000ns 0.000ns 1.203ns 0.437ns 1.117ns 0.457ns 2.135ns 0.708ns 1.303ns 1.207ns 1.199ns 0.427ns 3.349ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.621ns 0.590ns 0.292ns 0.114ns 0.114ns 0.292ns 0.442ns 0.590ns 0.590ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { scan[0] Add3~9 Add3~11 Add3~5 Add3~6 Mux11~0 Mux11~1 Mux11~4 Mux11~5 dgdr[8]~933 dgdr[4]~967 dgdr[7]~968 dgdr[4]~970 dgdr[4]~972 dgdr[4]~975 dg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { scan[0] {} Add3~9 {} Add3~11 {} Add3~5 {} Add3~6 {} Mux11~0 {} Mux11~1 {} Mux11~4 {} Mux11~5 {} dgdr[8]~933 {} dgdr[4]~967 {} dgdr[7]~968 {} dgdr[4]~970 {} dgdr[4]~972 {} dgdr[4]~975 {} dg[5] {} } { 0.000ns 1.247ns 0.000ns 0.000ns 0.000ns 1.203ns 0.437ns 1.117ns 0.457ns 2.135ns 0.708ns 1.303ns 1.207ns 1.199ns 0.427ns 3.349ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.621ns 0.590ns 0.292ns 0.114ns 0.114ns 0.292ns 0.442ns 0.590ns 0.590ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dsps dr\[6\] 27.748 ns Longest " "Info: Longest tpd from source pin \"dsps\" to destination pin \"dr\[6\]\" is 27.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns dsps 1 PIN PIN_3 22 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 22; PIN Node = 'dsps'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dsps } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.419 ns) + CELL(0.590 ns) 9.478 ns Mux13~0 2 COMB LC_X16_Y18_N0 1 " "Info: 2: + IC(7.419 ns) + CELL(0.590 ns) = 9.478 ns; Loc. = LC_X16_Y18_N0; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { dsps Mux13~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.114 ns) 10.897 ns Mux13~1 3 COMB LC_X17_Y17_N9 2 " "Info: 3: + IC(1.305 ns) + CELL(0.114 ns) = 10.897 ns; Loc. = LC_X17_Y17_N9; Fanout = 2; COMB Node = 'Mux13~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { Mux13~0 Mux13~1 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 11.625 ns Mux13~2 4 COMB LC_X17_Y17_N4 1 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 11.625 ns; Loc. = LC_X17_Y17_N4; Fanout = 1; COMB Node = 'Mux13~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Mux13~1 Mux13~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.442 ns) 12.742 ns Mux13~3 5 COMB LC_X16_Y17_N9 3 " "Info: 5: + IC(0.675 ns) + CELL(0.442 ns) = 12.742 ns; Loc. = LC_X16_Y17_N9; Fanout = 3; COMB Node = 'Mux13~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { Mux13~2 Mux13~3 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.114 ns) 13.679 ns Mux13~6 6 COMB LC_X15_Y17_N1 53 " "Info: 6: + IC(0.823 ns) + CELL(0.114 ns) = 13.679 ns; Loc. = LC_X15_Y17_N1; Fanout = 53; COMB Node = 'Mux13~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Mux13~3 Mux13~6 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.114 ns) 15.694 ns dgdr\[7\]~949 7 COMB LC_X13_Y18_N5 3 " "Info: 7: + IC(1.901 ns) + CELL(0.114 ns) = 15.694 ns; Loc. = LC_X13_Y18_N5; Fanout = 3; COMB Node = 'dgdr\[7\]~949'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { Mux13~6 dgdr[7]~949 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.442 ns) 16.533 ns dgdr\[6\]~950 8 COMB LC_X13_Y18_N7 8 " "Info: 8: + IC(0.397 ns) + CELL(0.442 ns) = 16.533 ns; Loc. = LC_X13_Y18_N7; Fanout = 8; COMB Node = 'dgdr\[6\]~950'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dgdr[7]~949 dgdr[6]~950 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.442 ns) 18.503 ns dgdr\[7\]~1021 9 COMB LC_X15_Y16_N9 1 " "Info: 9: + IC(1.528 ns) + CELL(0.442 ns) = 18.503 ns; Loc. = LC_X15_Y16_N9; Fanout = 1; COMB Node = 'dgdr\[7\]~1021'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { dgdr[6]~950 dgdr[7]~1021 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 19.526 ns dgdr\[11\]~1023 10 COMB LC_X15_Y16_N7 1 " "Info: 10: + IC(0.433 ns) + CELL(0.590 ns) = 19.526 ns; Loc. = LC_X15_Y16_N7; Fanout = 1; COMB Node = 'dgdr\[11\]~1023'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dgdr[7]~1021 dgdr[11]~1023 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 20.551 ns dgdr\[11\]~1024 11 COMB LC_X15_Y16_N3 1 " "Info: 11: + IC(0.435 ns) + CELL(0.590 ns) = 20.551 ns; Loc. = LC_X15_Y16_N3; Fanout = 1; COMB Node = 'dgdr\[11\]~1024'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { dgdr[11]~1023 dgdr[11]~1024 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.590 ns) 22.391 ns dgdr\[11\]~1025 12 COMB LC_X15_Y17_N3 1 " "Info: 12: + IC(1.250 ns) + CELL(0.590 ns) = 22.391 ns; Loc. = LC_X15_Y17_N3; Fanout = 1; COMB Node = 'dgdr\[11\]~1025'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { dgdr[11]~1024 dgdr[11]~1025 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.233 ns) + CELL(2.124 ns) 27.748 ns dr\[6\] 13 PIN PIN_16 0 " "Info: 13: + IC(3.233 ns) + CELL(2.124 ns) = 27.748 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'dr\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { dgdr[11]~1025 dr[6] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.913 ns ( 28.52 % ) " "Info: Total cell delay = 7.913 ns ( 28.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.835 ns ( 71.48 % ) " "Info: Total interconnect delay = 19.835 ns ( 71.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.748 ns" { dsps Mux13~0 Mux13~1 Mux13~2 Mux13~3 Mux13~6 dgdr[7]~949 dgdr[6]~950 dgdr[7]~1021 dgdr[11]~1023 dgdr[11]~1024 dgdr[11]~1025 dr[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.748 ns" { dsps {} dsps~out0 {} Mux13~0 {} Mux13~1 {} Mux13~2 {} Mux13~3 {} Mux13~6 {} dgdr[7]~949 {} dgdr[6]~950 {} dgdr[7]~1021 {} dgdr[11]~1023 {} dgdr[11]~1024 {} dgdr[11]~1025 {} dr[6] {} } { 0.000ns 0.000ns 7.419ns 1.305ns 0.436ns 0.675ns 0.823ns 1.901ns 0.397ns 1.528ns 0.433ns 0.435ns 1.250ns 3.233ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.442ns 0.114ns 0.114ns 0.442ns 0.442ns 0.590ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "scan\[0\] en exclk 4.747 ns register " "Info: th for register \"scan\[0\]\" (data pin = \"en\", clock pin = \"exclk\") is 4.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk destination 13.572 ns + Longest register " "Info: + Longest clock path from clock \"exclk\" to destination register is 13.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.442 ns) 7.019 ns Mux0~0 2 COMB LC_X4_Y18_N9 1 " "Info: 2: + IC(5.108 ns) + CELL(0.442 ns) = 7.019 ns; Loc. = LC_X4_Y18_N9; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { exclk Mux0~0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.753 ns Mux0~2 3 COMB LC_X4_Y18_N2 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.753 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.049 ns Mux0 4 COMB LC_X4_Y18_N3 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.049 ns; Loc. = LC_X4_Y18_N3; Fanout = 6; COMB Node = 'Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux0~2 Mux0 } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.711 ns) 13.572 ns scan\[0\] 5 REG LC_X16_Y19_N1 19 " "Info: 5: + IC(4.812 ns) + CELL(0.711 ns) = 13.572 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Mux0 scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 22.31 % ) " "Info: Total cell delay = 3.028 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.544 ns ( 77.69 % ) " "Info: Total interconnect delay = 10.544 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.840 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 PIN PIN_2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; PIN Node = 'en'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.764 ns) + CELL(0.607 ns) 8.840 ns scan\[0\] 2 REG LC_X16_Y19_N1 19 " "Info: 2: + IC(6.764 ns) + CELL(0.607 ns) = 8.840 ns; Loc. = LC_X16_Y19_N1; Fanout = 19; REG Node = 'scan\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.371 ns" { en scan[0] } "NODE_NAME" } } { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 23.48 % ) " "Info: Total cell delay = 2.076 ns ( 23.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.764 ns ( 76.52 % ) " "Info: Total interconnect delay = 6.764 ns ( 76.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.840 ns" { en scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.840 ns" { en {} en~out0 {} scan[0] {} } { 0.000ns 0.000ns 6.764ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { exclk Mux0~0 Mux0~2 Mux0 scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { exclk {} exclk~out0 {} Mux0~0 {} Mux0~2 {} Mux0 {} scan[0] {} } { 0.000ns 0.000ns 5.108ns 0.442ns 0.182ns 4.812ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.840 ns" { en scan[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.840 ns" { en {} en~out0 {} scan[0] {} } { 0.000ns 0.000ns 6.764ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 09:03:01 2021 " "Info: Processing ended: Wed Jun 23 09:03:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Info: Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
