// Seed: 3719433108
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_2 = id_1, id_3, id_4;
  assign module_1.id_5 = 0;
  parameter id_5 = 1;
  assign id_1 = id_4[1];
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wor id_2,
    output wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input tri id_11,
    input tri id_12,
    output wand id_13,
    input wire id_14,
    output tri1 id_15,
    output tri0 id_16,
    output wire id_17,
    input uwire id_18,
    input wor id_19,
    input wand id_20,
    input supply1 id_21,
    output wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    input wor id_25
);
  module_0 modCall_1 ();
endmodule
