{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668116522225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668116522226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 16:42:01 2022 " "Processing started: Thu Nov 10 16:42:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668116522226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668116522226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668116522226 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668116522884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj1.v 5 5 " "Found 5 design units, including 5 entities, in source file proj1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj1 " "Found entity 1: proj1" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523030 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523030 ""} { "Info" "ISGN_ENTITY_NAME" "3 registers " "Found entity 3: registers" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523030 ""} { "Info" "ISGN_ENTITY_NAME" "4 my8bitdivider " "Found entity 4: my8bitdivider" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523030 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj1_tb " "Found entity 5: proj1_tb" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668116523030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668116523035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668116523041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 17 17 " "Found 17 design units, including 17 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "2 my1bitmux " "Found entity 2: my1bitmux" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "3 muxand " "Found entity 3: muxand" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "4 muxxor " "Found entity 4: muxxor" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "5 muxor " "Found entity 5: muxor" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "6 muxxor16 " "Found entity 6: muxxor16" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "7 muxor16 " "Found entity 7: muxor16" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "8 muxnot " "Found entity 8: muxnot" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "9 my1bithalfadder " "Found entity 9: my1bithalfadder" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "10 my1bitfulladder " "Found entity 10: my1bitfulladder" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "11 my8bitfulladder " "Found entity 11: my8bitfulladder" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "12 my16bitfulladder " "Found entity 12: my16bitfulladder" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "13 my8bitmux " "Found entity 13: my8bitmux" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "14 my16bitmux " "Found entity 14: my16bitmux" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "15 my8bitaddsub_gate " "Found entity 15: my8bitaddsub_gate" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "16 my16bitaddsub_gate " "Found entity 16: my16bitaddsub_gate" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""} { "Info" "ISGN_ENTITY_NAME" "17 multiply " "Found entity 17: multiply" {  } { { "alu.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668116523047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj1 " "Elaborating entity \"proj1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668116523121 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemAddr_IO proj1.v(10) " "Output port \"MemAddr_IO\" at proj1.v(10) has no driver" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668116523129 "|proj1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemD_IO proj1.v(11) " "Output port \"MemD_IO\" at proj1.v(11) has no driver" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668116523129 "|proj1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemRW_IO proj1.v(9) " "Output port \"MemRW_IO\" at proj1.v(9) has no driver" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668116523129 "|proj1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_ins " "Elaborating entity \"ram\" for hierarchy \"ram:ram_ins\"" {  } { { "proj1.v" "ram_ins" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "proj1.v" "data" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(53) " "Verilog HDL assignment warning at datapath.v(53): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(64) " "Verilog HDL assignment warning at datapath.v(64): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(65) " "Verilog HDL assignment warning at datapath.v(65): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MAR_next datapath.v(53) " "Verilog HDL Always Construct warning at datapath.v(53): inferring latch(es) for variable \"MAR_next\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[0\] datapath.v(53) " "Inferred latch for \"MAR_next\[0\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[1\] datapath.v(53) " "Inferred latch for \"MAR_next\[1\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[2\] datapath.v(53) " "Inferred latch for \"MAR_next\[2\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523140 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[3\] datapath.v(53) " "Inferred latch for \"MAR_next\[3\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523141 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[4\] datapath.v(53) " "Inferred latch for \"MAR_next\[4\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523141 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[5\] datapath.v(53) " "Inferred latch for \"MAR_next\[5\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523141 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[6\] datapath.v(53) " "Inferred latch for \"MAR_next\[6\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523141 "|proj1|datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_next\[7\] datapath.v(53) " "Inferred latch for \"MAR_next\[7\]\" at datapath.v(53)" {  } { { "datapath.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523141 "|proj1|datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers datapath:data\|registers:regs " "Elaborating entity \"registers\" for hierarchy \"datapath:data\|registers:regs\"" {  } { { "datapath.v" "regs" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zflag_reg proj1.v(80) " "Output port \"Zflag_reg\" at proj1.v(80) has no driver" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668116523147 "|proj1|datapath:data|registers:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data\|alu:arith " "Elaborating entity \"alu\" for hierarchy \"datapath:data\|alu:arith\"" {  } { { "datapath.v" "arith" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my16bitaddsub_gate datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi " "Elaborating entity \"my16bitaddsub_gate\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\"" {  } { { "alu.v" "subby_boi" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxnot datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|muxnot:n0 " "Elaborating entity \"muxnot\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|muxnot:n0\"" {  } { { "alu.v" "n0" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my1bitmux datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|muxnot:n0\|my1bitmux:mux5 " "Elaborating entity \"my1bitmux\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|muxnot:n0\|my1bitmux:mux5\"" {  } { { "alu.v" "mux5" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my16bitmux datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitmux:m0 " "Elaborating entity \"my16bitmux\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitmux:m0\"" {  } { { "alu.v" "m0" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my8bitmux datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitmux:m0\|my8bitmux:m100 " "Elaborating entity \"my8bitmux\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitmux:m0\|my8bitmux:m100\"" {  } { { "alu.v" "m100" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my16bitfulladder datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0 " "Elaborating entity \"my16bitfulladder\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\"" {  } { { "alu.v" "fa0" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my8bitfulladder datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1 " "Elaborating entity \"my8bitfulladder\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\"" {  } { { "alu.v" "a1" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my1bitfulladder datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0 " "Elaborating entity \"my1bitfulladder\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\"" {  } { { "alu.v" "a0" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my1bithalfadder datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|my1bithalfadder:m0 " "Elaborating entity \"my1bithalfadder\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|my1bithalfadder:m0\"" {  } { { "alu.v" "m0" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxxor datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|my1bithalfadder:m0\|muxxor:o1 " "Elaborating entity \"muxxor\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|my1bithalfadder:m0\|muxxor:o1\"" {  } { { "alu.v" "o1" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxand datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|my1bithalfadder:m0\|muxand:a1 " "Elaborating entity \"muxand\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|my1bithalfadder:m0\|muxand:a1\"" {  } { { "alu.v" "a1" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxor datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|muxor:O1 " "Elaborating entity \"muxor\" for hierarchy \"datapath:data\|alu:arith\|my16bitaddsub_gate:subby_boi\|my16bitfulladder:fa0\|my8bitfulladder:a1\|my1bitfulladder:a0\|muxor:O1\"" {  } { { "alu.v" "O1" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxxor16 datapath:data\|alu:arith\|muxxor16:muxy_boi " "Elaborating entity \"muxxor16\" for hierarchy \"datapath:data\|alu:arith\|muxxor16:muxy_boi\"" {  } { { "alu.v" "muxy_boi" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply datapath:data\|alu:arith\|multiply:multy_boi " "Elaborating entity \"multiply\" for hierarchy \"datapath:data\|alu:arith\|multiply:multy_boi\"" {  } { { "alu.v" "multy_boi" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:controller " "Elaborating entity \"ctr\" for hierarchy \"ctr:controller\"" {  } { { "proj1.v" "controller" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(44) " "Verilog HDL assignment warning at ctr.v(44): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523900 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(45) " "Verilog HDL assignment warning at ctr.v(45): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523900 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(46) " "Verilog HDL assignment warning at ctr.v(46): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(47) " "Verilog HDL assignment warning at ctr.v(47): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(48) " "Verilog HDL assignment warning at ctr.v(48): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(50) " "Verilog HDL assignment warning at ctr.v(50): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(53) " "Verilog HDL assignment warning at ctr.v(53): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(56) " "Verilog HDL assignment warning at ctr.v(56): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(57) " "Verilog HDL assignment warning at ctr.v(57): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523901 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(59) " "Verilog HDL assignment warning at ctr.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctr.v(61) " "Verilog HDL assignment warning at ctr.v(61): truncated value with size 32 to match size of target (1)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctr.v(63) " "Verilog HDL assignment warning at ctr.v(63): truncated value with size 32 to match size of target (2)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state ctr.v(44) " "Verilog HDL Always Construct warning at ctr.v(44): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10000 ctr.v(44) " "Inferred latch for \"next_state.10000\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01111 ctr.v(44) " "Inferred latch for \"next_state.01111\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01110 ctr.v(44) " "Inferred latch for \"next_state.01110\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523902 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01101 ctr.v(44) " "Inferred latch for \"next_state.01101\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01100 ctr.v(44) " "Inferred latch for \"next_state.01100\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01011 ctr.v(44) " "Inferred latch for \"next_state.01011\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01010 ctr.v(44) " "Inferred latch for \"next_state.01010\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01001 ctr.v(44) " "Inferred latch for \"next_state.01001\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01000 ctr.v(44) " "Inferred latch for \"next_state.01000\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 ctr.v(44) " "Inferred latch for \"next_state.00111\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00110 ctr.v(44) " "Inferred latch for \"next_state.00110\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00101 ctr.v(44) " "Inferred latch for \"next_state.00101\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523903 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 ctr.v(44) " "Inferred latch for \"next_state.00100\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523904 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00011 ctr.v(44) " "Inferred latch for \"next_state.00011\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523904 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00010 ctr.v(44) " "Inferred latch for \"next_state.00010\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523904 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 ctr.v(44) " "Inferred latch for \"next_state.00001\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523904 "|proj1|ctr:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00000 ctr.v(44) " "Inferred latch for \"next_state.00000\" at ctr.v(44)" {  } { { "ctr.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523904 "|proj1|ctr:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my8bitdivider ctr:controller\|my8bitdivider:div_bitch " "Elaborating entity \"my8bitdivider\" for hierarchy \"ctr:controller\|my8bitdivider:div_bitch\"" {  } { { "ctr.v" "div_bitch" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/ctr.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668116523906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused proj1.v(201) " "Verilog HDL or VHDL warning at proj1.v(201): object \"unused\" assigned a value but never read" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668116523911 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A proj1.v(217) " "Verilog HDL Always Construct warning at proj1.v(217): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523911 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B proj1.v(217) " "Verilog HDL Always Construct warning at proj1.v(217): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523911 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R proj1.v(222) " "Verilog HDL Always Construct warning at proj1.v(222): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523911 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_reg proj1.v(222) " "Verilog HDL Always Construct warning at proj1.v(222): variable \"B_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523911 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R proj1.v(226) " "Verilog HDL Always Construct warning at proj1.v(226): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_reg proj1.v(226) " "Verilog HDL Always Construct warning at proj1.v(226): variable \"B_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "O_temp proj1.v(228) " "Verilog HDL Always Construct warning at proj1.v(228): variable \"O_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C_out proj1.v(228) " "Verilog HDL Always Construct warning at proj1.v(228): variable \"C_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q proj1.v(228) " "Verilog HDL Always Construct warning at proj1.v(228): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "O_temp proj1.v(230) " "Verilog HDL Always Construct warning at proj1.v(230): variable \"O_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C_out proj1.v(230) " "Verilog HDL Always Construct warning at proj1.v(230): variable \"C_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668116523912 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_reg proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"A_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523913 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_reg proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"B_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523913 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523913 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523913 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523913 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_temp proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"A_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523913 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_temp proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"B_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S proj1.v(213) " "Verilog HDL Always Construct warning at proj1.v(213): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S proj1.v(213) " "Inferred latch for \"S\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[0\] proj1.v(213) " "Inferred latch for \"B_temp\[0\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[1\] proj1.v(213) " "Inferred latch for \"B_temp\[1\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[2\] proj1.v(213) " "Inferred latch for \"B_temp\[2\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[3\] proj1.v(213) " "Inferred latch for \"B_temp\[3\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[4\] proj1.v(213) " "Inferred latch for \"B_temp\[4\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[5\] proj1.v(213) " "Inferred latch for \"B_temp\[5\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523914 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[6\] proj1.v(213) " "Inferred latch for \"B_temp\[6\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[7\] proj1.v(213) " "Inferred latch for \"B_temp\[7\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[8\] proj1.v(213) " "Inferred latch for \"B_temp\[8\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[9\] proj1.v(213) " "Inferred latch for \"B_temp\[9\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[10\] proj1.v(213) " "Inferred latch for \"B_temp\[10\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[11\] proj1.v(213) " "Inferred latch for \"B_temp\[11\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[12\] proj1.v(213) " "Inferred latch for \"B_temp\[12\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[13\] proj1.v(213) " "Inferred latch for \"B_temp\[13\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523915 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[14\] proj1.v(213) " "Inferred latch for \"B_temp\[14\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_temp\[15\] proj1.v(213) " "Inferred latch for \"B_temp\[15\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[0\] proj1.v(213) " "Inferred latch for \"A_temp\[0\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[1\] proj1.v(213) " "Inferred latch for \"A_temp\[1\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[2\] proj1.v(213) " "Inferred latch for \"A_temp\[2\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[3\] proj1.v(213) " "Inferred latch for \"A_temp\[3\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[4\] proj1.v(213) " "Inferred latch for \"A_temp\[4\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523916 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[5\] proj1.v(213) " "Inferred latch for \"A_temp\[5\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[6\] proj1.v(213) " "Inferred latch for \"A_temp\[6\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[7\] proj1.v(213) " "Inferred latch for \"A_temp\[7\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[8\] proj1.v(213) " "Inferred latch for \"A_temp\[8\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[9\] proj1.v(213) " "Inferred latch for \"A_temp\[9\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[10\] proj1.v(213) " "Inferred latch for \"A_temp\[10\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[11\] proj1.v(213) " "Inferred latch for \"A_temp\[11\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[12\] proj1.v(213) " "Inferred latch for \"A_temp\[12\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[13\] proj1.v(213) " "Inferred latch for \"A_temp\[13\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523917 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[14\] proj1.v(213) " "Inferred latch for \"A_temp\[14\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_temp\[15\] proj1.v(213) " "Inferred latch for \"A_temp\[15\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done proj1.v(213) " "Inferred latch for \"Done\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] proj1.v(213) " "Inferred latch for \"Q\[0\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] proj1.v(213) " "Inferred latch for \"Q\[1\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] proj1.v(213) " "Inferred latch for \"Q\[2\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] proj1.v(213) " "Inferred latch for \"Q\[3\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] proj1.v(213) " "Inferred latch for \"Q\[4\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] proj1.v(213) " "Inferred latch for \"Q\[5\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] proj1.v(213) " "Inferred latch for \"Q\[6\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] proj1.v(213) " "Inferred latch for \"Q\[7\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] proj1.v(213) " "Inferred latch for \"Q\[8\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523918 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] proj1.v(213) " "Inferred latch for \"Q\[9\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] proj1.v(213) " "Inferred latch for \"Q\[10\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] proj1.v(213) " "Inferred latch for \"Q\[11\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] proj1.v(213) " "Inferred latch for \"Q\[12\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] proj1.v(213) " "Inferred latch for \"Q\[13\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] proj1.v(213) " "Inferred latch for \"Q\[14\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] proj1.v(213) " "Inferred latch for \"Q\[15\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] proj1.v(213) " "Inferred latch for \"R\[0\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523919 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] proj1.v(213) " "Inferred latch for \"R\[1\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] proj1.v(213) " "Inferred latch for \"R\[2\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] proj1.v(213) " "Inferred latch for \"R\[3\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] proj1.v(213) " "Inferred latch for \"R\[4\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] proj1.v(213) " "Inferred latch for \"R\[5\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] proj1.v(213) " "Inferred latch for \"R\[6\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] proj1.v(213) " "Inferred latch for \"R\[7\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] proj1.v(213) " "Inferred latch for \"R\[8\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523920 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] proj1.v(213) " "Inferred latch for \"R\[9\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] proj1.v(213) " "Inferred latch for \"R\[10\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] proj1.v(213) " "Inferred latch for \"R\[11\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] proj1.v(213) " "Inferred latch for \"R\[12\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] proj1.v(213) " "Inferred latch for \"R\[13\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] proj1.v(213) " "Inferred latch for \"R\[14\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] proj1.v(213) " "Inferred latch for \"R\[15\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[0\] proj1.v(213) " "Inferred latch for \"B_reg\[0\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[1\] proj1.v(213) " "Inferred latch for \"B_reg\[1\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[2\] proj1.v(213) " "Inferred latch for \"B_reg\[2\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[3\] proj1.v(213) " "Inferred latch for \"B_reg\[3\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[4\] proj1.v(213) " "Inferred latch for \"B_reg\[4\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[5\] proj1.v(213) " "Inferred latch for \"B_reg\[5\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523921 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[6\] proj1.v(213) " "Inferred latch for \"B_reg\[6\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[7\] proj1.v(213) " "Inferred latch for \"B_reg\[7\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[8\] proj1.v(213) " "Inferred latch for \"B_reg\[8\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[9\] proj1.v(213) " "Inferred latch for \"B_reg\[9\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[10\] proj1.v(213) " "Inferred latch for \"B_reg\[10\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[11\] proj1.v(213) " "Inferred latch for \"B_reg\[11\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[12\] proj1.v(213) " "Inferred latch for \"B_reg\[12\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[13\] proj1.v(213) " "Inferred latch for \"B_reg\[13\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[14\] proj1.v(213) " "Inferred latch for \"B_reg\[14\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[15\] proj1.v(213) " "Inferred latch for \"B_reg\[15\]\" at proj1.v(213)" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668116523922 "|proj1|ctr:controller|my8bitdivider:div_bitch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemRW_IO GND " "Pin \"MemRW_IO\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemRW_IO"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[0\] GND " "Pin \"MemAddr_IO\[0\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[1\] GND " "Pin \"MemAddr_IO\[1\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[2\] GND " "Pin \"MemAddr_IO\[2\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[3\] GND " "Pin \"MemAddr_IO\[3\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[4\] GND " "Pin \"MemAddr_IO\[4\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[5\] GND " "Pin \"MemAddr_IO\[5\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[6\] GND " "Pin \"MemAddr_IO\[6\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemAddr_IO\[7\] GND " "Pin \"MemAddr_IO\[7\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemAddr_IO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[0\] GND " "Pin \"MemD_IO\[0\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[1\] GND " "Pin \"MemD_IO\[1\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[2\] GND " "Pin \"MemD_IO\[2\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[3\] GND " "Pin \"MemD_IO\[3\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[4\] GND " "Pin \"MemD_IO\[4\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[5\] GND " "Pin \"MemD_IO\[5\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[6\] GND " "Pin \"MemD_IO\[6\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[7\] GND " "Pin \"MemD_IO\[7\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[8\] GND " "Pin \"MemD_IO\[8\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[9\] GND " "Pin \"MemD_IO\[9\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[10\] GND " "Pin \"MemD_IO\[10\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[11\] GND " "Pin \"MemD_IO\[11\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[12\] GND " "Pin \"MemD_IO\[12\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[13\] GND " "Pin \"MemD_IO\[13\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[14\] GND " "Pin \"MemD_IO\[14\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD_IO\[15\] GND " "Pin \"MemD_IO\[15\]\" is stuck at GND" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668116526138 "|proj1|MemD_IO[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668116526138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1668116526169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668116526955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668116526955 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668116527069 "|proj1|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "proj1.v" "" { Text "C:/Users/Calvin/Documents/ECE310/Project 1/proj1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668116527069 "|proj1|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1668116527069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668116527072 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668116527072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668116527072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668116527115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 16:42:07 2022 " "Processing ended: Thu Nov 10 16:42:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668116527115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668116527115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668116527115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668116527115 ""}
