@inproceedings{DBLP:conf/isca/AnantaramanSPRM03,
  author    = {Aravindh Anantaraman and
               Kiran Seth and
               Kaustubh Patil and
               Eric Rotenberg and
               Frank Mueller},
  title     = {Virtual Simple Architecture {(VISA):} Exceeding the Complexity Limit
               in Safe Real-Time Systems},
  booktitle = {{ISCA}},
  pages     = {350--361},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/BalasubramonianDA03,
  author    = {Rajeev Balasubramonian and
               Sandhya Dwarkadas and
               David H. Albonesi},
  title     = {Dynamically Managing the Communication-Parallelism Trade-off in Future
               Clustered Processors},
  booktitle = {{ISCA}},
  pages     = {275--286},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/BhargavaJ03,
  author    = {Ravi Bhargava and
               Lizy Kurian John},
  title     = {Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors},
  booktitle = {{ISCA}},
  pages     = {264--274},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/BuyuktosunogluKAB03,
  author    = {Alper Buyuktosunoglu and
               Tejas Karkhanis and
               David H. Albonesi and
               Pradip Bose},
  title     = {Energy Efficient Co-Adaptive Instruction Fetch and Issue},
  booktitle = {{ISCA}},
  pages     = {147--156},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/ChenO03,
  author    = {Michael K. Chen and
               Kunle Olukotun},
  title     = {The Jrpm System for Dynamically Parallelizing Java Programs},
  booktitle = {{ISCA}},
  pages     = {434--445},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/Citron03,
  author    = {Daniel Citron},
  title     = {MisSPECulation: Partial and Misleading Use of {SPEC} {CPU2000} in
               Computer Architecture Conferences},
  booktitle = {{ISCA}},
  pages     = {52--59},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/CorlissLR03,
  author    = {Marc L. Corliss and
               E. Christopher Lewis and
               Amir Roth},
  title     = {{DISE:} {A} Programmable Macro Engine for Customizing Applications},
  booktitle = {{ISCA}},
  pages     = {362--373},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/Cvetanovic03,
  author    = {Zarka Cvetanovic},
  title     = {Performance Analysis of the Alpha 21364-BAsed {HP} {GS1280} Multiprocessor},
  booktitle = {{ISCA}},
  pages     = {218--228},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/ErnstHA03,
  author    = {Dan Ernst and
               Andrew Hamel and
               Todd M. Austin},
  title     = {Cyclone: {A} Broadcast-Free Dynamic Instruction Scheduler with Selective
               Replay},
  booktitle = {{ISCA}},
  pages     = {253--262},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/GomaaSPV03,
  author    = {Mohamed A. Gomaa and
               Chad Scarbrough and
               Irith Pomeranz and
               T. N. Vijaykumar},
  title     = {Transient-Fault Recovery for Chip Multiprocessors},
  booktitle = {{ISCA}},
  pages     = {98--109},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/GurumurthiSKF03,
  author    = {Sudhanva Gurumurthi and
               Anand Sivasubramaniam and
               Mahmut T. Kandemir and
               Hubertus Franke},
  title     = {{DRPM:} Dynamic Speed Control for Power Mangagement in Server Class
               Disks},
  booktitle = {{ISCA}},
  pages     = {169--179},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/HasanCV03,
  author    = {Jahangir Hasan and
               Satish Chandra and
               T. N. Vijaykumar},
  title     = {Efficient Use of Memory Bandwidth to Improve Network Processor Throughput},
  booktitle = {{ISCA}},
  pages     = {300--311},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/HuangRT03,
  author    = {Michael C. Huang and
               Jose Renau and
               Josep Torrellas},
  title     = {Positional Adaptation of Processors: Application to Energy Reduction},
  booktitle = {{ISCA}},
  pages     = {157--168},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/KimL03,
  author    = {Ilhyun Kim and
               Mikko H. Lipasti},
  title     = {Half-Price Architecture},
  booktitle = {{ISCA}},
  pages     = {28--38},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/KozyrakisP03,
  author    = {Christoforos E. Kozyrakis and
               David A. Patterson},
  title     = {Overcoming the Limitations of Conventional Vector Processors},
  booktitle = {{ISCA}},
  pages     = {399--409},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/MagklisSSAD03,
  author    = {Grigorios Magklis and
               Michael L. Scott and
               Greg Semeraro and
               David H. Albonesi and
               Steve Dropsho},
  title     = {Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple
               Clock Domain Microprocessor},
  booktitle = {{ISCA}},
  pages     = {14--25},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/MartinHSHW03,
  author    = {Milo M. K. Martin and
               Pacia J. Harper and
               Daniel J. Sorin and
               Mark D. Hill and
               David A. Wood},
  title     = {Using Destination-Set Prediction to Improve the Latency/Bandwidth
               Tradeoff in Shared-Memory Multiprocessors},
  booktitle = {{ISCA}},
  pages     = {206--217},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/MartinHW03,
  author    = {Milo M. K. Martin and
               Mark D. Hill and
               David A. Wood},
  title     = {Token Coherence: Decoupling Performance and Correctness},
  booktitle = {{ISCA}},
  pages     = {182--193},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/OberoiS03,
  author    = {Paramjit S. Oberoi and
               Gurindar S. Sohi},
  title     = {Parallelism in the Front-End},
  booktitle = {{ISCA}},
  pages     = {230--240},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/OskinCCK03,
  author    = {Mark Oskin and
               Frederic T. Chong and
               Isaac L. Chuang and
               John Kubiatowicz},
  title     = {Building Quantum Wires: The Long and the Short of It},
  booktitle = {{ISCA}},
  pages     = {374--385},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/ParkFV03,
  author    = {Il Park and
               Babak Falsafi and
               T. N. Vijaykumar},
  title     = {Iimplicitly-Multithreaded Processors},
  booktitle = {{ISCA}},
  pages     = {39--50},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/PowellV03,
  author    = {Michael D. Powell and
               T. N. Vijaykumar},
  title     = {Pipeline Damping: {A} Microarchitectural Technique to Reduce Inductive
               Noise in Supply Voltage},
  booktitle = {{ISCA}},
  pages     = {72--83},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/PrvulovicT03,
  author    = {Milos Prvulovic and
               Josep Torrellas},
  title     = {ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races
               in Multithreaded Codes},
  booktitle = {{ISCA}},
  pages     = {110--121},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SankaralingamNLKHBKM03,
  author    = {Karthikeyan Sankaralingam and
               Ramadass Nagarajan and
               Haiming Liu and
               Changkyu Kim and
               Jaehyuk Huh and
               Doug Burger and
               Stephen W. Keckler and
               Charles R. Moore},
  title     = {Exploiting ILP, {TLP} and {DLP} with the Polymorphous {TRIPS} Architecture},
  booktitle = {{ISCA}},
  pages     = {422--433},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SeznecF03,
  author    = {Andr{\'{e}} Seznec and
               Antony Fraboulet},
  title     = {Effective ahead Pipelining of Instruction Block Address Generation},
  booktitle = {{ISCA}},
  pages     = {241--252},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SherwoodSC03,
  author    = {Timothy Sherwood and
               Suleyman Sair and
               Brad Calder},
  title     = {Phase Tracking and Prediction},
  booktitle = {{ISCA}},
  pages     = {336--347},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SherwoodVC03,
  author    = {Timothy Sherwood and
               George Varghese and
               Brad Calder},
  title     = {A Pipelined Memory Architecture for High Throughput Network Processors},
  booktitle = {{ISCA}},
  pages     = {288--299},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SinghDGT03,
  author    = {Arjun Singh and
               William J. Dally and
               Amit K. Gupta and
               Brian Towles},
  title     = {{GOAL:} {A} Load-Balanced Adaptive Routing Algorithm for Torus Networks},
  booktitle = {{ISCA}},
  pages     = {194--205},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SkadronSHVST03,
  author    = {Kevin Skadron and
               Mircea R. Stan and
               Wei Huang and
               Sivakumar Velusamy and
               Karthik Sankaranarayanan and
               David Tarjan},
  title     = {Temperature-Aware Microarchitecture},
  booktitle = {{ISCA}},
  pages     = {2--13},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/SuhKCSF03,
  author    = {Jinwoo Suh and
               Eun{-}Gyu Kim and
               Stephen P. Crago and
               Lakshmi Srinivasan and
               Matthew C. French},
  title     = {A Performance Analysis of PIM, Stream Processing, and Tiled Processing
               on Memory-Intensive Signal Processing Kernels},
  booktitle = {{ISCA}},
  pages     = {410--419},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/ThomasFWS03,
  author    = {Renju Thomas and
               Manoj Franklin and
               Chris Wilkerson and
               Jared Stark},
  title     = {Improving Branch Prediction by Dynamic Dataflow-Based Identification
               of Correlated Branches from a Large Global History},
  booktitle = {{ISCA}},
  pages     = {314--323},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/TsengA03,
  author    = {Jessica H. Tseng and
               Krste Asanovic},
  title     = {Banked Multiported Register Files for High-Frequency Superscalar Microprocessors},
  booktitle = {{ISCA}},
  pages     = {62--71},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/WangBRMW03,
  author    = {Zhenlin Wang and
               Doug Burger and
               Steven K. Reinhardt and
               Kathryn S. McKinley and
               Charles C. Weems},
  title     = {Guided Region Prefetching: {A} Cooperative Hardware/Software Approach},
  booktitle = {{ISCA}},
  pages     = {388--398},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/WunderlichWFH03,
  author    = {Roland E. Wunderlich and
               Thomas F. Wenisch and
               Babak Falsafi and
               James C. Hoe},
  title     = {{SMARTS:} Accelerating Microarchitecture Simulation via Rigorous Statistical
               Sampling},
  booktitle = {{ISCA}},
  pages     = {84--95},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/XuBH03,
  author    = {Min Xu and
               Rastislav Bod{\'{\i}}k and
               Mark D. Hill},
  title     = {A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic
               Replay},
  booktitle = {{ISCA}},
  pages     = {122--133},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/ZhangVN03,
  author    = {Chuanjun Zhang and
               Frank Vahid and
               Walid A. Najjar},
  title     = {A Highly-Configurable Cache Architecture for Embedded Systems},
  booktitle = {{ISCA}},
  pages     = {136--146},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@inproceedings{DBLP:conf/isca/ZhouFC03,
  author    = {Huiyang Zhou and
               Jill Flanagan and
               Thomas M. Conte},
  title     = {Detecting Global Stride Locality in Value Streams},
  booktitle = {{ISCA}},
  pages     = {324--335},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

@proceedings{DBLP:conf/isca/2003,
  editor    = {Allan Gottlieb and
               Kai Li},
  title     = {30th International Symposium on Computer Architecture {(ISCA} 2003),
               9-11 June 2003, San Diego, California, {USA}},
  publisher = {{IEEE} Computer Society},
  year      = {2003}
}

