
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004039                       # Number of seconds simulated
sim_ticks                                  4038867261                       # Number of ticks simulated
final_tick                               531031305873                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337474                       # Simulator instruction rate (inst/s)
host_op_rate                                   426633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 337399                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922364                       # Number of bytes of host memory used
host_seconds                                 11970.61                       # Real time elapsed on the host
sim_insts                                  4039768790                       # Number of instructions simulated
sim_ops                                    5107052597                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       584960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       239744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       174592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       370688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1390720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       394112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            394112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4570                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1873                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1364                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2896                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10865                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3079                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3079                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1267682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    144832688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1394450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59359217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1204298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     43227962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1267682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     91780189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               344334169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1267682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1394450                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1204298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1267682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5134113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          97579835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               97579835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          97579835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1267682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    144832688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1394450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59359217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1204298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     43227962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1267682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     91780189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              441914003                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 9685534                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3145806                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552022                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214602                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1297319                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235631                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334647                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9256                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3293876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17332412                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3145806                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570278                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1129043                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        814163                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621968                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8675896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.463296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5017569     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229309      2.64%     60.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          258862      2.98%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          475423      5.48%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214463      2.47%     71.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329086      3.79%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180182      2.08%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154392      1.78%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1816610     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8675896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.324794                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.789515                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475783                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       765900                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490695                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        36109                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        907408                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535394                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2105                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20636635                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4982                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        907408                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666395                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         171100                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       330872                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331747                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       268369                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19824194                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5801                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        143134                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2309                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27762115                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92343266                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92343266                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060664                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10701415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4217                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2554                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           683193                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13601                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       345615                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18622916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14990187                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29921                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6295144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18843741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          840                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8675896                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727797                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.914072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3177776     36.63%     36.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1784199     20.57%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1244955     14.35%     71.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       850266      9.80%     81.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       698900      8.06%     89.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382492      4.41%     93.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377726      4.35%     98.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        85792      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73790      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8675896                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108791     77.23%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15080     10.71%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16990     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12500384     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212398      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1494967      9.97%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       780788      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14990187                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.547688                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             140862                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009397                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38827051                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24922417                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14555931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15131049                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29523                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724464                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239446                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        907408                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          69055                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9805                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18627130                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849804                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944663                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2530                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249936                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14706448                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1394005                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283737                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145838                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081764                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            751833                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.518393                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14567215                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14555931                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9529246                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26738112                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.502853                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356392                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6345495                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217359                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7768488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580963                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.146467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3210756     41.33%     41.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049266     26.38%     67.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839857     10.81%     78.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419920      5.41%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430340      5.54%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169712      2.18%     91.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       185390      2.39%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95284      1.23%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367963      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7768488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125340                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064717                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249907                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367963                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26027543                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38162615                       # The number of ROB writes
system.switch_cpus0.timesIdled                   6439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1009638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.968553                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.968553                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.032468                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.032468                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66116063                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20127593                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19086949                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9685534                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3475148                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2830612                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       229829                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1416996                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1348462                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          370658                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10066                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3577423                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18981138                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3475148                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1719120                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3976758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1241326                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        668908                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1755222                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9231262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.363600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5254504     56.92%     56.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          277598      3.01%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          288937      3.13%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          455935      4.94%     68.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215264      2.33%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304752      3.30%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          205471      2.23%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151693      1.64%     77.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         2077108     22.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9231262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358798                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.959741                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3767172                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       619866                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3805753                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31582                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1006883                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       590155                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      22683741                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4643                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1006883                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3956675                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         114748                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       259351                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3645773                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       247826                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21871089                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        143305                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        73426                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     30618561                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    101969492                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    101969492                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18678100                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11940332                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3751                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1915                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           649478                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2038440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1052942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10897                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349122                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          20502492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16277446                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29065                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      7071583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     21838846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9231262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763296                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928631                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3282568     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1972887     21.37%     56.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1292056     14.00%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       867574      9.40%     80.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       796584      8.63%     88.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       444654      4.82%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       401265      4.35%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88863      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        84811      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9231262                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         122823     77.72%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17883     11.32%     89.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17322     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13583377     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       216595      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1836      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1613968      9.92%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       861670      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16277446                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680594                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             158028                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009708                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41973246                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     27577976                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15812528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16435474                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        23073                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       816205                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       279382                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1006883                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          69330                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13431                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     20506272                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2038440                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1052942                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1910                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       137519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       267702                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15982752                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1506494                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       294693                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2336933                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2271693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            830439                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.650167                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15824623                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15812528                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         10384008                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         29520028                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.632592                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351761                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10883989                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13400602                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      7105606                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3742                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       231849                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8224379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167506                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3224362     39.20%     39.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2293947     27.89%     67.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       911732     11.09%     78.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456681      5.55%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       422164      5.13%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       191852      2.33%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       208457      2.53%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       106982      1.30%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       408202      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8224379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10883989                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13400602                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1995778                       # Number of memory references committed
system.switch_cpus1.commit.loads              1222229                       # Number of loads committed
system.switch_cpus1.commit.membars               1864                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1934937                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12071983                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       276292                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       408202                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            28322203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           42020506                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 454272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10883989                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13400602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10883989                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.889888                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889888                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.123737                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.123737                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        71758629                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21925005                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20879107                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9685534                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3459019                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2816389                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       234368                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1420480                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1347953                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          365405                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10462                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3628086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18880037                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3459019                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1713358                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4186634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1202312                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        812315                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1777741                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9592916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.433762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.302136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5406282     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          437386      4.56%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          431818      4.50%     65.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          537448      5.60%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          164799      1.72%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          211737      2.21%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          174741      1.82%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          162455      1.69%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2066250     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9592916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.357133                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.949303                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3804837                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       782674                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4002347                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        37549                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        965505                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       586719                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22502389                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1936                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        965505                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3976616                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          54703                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       529784                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3865803                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       200502                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21733924                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        124037                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        53749                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     30526811                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    101259858                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    101259858                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18962954                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11563817                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4066                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2180                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           549087                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2009406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1042644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9465                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       343082                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          20426975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4078                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16465947                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        34665                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6795886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20497388                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9592916                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.716469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.904976                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3591312     37.44%     37.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1929864     20.12%     57.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1302019     13.57%     71.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       899895      9.38%     80.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       890186      9.28%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       427136      4.45%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       409074      4.26%     98.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65948      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77482      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9592916                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         104966     76.13%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16724     12.13%     88.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16180     11.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13761815     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       206117      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1881      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1631870      9.91%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       864264      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16465947                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700056                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             137870                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     42697343                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     27227065                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16004672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16603817                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19585                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       772059                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       257016                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        965505                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          30381                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4822                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     20431058                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2009406                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1042644                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2164                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3759                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       142175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       131358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       273533                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16180199                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1521583                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       285746                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2357607                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2311353                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            836024                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.670553                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16023290                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16004672                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10391015                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         29319461                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652431                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354407                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11030216                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13596619                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6834454                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       236087                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8627411                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.575979                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.144380                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3570529     41.39%     41.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2277946     26.40%     67.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       926196     10.74%     78.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       503671      5.84%     84.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       442601      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       181157      2.10%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       202453      2.35%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       118503      1.37%     95.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       404355      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8627411                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11030216                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13596619                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2022972                       # Number of memory references committed
system.switch_cpus2.commit.loads              1237344                       # Number of loads committed
system.switch_cpus2.commit.membars               1910                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1973023                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12239725                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       281026                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       404355                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            28653947                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           41828605                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  92618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11030216                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13596619                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11030216                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878091                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878091                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138834                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138834                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        72627173                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22249988                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20792242                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3840                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 9685534                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3223515                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2624709                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216218                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1336371                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1249012                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          340438                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9575                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3218862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17814432                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3223515                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1589450                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3920483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1162848                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        946239                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1575293                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        90646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9028097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.441184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.285423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5107614     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          343207      3.80%     60.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          279737      3.10%     63.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          672856      7.45%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          179695      1.99%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          242235      2.68%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167934      1.86%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           98115      1.09%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1936704     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9028097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.332817                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.839282                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3359838                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       931912                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3770045                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24125                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        942167                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       548669                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21340538                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1680                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        942167                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3605863                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         127326                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       447099                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3543088                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       362545                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20586695                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          412                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        145411                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       117685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28780522                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     96129746                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     96129746                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17668855                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11111642                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4415                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2682                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1013042                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1935322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1005709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20071                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       390892                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19438626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15426806                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31989                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6685855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20580641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          893                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9028097                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.708755                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.888625                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3330583     36.89%     36.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1864240     20.65%     57.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1243940     13.78%     71.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       904404     10.02%     81.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       779292      8.63%     89.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       411620      4.56%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       348048      3.86%     98.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        69842      0.77%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76128      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9028097                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          91676     69.82%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20066     15.28%     85.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19567     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12823096     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       215471      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1722      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1543358     10.00%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       843159      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15426806                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.592768                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             131310                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008512                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40045007                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26129104                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15032395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15558116                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        59221                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       764538                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          408                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       254970                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        942167                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          73381                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8718                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19443048                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1935322                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1005709                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2661                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       254156                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15183536                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1445584                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       243269                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2268770                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2138990                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            823186                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.567651                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15042812                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15032395                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9778318                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27780658                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.552046                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351983                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10355171                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12727325                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6715825                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       219825                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8085930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.574009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.127320                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3309571     40.93%     40.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2160648     26.72%     67.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       871487     10.78%     78.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       502598      6.22%     84.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       402493      4.98%     89.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       169675      2.10%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       200104      2.47%     94.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        97894      1.21%     95.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371460      4.59%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8085930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10355171                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12727325                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1921520                       # Number of memory references committed
system.switch_cpus3.commit.loads              1170781                       # Number of loads committed
system.switch_cpus3.commit.membars               1750                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1825534                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11471344                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259459                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371460                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            27157438                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39829086                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 657437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10355171                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12727325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10355171                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.935333                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.935333                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.069138                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.069138                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68317772                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20757291                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19679191                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3520                       # number of misc regfile writes
system.l20.replacements                          4613                       # number of replacements
system.l20.tagsinuse                      1023.085715                       # Cycle average of tags in use
system.l20.total_refs                           18749                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5637                       # Sample count of references to valid blocks.
system.l20.avg_refs                          3.326060                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.310728                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.707796                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   737.208612                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           267.858578                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009480                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.719930                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.261581                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999107                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2962                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2966                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             851                       # number of Writeback hits
system.l20.Writeback_hits::total                  851                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3010                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3014                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3010                       # number of overall hits
system.l20.overall_hits::total                   3014                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4556                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4596                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           14                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 14                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4570                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4610                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4570                       # number of overall misses
system.l20.overall_misses::total                 4610                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     10876569                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    776991424                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      787867993                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2910608                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2910608                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     10876569                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    779902032                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       790778601                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     10876569                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    779902032                       # number of overall miss cycles
system.l20.overall_miss_latency::total      790778601                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7518                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7562                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          851                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              851                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7580                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7624                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7580                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7624                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.606012                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.607776                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.225806                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.225806                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.602902                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.604669                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.602902                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.604669                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 271914.225000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170542.454785                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171424.715622                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 207900.571429                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 207900.571429                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 271914.225000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170656.899781                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171535.488286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 271914.225000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170656.899781                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171535.488286                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 570                       # number of writebacks
system.l20.writebacks::total                      570                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4556                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4596                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           14                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            14                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4570                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4610                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4570                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4610                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     10421984                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    725108922                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    735530906                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      2748017                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      2748017                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     10421984                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    727856939                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    738278923                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     10421984                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    727856939                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    738278923                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.606012                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.607776                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.225806                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.225806                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.602902                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.604669                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.602902                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.604669                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 260549.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159154.723881                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 160037.185814                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 196286.928571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 196286.928571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 260549.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159268.476805                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 160147.271800                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 260549.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159268.476805                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 160147.271800                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1920                       # number of replacements
system.l21.tagsinuse                      1022.930757                       # Cycle average of tags in use
system.l21.total_refs                           50040                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2944                       # Sample count of references to valid blocks.
system.l21.avg_refs                         16.997283                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.071433                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.971007                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   586.929316                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           408.959002                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010812                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.015597                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.573173                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.399374                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998956                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2812                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2814                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             992                       # number of Writeback hits
system.l21.Writeback_hits::total                  992                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2868                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2870                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2868                       # number of overall hits
system.l21.overall_hits::total                   2870                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1874                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1918                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1874                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1918                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1874                       # number of overall misses
system.l21.overall_misses::total                 1918                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     15616318                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    279727372                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      295343690                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     15616318                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    279727372                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       295343690                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     15616318                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    279727372                       # number of overall miss cycles
system.l21.overall_miss_latency::total      295343690                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4686                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4732                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          992                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              992                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4742                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4788                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4742                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4788                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.399915                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.405325                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.395192                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.400585                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.395192                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.400585                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 354916.318182                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 149267.541089                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153985.239833                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 354916.318182                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 149267.541089                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153985.239833                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 354916.318182                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 149267.541089                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153985.239833                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 656                       # number of writebacks
system.l21.writebacks::total                      656                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1873                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1917                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1873                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1917                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1873                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1917                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     15102798                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    257284272                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    272387070                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     15102798                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    257284272                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    272387070                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     15102798                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    257284272                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    272387070                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.399701                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.405114                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.394981                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.400376                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.394981                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.400376                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 343245.409091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 137364.800854                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142090.281690                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 343245.409091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 137364.800854                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142090.281690                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 343245.409091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 137364.800854                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142090.281690                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1405                       # number of replacements
system.l22.tagsinuse                      1023.054452                       # Cycle average of tags in use
system.l22.total_refs                           62497                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2429                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.729518                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.026842                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.998152                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   484.750865                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           508.278592                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010768                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.018553                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.473390                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.496366                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999077                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2815                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2816                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             914                       # number of Writeback hits
system.l22.Writeback_hits::total                  914                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2856                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2857                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2856                       # number of overall hits
system.l22.overall_hits::total                   2857                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1364                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1402                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1364                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1402                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1364                       # number of overall misses
system.l22.overall_misses::total                 1402                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19523367                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    219850195                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      239373562                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19523367                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    219850195                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       239373562                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19523367                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    219850195                       # number of overall miss cycles
system.l22.overall_miss_latency::total      239373562                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4179                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4218                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          914                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              914                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4220                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4259                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4220                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4259                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.326394                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.332385                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.323223                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.329185                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.323223                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.329185                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 513772.815789                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161180.494868                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170737.205421                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 513772.815789                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161180.494868                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170737.205421                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 513772.815789                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161180.494868                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170737.205421                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 559                       # number of writebacks
system.l22.writebacks::total                      559                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1364                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1402                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1364                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1402                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1364                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1402                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19092024                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    204316115                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    223408139                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19092024                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    204316115                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    223408139                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19092024                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    204316115                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    223408139                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.326394                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.332385                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.323223                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.329185                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.323223                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.329185                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 502421.684211                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149791.873167                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159349.599857                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 502421.684211                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149791.873167                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159349.599857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 502421.684211                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149791.873167                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159349.599857                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2938                       # number of replacements
system.l23.tagsinuse                      1023.004636                       # Cycle average of tags in use
system.l23.total_refs                           33899                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3961                       # Sample count of references to valid blocks.
system.l23.avg_refs                          8.558192                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.438763                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.609184                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   714.857863                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           283.098826                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016053                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008407                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.698103                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.276464                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999028                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2987                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2988                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1921                       # number of Writeback hits
system.l23.Writeback_hits::total                 1921                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3043                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3044                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3043                       # number of overall hits
system.l23.overall_hits::total                   3044                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2894                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2934                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2896                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2936                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2896                       # number of overall misses
system.l23.overall_misses::total                 2936                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     16105442                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    446896631                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      463002073                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       280864                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       280864                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     16105442                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    447177495                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       463282937                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     16105442                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    447177495                       # number of overall miss cycles
system.l23.overall_miss_latency::total      463282937                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5881                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5922                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1921                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1921                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           58                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               58                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5939                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5980                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5939                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5980                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.492093                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.495441                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.034483                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.034483                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.487624                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.490970                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.487624                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.490970                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 402636.050000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 154421.779889                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 157805.750852                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       140432                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       140432                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 402636.050000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 154412.118439                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 157793.915872                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 402636.050000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 154412.118439                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 157793.915872                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1294                       # number of writebacks
system.l23.writebacks::total                     1294                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2894                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2934                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2896                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2936                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2896                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2936                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     15649707                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    413833699                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    429483406                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       257604                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       257604                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     15649707                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    414091303                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    429741010                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     15649707                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    414091303                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    429741010                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.492093                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.495441                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.034483                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.487624                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.490970                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.487624                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.490970                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 391242.675000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142997.131652                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 146381.528971                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       128802                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       128802                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 391242.675000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142987.328384                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 146369.553815                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 391242.675000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142987.328384                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 146369.553815                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.624568                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630631                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1941144.633721                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.624568                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066706                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.823116                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621904                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621904                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621904                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621904                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621904                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621904                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16466826                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16466826                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16466826                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16466826                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16466826                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16466826                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621968                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621968                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621968                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621968                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257294.156250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257294.156250                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257294.156250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257294.156250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257294.156250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257294.156250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     11086642                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11086642                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     11086642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11086642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     11086642                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11086642                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251969.136364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251969.136364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251969.136364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251969.136364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251969.136364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251969.136364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7580                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580794                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7836                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21003.164114                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.614845                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.385155                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889120                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110880                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085932                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701574                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701574                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2461                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2461                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787506                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15685                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          208                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15893                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15893                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15893                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15893                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1781736963                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1781736963                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11104681                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11104681                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1792841644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1792841644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1792841644                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1792841644                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803399                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803399                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803399                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803399                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014238                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014238                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000296                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113594.960982                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113594.960982                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 53387.889423                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53387.889423                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112806.999560                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112806.999560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112806.999560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112806.999560                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          851                       # number of writebacks
system.cpu0.dcache.writebacks::total              851                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8167                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          146                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8313                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8313                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7518                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7518                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7580                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7580                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    806797674                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    806797674                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4169382                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4169382                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    810967056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    810967056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    810967056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    810967056                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107315.466081                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107315.466081                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67248.096774                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67248.096774                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106987.738259                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106987.738259                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106987.738259                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106987.738259                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.033028                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999780416                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1968071.685039                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.033028                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067361                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807745                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1755158                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1755158                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1755158                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1755158                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1755158                       # number of overall hits
system.cpu1.icache.overall_hits::total        1755158                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     22911242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22911242                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     22911242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22911242                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     22911242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22911242                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1755222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1755222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1755222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1755222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1755222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1755222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 357988.156250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 357988.156250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 357988.156250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 357988.156250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 357988.156250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 357988.156250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     15735681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15735681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     15735681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15735681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     15735681                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15735681                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 342080.021739                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 342080.021739                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 342080.021739                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 342080.021739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 342080.021739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 342080.021739                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4742                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153198296                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4998                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30651.919968                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.854190                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.145810                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878337                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121663                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1179548                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1179548                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       769617                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        769617                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1866                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1864                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1949165                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1949165                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1949165                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1949165                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11937                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          180                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          180                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12117                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12117                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1079680753                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1079680753                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5607723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5607723                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1085288476                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1085288476                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1085288476                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1085288476                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1191485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1191485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       769797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       769797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1961282                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1961282                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1961282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1961282                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010019                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010019                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006178                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006178                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006178                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006178                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 90448.249393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90448.249393                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31154.016667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31154.016667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89567.423950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89567.423950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89567.423950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89567.423950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          992                       # number of writebacks
system.cpu1.dcache.writebacks::total              992                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7251                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7375                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7375                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7375                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7375                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4686                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    305058434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    305058434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1178801                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1178801                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    306237235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    306237235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    306237235                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    306237235                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002418                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65099.964575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65099.964575                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21050.017857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21050.017857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 64579.762758                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64579.762758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 64579.762758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64579.762758                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.133301                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003093257                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1978487.686391                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.133301                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057906                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807906                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1777688                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1777688                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1777688                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1777688                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1777688                       # number of overall hits
system.cpu2.icache.overall_hits::total        1777688                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     29396342                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     29396342                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     29396342                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     29396342                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     29396342                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     29396342                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1777741                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1777741                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1777741                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1777741                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1777741                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1777741                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 554647.962264                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 554647.962264                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 554647.962264                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 554647.962264                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 554647.962264                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 554647.962264                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       144885                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 72442.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19639292                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19639292                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19639292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19639292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19639292                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19639292                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 503571.589744                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 503571.589744                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 503571.589744                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 503571.589744                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 503571.589744                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 503571.589744                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4220                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148288286                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4476                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              33129.643878                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.238594                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.761406                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.860307                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.139693                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1193529                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1193529                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       781507                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        781507                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2109                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2109                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1920                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1920                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1975036                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1975036                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1975036                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1975036                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8323                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8323                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8489                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8489                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8489                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8489                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    578129256                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    578129256                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5429382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5429382                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    583558638                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    583558638                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    583558638                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    583558638                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1201852                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1201852                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       781673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       781673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1920                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1920                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1983525                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1983525                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1983525                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1983525                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006925                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006925                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000212                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000212                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004280                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004280                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004280                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004280                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 69461.643158                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 69461.643158                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32707.120482                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32707.120482                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 68742.918836                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68742.918836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 68742.918836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68742.918836                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          914                       # number of writebacks
system.cpu2.dcache.writebacks::total              914                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4144                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4144                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          125                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4269                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4269                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4179                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4179                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4220                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4220                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4220                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4220                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    246557937                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    246557937                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       938653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       938653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    247496590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    247496590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    247496590                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    247496590                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003477                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003477                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002128                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002128                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58999.267050                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 58999.267050                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22893.975610                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22893.975610                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 58648.481043                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58648.481043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 58648.481043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58648.481043                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.057397                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999760207                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1941281.955340                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.057397                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062592                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822207                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1575234                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1575234                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1575234                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1575234                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1575234                       # number of overall hits
system.cpu3.icache.overall_hits::total        1575234                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27624977                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27624977                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27624977                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27624977                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27624977                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27624977                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1575293                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1575293                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1575293                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1575293                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1575293                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1575293                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 468219.949153                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 468219.949153                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 468219.949153                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 468219.949153                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 468219.949153                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 468219.949153                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     16194270                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     16194270                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     16194270                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     16194270                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     16194270                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     16194270                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 394982.195122                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 394982.195122                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 394982.195122                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 394982.195122                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 394982.195122                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 394982.195122                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5939                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157485050                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6195                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25421.315577                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.791833                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.208167                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881999                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118001                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1097046                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1097046                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       746421                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        746421                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1998                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1998                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1760                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1843467                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1843467                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1843467                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1843467                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15207                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15207                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          608                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          608                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15815                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15815                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15815                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15815                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1614397773                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1614397773                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     69263170                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     69263170                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1683660943                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1683660943                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1683660943                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1683660943                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1112253                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1112253                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       747029                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       747029                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1859282                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1859282                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1859282                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1859282                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013672                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013672                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000814                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000814                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008506                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008506                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008506                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008506                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106161.489643                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106161.489643                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 113919.687500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 113919.687500                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106459.749794                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106459.749794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106459.749794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106459.749794                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       438171                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       146057                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1921                       # number of writebacks
system.cpu3.dcache.writebacks::total             1921                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9326                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9326                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          550                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          550                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9876                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9876                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5881                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5881                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5939                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5939                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5939                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5939                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    477527335                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    477527335                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1516397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1516397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    479043732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    479043732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    479043732                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    479043732                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005287                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005287                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003194                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003194                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003194                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81198.322564                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81198.322564                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26144.775862                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26144.775862                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 80660.672167                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80660.672167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 80660.672167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80660.672167                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
