;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Jetty */
Jetty_SCB__CTRL EQU CYREG_SCB2_CTRL
Jetty_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
Jetty_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
Jetty_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
Jetty_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
Jetty_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
Jetty_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
Jetty_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
Jetty_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
Jetty_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
Jetty_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
Jetty_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
Jetty_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
Jetty_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
Jetty_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
Jetty_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
Jetty_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
Jetty_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
Jetty_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
Jetty_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
Jetty_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
Jetty_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
Jetty_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
Jetty_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
Jetty_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
Jetty_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
Jetty_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
Jetty_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
Jetty_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
Jetty_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
Jetty_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
Jetty_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
Jetty_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
Jetty_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
Jetty_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
Jetty_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
Jetty_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
Jetty_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
Jetty_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
Jetty_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
Jetty_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
Jetty_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
Jetty_SCB__INTR_M EQU CYREG_SCB2_INTR_M
Jetty_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
Jetty_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
Jetty_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
Jetty_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
Jetty_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
Jetty_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
Jetty_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
Jetty_SCB__INTR_S EQU CYREG_SCB2_INTR_S
Jetty_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
Jetty_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
Jetty_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
Jetty_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
Jetty_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
Jetty_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
Jetty_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
Jetty_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
Jetty_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
Jetty_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
Jetty_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
Jetty_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
Jetty_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
Jetty_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
Jetty_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
Jetty_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
Jetty_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
Jetty_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
Jetty_SCB__SS0_POSISTION EQU 0
Jetty_SCB__SS1_POSISTION EQU 1
Jetty_SCB__SS2_POSISTION EQU 2
Jetty_SCB__SS3_POSISTION EQU 3
Jetty_SCB__STATUS EQU CYREG_SCB2_STATUS
Jetty_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
Jetty_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
Jetty_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
Jetty_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
Jetty_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
Jetty_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
Jetty_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
Jetty_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
Jetty_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
Jetty_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Jetty_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Jetty_SCB_IRQ__INTC_MASK EQU 0x800
Jetty_SCB_IRQ__INTC_NUMBER EQU 11
Jetty_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
Jetty_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Jetty_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Jetty_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Jetty_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Jetty_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Jetty_SCBCLK__DIV_ID EQU 0x00000042
Jetty_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Jetty_SCBCLK__PA_DIV_ID EQU 0x000000FF
Jetty_scl__0__DR EQU CYREG_GPIO_PRT5_DR
Jetty_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Jetty_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Jetty_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Jetty_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Jetty_scl__0__HSIOM_GPIO EQU 0
Jetty_scl__0__HSIOM_I2C EQU 14
Jetty_scl__0__HSIOM_I2C_SCL EQU 14
Jetty_scl__0__HSIOM_MASK EQU 0x0000000F
Jetty_scl__0__HSIOM_SHIFT EQU 0
Jetty_scl__0__HSIOM_SPI EQU 15
Jetty_scl__0__HSIOM_SPI_MOSI EQU 15
Jetty_scl__0__HSIOM_UART EQU 9
Jetty_scl__0__HSIOM_UART_RX EQU 9
Jetty_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
Jetty_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Jetty_scl__0__MASK EQU 0x01
Jetty_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Jetty_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Jetty_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Jetty_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Jetty_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Jetty_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Jetty_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Jetty_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Jetty_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Jetty_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Jetty_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Jetty_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Jetty_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Jetty_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Jetty_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Jetty_scl__0__PC EQU CYREG_GPIO_PRT5_PC
Jetty_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Jetty_scl__0__PORT EQU 5
Jetty_scl__0__PS EQU CYREG_GPIO_PRT5_PS
Jetty_scl__0__SHIFT EQU 0
Jetty_scl__DR EQU CYREG_GPIO_PRT5_DR
Jetty_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Jetty_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Jetty_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Jetty_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_scl__INTR EQU CYREG_GPIO_PRT5_INTR
Jetty_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Jetty_scl__MASK EQU 0x01
Jetty_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Jetty_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Jetty_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Jetty_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Jetty_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Jetty_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Jetty_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Jetty_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Jetty_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Jetty_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Jetty_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Jetty_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Jetty_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Jetty_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Jetty_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Jetty_scl__PC EQU CYREG_GPIO_PRT5_PC
Jetty_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
Jetty_scl__PORT EQU 5
Jetty_scl__PS EQU CYREG_GPIO_PRT5_PS
Jetty_scl__SHIFT EQU 0
Jetty_sda__0__DR EQU CYREG_GPIO_PRT5_DR
Jetty_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Jetty_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Jetty_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Jetty_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Jetty_sda__0__HSIOM_GPIO EQU 0
Jetty_sda__0__HSIOM_I2C EQU 14
Jetty_sda__0__HSIOM_I2C_SDA EQU 14
Jetty_sda__0__HSIOM_MASK EQU 0x000000F0
Jetty_sda__0__HSIOM_SHIFT EQU 4
Jetty_sda__0__HSIOM_SPI EQU 15
Jetty_sda__0__HSIOM_SPI_MISO EQU 15
Jetty_sda__0__HSIOM_UART EQU 9
Jetty_sda__0__HSIOM_UART_TX EQU 9
Jetty_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
Jetty_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Jetty_sda__0__MASK EQU 0x02
Jetty_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Jetty_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Jetty_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Jetty_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Jetty_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Jetty_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Jetty_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Jetty_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Jetty_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Jetty_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Jetty_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Jetty_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Jetty_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Jetty_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Jetty_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Jetty_sda__0__PC EQU CYREG_GPIO_PRT5_PC
Jetty_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Jetty_sda__0__PORT EQU 5
Jetty_sda__0__PS EQU CYREG_GPIO_PRT5_PS
Jetty_sda__0__SHIFT EQU 1
Jetty_sda__DR EQU CYREG_GPIO_PRT5_DR
Jetty_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Jetty_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Jetty_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Jetty_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_sda__INTR EQU CYREG_GPIO_PRT5_INTR
Jetty_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Jetty_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Jetty_sda__MASK EQU 0x02
Jetty_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Jetty_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Jetty_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Jetty_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Jetty_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Jetty_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Jetty_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Jetty_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Jetty_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Jetty_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Jetty_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Jetty_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Jetty_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Jetty_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Jetty_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Jetty_sda__PC EQU CYREG_GPIO_PRT5_PC
Jetty_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
Jetty_sda__PORT EQU 5
Jetty_sda__PS EQU CYREG_GPIO_PRT5_PS
Jetty_sda__SHIFT EQU 1

/* DBG_UART */
DBG_UART_rx__0__DR EQU CYREG_GPIO_PRT6_DR
DBG_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
DBG_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
DBG_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
DBG_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
DBG_UART_rx__0__HSIOM_GPIO EQU 0
DBG_UART_rx__0__HSIOM_I2C EQU 14
DBG_UART_rx__0__HSIOM_I2C_SCL EQU 14
DBG_UART_rx__0__HSIOM_MASK EQU 0x0000000F
DBG_UART_rx__0__HSIOM_SHIFT EQU 0
DBG_UART_rx__0__HSIOM_SPI EQU 15
DBG_UART_rx__0__HSIOM_SPI_MOSI EQU 15
DBG_UART_rx__0__HSIOM_UART EQU 9
DBG_UART_rx__0__HSIOM_UART_RX EQU 9
DBG_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_rx__0__INTR EQU CYREG_GPIO_PRT6_INTR
DBG_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
DBG_UART_rx__0__MASK EQU 0x01
DBG_UART_rx__0__PC EQU CYREG_GPIO_PRT6_PC
DBG_UART_rx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
DBG_UART_rx__0__PORT EQU 6
DBG_UART_rx__0__PS EQU CYREG_GPIO_PRT6_PS
DBG_UART_rx__0__SHIFT EQU 0
DBG_UART_rx__DR EQU CYREG_GPIO_PRT6_DR
DBG_UART_rx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
DBG_UART_rx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
DBG_UART_rx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
DBG_UART_rx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_rx__INTR EQU CYREG_GPIO_PRT6_INTR
DBG_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_rx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
DBG_UART_rx__MASK EQU 0x01
DBG_UART_rx__PC EQU CYREG_GPIO_PRT6_PC
DBG_UART_rx__PC2 EQU CYREG_GPIO_PRT6_PC2
DBG_UART_rx__PORT EQU 6
DBG_UART_rx__PS EQU CYREG_GPIO_PRT6_PS
DBG_UART_rx__SHIFT EQU 0
DBG_UART_SCB__CTRL EQU CYREG_SCB3_CTRL
DBG_UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
DBG_UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
DBG_UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
DBG_UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
DBG_UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
DBG_UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
DBG_UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
DBG_UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
DBG_UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
DBG_UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
DBG_UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
DBG_UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
DBG_UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
DBG_UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
DBG_UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
DBG_UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
DBG_UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
DBG_UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
DBG_UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
DBG_UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
DBG_UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
DBG_UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
DBG_UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
DBG_UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
DBG_UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
DBG_UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
DBG_UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
DBG_UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
DBG_UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
DBG_UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
DBG_UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
DBG_UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
DBG_UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
DBG_UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
DBG_UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
DBG_UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
DBG_UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
DBG_UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
DBG_UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
DBG_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
DBG_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
DBG_UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
DBG_UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
DBG_UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
DBG_UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
DBG_UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
DBG_UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
DBG_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
DBG_UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
DBG_UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
DBG_UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
DBG_UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
DBG_UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
DBG_UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
DBG_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
DBG_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
DBG_UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
DBG_UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
DBG_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
DBG_UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
DBG_UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
DBG_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
DBG_UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
DBG_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
DBG_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
DBG_UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
DBG_UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
DBG_UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
DBG_UART_SCB__SS0_POSISTION EQU 0
DBG_UART_SCB__SS1_POSISTION EQU 1
DBG_UART_SCB__SS2_POSISTION EQU 2
DBG_UART_SCB__SS3_POSISTION EQU 3
DBG_UART_SCB__STATUS EQU CYREG_SCB3_STATUS
DBG_UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
DBG_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
DBG_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
DBG_UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
DBG_UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
DBG_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
DBG_UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
DBG_UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
DBG_UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
DBG_UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
DBG_UART_SCBCLK__DIV_ID EQU 0x00000043
DBG_UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
DBG_UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
DBG_UART_tx__0__DR EQU CYREG_GPIO_PRT6_DR
DBG_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
DBG_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
DBG_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
DBG_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
DBG_UART_tx__0__HSIOM_GPIO EQU 0
DBG_UART_tx__0__HSIOM_I2C EQU 14
DBG_UART_tx__0__HSIOM_I2C_SDA EQU 14
DBG_UART_tx__0__HSIOM_MASK EQU 0x000000F0
DBG_UART_tx__0__HSIOM_SHIFT EQU 4
DBG_UART_tx__0__HSIOM_SPI EQU 15
DBG_UART_tx__0__HSIOM_SPI_MISO EQU 15
DBG_UART_tx__0__HSIOM_UART EQU 9
DBG_UART_tx__0__HSIOM_UART_TX EQU 9
DBG_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_tx__0__INTR EQU CYREG_GPIO_PRT6_INTR
DBG_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
DBG_UART_tx__0__MASK EQU 0x02
DBG_UART_tx__0__PC EQU CYREG_GPIO_PRT6_PC
DBG_UART_tx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
DBG_UART_tx__0__PORT EQU 6
DBG_UART_tx__0__PS EQU CYREG_GPIO_PRT6_PS
DBG_UART_tx__0__SHIFT EQU 1
DBG_UART_tx__DR EQU CYREG_GPIO_PRT6_DR
DBG_UART_tx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
DBG_UART_tx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
DBG_UART_tx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
DBG_UART_tx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_tx__INTR EQU CYREG_GPIO_PRT6_INTR
DBG_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
DBG_UART_tx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
DBG_UART_tx__MASK EQU 0x02
DBG_UART_tx__PC EQU CYREG_GPIO_PRT6_PC
DBG_UART_tx__PC2 EQU CYREG_GPIO_PRT6_PC2
DBG_UART_tx__PORT EQU 6
DBG_UART_tx__PS EQU CYREG_GPIO_PRT6_PS
DBG_UART_tx__SHIFT EQU 1

/* I2C_Brain */
I2C_Brain_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_Brain_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_Brain_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_Brain_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_Brain_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_Brain_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_Brain_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_Brain_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_Brain_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_Brain_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_Brain_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_Brain_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_Brain_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_Brain_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_Brain_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_Brain_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_Brain_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_Brain_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_Brain_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_Brain_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_Brain_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_Brain_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_Brain_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_Brain_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_Brain_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_Brain_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_Brain_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_Brain_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_Brain_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_Brain_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_Brain_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_Brain_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_Brain_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_Brain_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_Brain_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_Brain_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_Brain_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_Brain_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_Brain_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_Brain_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_Brain_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_Brain_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_Brain_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_Brain_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_Brain_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_Brain_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_Brain_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_Brain_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_Brain_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_Brain_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_Brain_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_Brain_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_Brain_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_Brain_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_Brain_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_Brain_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_Brain_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_Brain_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_Brain_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_Brain_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_Brain_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_Brain_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_Brain_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_Brain_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_Brain_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_Brain_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_Brain_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_Brain_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_Brain_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_Brain_SCB__SS0_POSISTION EQU 0
I2C_Brain_SCB__SS1_POSISTION EQU 1
I2C_Brain_SCB__SS2_POSISTION EQU 2
I2C_Brain_SCB__SS3_POSISTION EQU 3
I2C_Brain_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_Brain_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_Brain_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_Brain_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_Brain_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_Brain_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_Brain_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_Brain_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_Brain_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_Brain_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_Brain_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_Brain_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_Brain_SCB_IRQ__INTC_MASK EQU 0x200
I2C_Brain_SCB_IRQ__INTC_NUMBER EQU 9
I2C_Brain_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_Brain_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_Brain_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_Brain_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_Brain_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_Brain_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_Brain_SCBCLK__DIV_ID EQU 0x00000041
I2C_Brain_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_Brain_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_Brain_scl__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_Brain_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Brain_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Brain_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Brain_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_Brain_scl__0__HSIOM_GPIO EQU 0
I2C_Brain_scl__0__HSIOM_I2C EQU 14
I2C_Brain_scl__0__HSIOM_I2C_SCL EQU 14
I2C_Brain_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_Brain_scl__0__HSIOM_SHIFT EQU 0
I2C_Brain_scl__0__HSIOM_SPI EQU 15
I2C_Brain_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_Brain_scl__0__HSIOM_UART EQU 9
I2C_Brain_scl__0__HSIOM_UART_RX EQU 9
I2C_Brain_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_scl__0__MASK EQU 0x01
I2C_Brain_scl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Brain_scl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Brain_scl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Brain_scl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Brain_scl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Brain_scl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Brain_scl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Brain_scl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Brain_scl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Brain_scl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Brain_scl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Brain_scl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Brain_scl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Brain_scl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Brain_scl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Brain_scl__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_Brain_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Brain_scl__0__PORT EQU 1
I2C_Brain_scl__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_Brain_scl__0__SHIFT EQU 0
I2C_Brain_scl__DR EQU CYREG_GPIO_PRT1_DR
I2C_Brain_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Brain_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Brain_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Brain_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_scl__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_scl__MASK EQU 0x01
I2C_Brain_scl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Brain_scl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Brain_scl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Brain_scl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Brain_scl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Brain_scl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Brain_scl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Brain_scl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Brain_scl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Brain_scl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Brain_scl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Brain_scl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Brain_scl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Brain_scl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Brain_scl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Brain_scl__PC EQU CYREG_GPIO_PRT1_PC
I2C_Brain_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Brain_scl__PORT EQU 1
I2C_Brain_scl__PS EQU CYREG_GPIO_PRT1_PS
I2C_Brain_scl__SHIFT EQU 0
I2C_Brain_sda__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_Brain_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Brain_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Brain_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Brain_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_Brain_sda__0__HSIOM_GPIO EQU 0
I2C_Brain_sda__0__HSIOM_I2C EQU 14
I2C_Brain_sda__0__HSIOM_I2C_SDA EQU 14
I2C_Brain_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_Brain_sda__0__HSIOM_SHIFT EQU 4
I2C_Brain_sda__0__HSIOM_SPI EQU 15
I2C_Brain_sda__0__HSIOM_SPI_MISO EQU 15
I2C_Brain_sda__0__HSIOM_UART EQU 9
I2C_Brain_sda__0__HSIOM_UART_TX EQU 9
I2C_Brain_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_sda__0__MASK EQU 0x02
I2C_Brain_sda__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Brain_sda__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Brain_sda__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Brain_sda__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Brain_sda__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Brain_sda__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Brain_sda__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Brain_sda__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Brain_sda__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Brain_sda__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Brain_sda__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Brain_sda__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Brain_sda__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Brain_sda__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Brain_sda__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Brain_sda__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_Brain_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Brain_sda__0__PORT EQU 1
I2C_Brain_sda__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_Brain_sda__0__SHIFT EQU 1
I2C_Brain_sda__DR EQU CYREG_GPIO_PRT1_DR
I2C_Brain_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Brain_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Brain_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Brain_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_sda__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Brain_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Brain_sda__MASK EQU 0x02
I2C_Brain_sda__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Brain_sda__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Brain_sda__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Brain_sda__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Brain_sda__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Brain_sda__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Brain_sda__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Brain_sda__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Brain_sda__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Brain_sda__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Brain_sda__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Brain_sda__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Brain_sda__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Brain_sda__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Brain_sda__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Brain_sda__PC EQU CYREG_GPIO_PRT1_PC
I2C_Brain_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Brain_sda__PORT EQU 1
I2C_Brain_sda__PS EQU CYREG_GPIO_PRT1_PS
I2C_Brain_sda__SHIFT EQU 1

/* INA226_I2C */
INA226_I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
INA226_I2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
INA226_I2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
INA226_I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
INA226_I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
INA226_I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
INA226_I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
INA226_I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
INA226_I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
INA226_I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
INA226_I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
INA226_I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
INA226_I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
INA226_I2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
INA226_I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
INA226_I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
INA226_I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
INA226_I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
INA226_I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
INA226_I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
INA226_I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
INA226_I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
INA226_I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
INA226_I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
INA226_I2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
INA226_I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
INA226_I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
INA226_I2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
INA226_I2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
INA226_I2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
INA226_I2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
INA226_I2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
INA226_I2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
INA226_I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
INA226_I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
INA226_I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
INA226_I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
INA226_I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
INA226_I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
INA226_I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
INA226_I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
INA226_I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
INA226_I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
INA226_I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
INA226_I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
INA226_I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
INA226_I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
INA226_I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
INA226_I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
INA226_I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
INA226_I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
INA226_I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
INA226_I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
INA226_I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
INA226_I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
INA226_I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
INA226_I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
INA226_I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
INA226_I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
INA226_I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
INA226_I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
INA226_I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
INA226_I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
INA226_I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
INA226_I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
INA226_I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
INA226_I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
INA226_I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
INA226_I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
INA226_I2C_SCB__SS0_POSISTION EQU 0
INA226_I2C_SCB__SS1_POSISTION EQU 1
INA226_I2C_SCB__SS2_POSISTION EQU 2
INA226_I2C_SCB__SS3_POSISTION EQU 3
INA226_I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
INA226_I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
INA226_I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
INA226_I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
INA226_I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
INA226_I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
INA226_I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
INA226_I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
INA226_I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
INA226_I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
INA226_I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
INA226_I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
INA226_I2C_SCB_IRQ__INTC_MASK EQU 0x400
INA226_I2C_SCB_IRQ__INTC_NUMBER EQU 10
INA226_I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
INA226_I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
INA226_I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
INA226_I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
INA226_I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
INA226_I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
INA226_I2C_SCBCLK__DIV_ID EQU 0x00000040
INA226_I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
INA226_I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
INA226_I2C_scl__0__DR EQU CYREG_GPIO_PRT0_DR
INA226_I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
INA226_I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
INA226_I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
INA226_I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INA226_I2C_scl__0__HSIOM_GPIO EQU 0
INA226_I2C_scl__0__HSIOM_I2C EQU 14
INA226_I2C_scl__0__HSIOM_I2C_SCL EQU 14
INA226_I2C_scl__0__HSIOM_MASK EQU 0x000F0000
INA226_I2C_scl__0__HSIOM_SHIFT EQU 16
INA226_I2C_scl__0__HSIOM_SPI EQU 15
INA226_I2C_scl__0__HSIOM_SPI_MOSI EQU 15
INA226_I2C_scl__0__HSIOM_UART EQU 9
INA226_I2C_scl__0__HSIOM_UART_RX EQU 9
INA226_I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_scl__0__INTR EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_scl__0__MASK EQU 0x10
INA226_I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
INA226_I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
INA226_I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
INA226_I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
INA226_I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
INA226_I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
INA226_I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
INA226_I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
INA226_I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
INA226_I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
INA226_I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
INA226_I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
INA226_I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
INA226_I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
INA226_I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
INA226_I2C_scl__0__PC EQU CYREG_GPIO_PRT0_PC
INA226_I2C_scl__0__PC2 EQU CYREG_GPIO_PRT0_PC2
INA226_I2C_scl__0__PORT EQU 0
INA226_I2C_scl__0__PS EQU CYREG_GPIO_PRT0_PS
INA226_I2C_scl__0__SHIFT EQU 4
INA226_I2C_scl__DR EQU CYREG_GPIO_PRT0_DR
INA226_I2C_scl__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
INA226_I2C_scl__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
INA226_I2C_scl__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
INA226_I2C_scl__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_scl__INTR EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_scl__INTSTAT EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_scl__MASK EQU 0x10
INA226_I2C_scl__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
INA226_I2C_scl__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
INA226_I2C_scl__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
INA226_I2C_scl__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
INA226_I2C_scl__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
INA226_I2C_scl__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
INA226_I2C_scl__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
INA226_I2C_scl__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
INA226_I2C_scl__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
INA226_I2C_scl__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
INA226_I2C_scl__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
INA226_I2C_scl__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
INA226_I2C_scl__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
INA226_I2C_scl__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
INA226_I2C_scl__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
INA226_I2C_scl__PC EQU CYREG_GPIO_PRT0_PC
INA226_I2C_scl__PC2 EQU CYREG_GPIO_PRT0_PC2
INA226_I2C_scl__PORT EQU 0
INA226_I2C_scl__PS EQU CYREG_GPIO_PRT0_PS
INA226_I2C_scl__SHIFT EQU 4
INA226_I2C_sda__0__DR EQU CYREG_GPIO_PRT0_DR
INA226_I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
INA226_I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
INA226_I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
INA226_I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INA226_I2C_sda__0__HSIOM_GPIO EQU 0
INA226_I2C_sda__0__HSIOM_I2C EQU 14
INA226_I2C_sda__0__HSIOM_I2C_SDA EQU 14
INA226_I2C_sda__0__HSIOM_MASK EQU 0x00F00000
INA226_I2C_sda__0__HSIOM_SHIFT EQU 20
INA226_I2C_sda__0__HSIOM_SPI EQU 15
INA226_I2C_sda__0__HSIOM_SPI_MISO EQU 15
INA226_I2C_sda__0__HSIOM_UART EQU 9
INA226_I2C_sda__0__HSIOM_UART_TX EQU 9
INA226_I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_sda__0__INTR EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_sda__0__MASK EQU 0x20
INA226_I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
INA226_I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
INA226_I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
INA226_I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
INA226_I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
INA226_I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
INA226_I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
INA226_I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
INA226_I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
INA226_I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
INA226_I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
INA226_I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
INA226_I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
INA226_I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
INA226_I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
INA226_I2C_sda__0__PC EQU CYREG_GPIO_PRT0_PC
INA226_I2C_sda__0__PC2 EQU CYREG_GPIO_PRT0_PC2
INA226_I2C_sda__0__PORT EQU 0
INA226_I2C_sda__0__PS EQU CYREG_GPIO_PRT0_PS
INA226_I2C_sda__0__SHIFT EQU 5
INA226_I2C_sda__DR EQU CYREG_GPIO_PRT0_DR
INA226_I2C_sda__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
INA226_I2C_sda__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
INA226_I2C_sda__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
INA226_I2C_sda__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_sda__INTR EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
INA226_I2C_sda__INTSTAT EQU CYREG_GPIO_PRT0_INTR
INA226_I2C_sda__MASK EQU 0x20
INA226_I2C_sda__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
INA226_I2C_sda__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
INA226_I2C_sda__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
INA226_I2C_sda__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
INA226_I2C_sda__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
INA226_I2C_sda__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
INA226_I2C_sda__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
INA226_I2C_sda__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
INA226_I2C_sda__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
INA226_I2C_sda__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
INA226_I2C_sda__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
INA226_I2C_sda__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
INA226_I2C_sda__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
INA226_I2C_sda__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
INA226_I2C_sda__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
INA226_I2C_sda__PC EQU CYREG_GPIO_PRT0_PC
INA226_I2C_sda__PC2 EQU CYREG_GPIO_PRT0_PC2
INA226_I2C_sda__PORT EQU 0
INA226_I2C_sda__PS EQU CYREG_GPIO_PRT0_PS
INA226_I2C_sda__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101111A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
