INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/Basys-3-FPGA-projects/TestBench/TestBench.srcs/sources_1/new/LedSwCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LedSwCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/Basys-3-FPGA-projects/TestBench/TestBench.srcs/sim_1/new/TB_LedSwCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_LedSwCounter
