Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 14:37:14 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_121/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.744      -11.186                     23                 2961       -0.037       -0.560                     30                 2961        1.725        0.000                       0                  2962  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.744      -11.186                     23                 2961       -0.037       -0.560                     30                 2961        1.725        0.000                       0                  2962  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           23  Failing Endpoints,  Worst Slack       -0.744ns,  Total Violation      -11.186ns
Hold  :           30  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.560ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 genblk1[172].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 2.019ns (43.692%)  route 2.602ns (56.308%))
  Logic Levels:           22  (CARRY8=12 LUT2=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 5.752 - 4.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.210ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.190ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, estimated)     1.282     2.243    genblk1[172].reg_in/CLK
    SLICE_X133Y446       FDRE                                         r  genblk1[172].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y446       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.319 f  genblk1[172].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.103     2.422    genblk1[172].reg_in/reg_out_reg[7]_0[0]
    SLICE_X134Y446       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.511 r  genblk1[172].reg_in/reg_out[7]_i_1547/O
                         net (fo=2, estimated)        0.146     2.657    genblk1[172].reg_in/reg_out_reg[5]_0[1]
    SLICE_X133Y446       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.780 r  genblk1[172].reg_in/reg_out[7]_i_1551/O
                         net (fo=1, routed)           0.022     2.802    conv/mul88/reg_out[7]_i_1117_0[5]
    SLICE_X133Y446       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     2.933 r  conv/mul88/reg_out_reg[7]_i_1110/O[6]
                         net (fo=2, estimated)        0.245     3.178    conv/add000180/I41[7]
    SLICE_X131Y447       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.231 r  conv/add000180/reg_out[7]_i_1111/O
                         net (fo=1, routed)           0.015     3.246    conv/add000180/reg_out[7]_i_1111_n_0
    SLICE_X131Y447       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.363 r  conv/add000180/reg_out_reg[7]_i_648/CO[7]
                         net (fo=1, estimated)        0.026     3.389    conv/add000180/reg_out_reg[7]_i_648_n_0
    SLICE_X131Y448       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.471 r  conv/add000180/reg_out_reg[7]_i_1100/O[3]
                         net (fo=2, estimated)        0.214     3.685    conv/add000180/reg_out_reg[7]_i_1100_n_12
    SLICE_X132Y449       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.735 r  conv/add000180/reg_out[7]_i_1105/O
                         net (fo=1, routed)           0.009     3.744    conv/add000180/reg_out[7]_i_1105_n_0
    SLICE_X132Y449       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     3.924 r  conv/add000180/reg_out_reg[7]_i_623/O[5]
                         net (fo=2, estimated)        0.264     4.188    conv/add000180/reg_out_reg[7]_i_623_n_10
    SLICE_X133Y449       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.240 r  conv/add000180/reg_out[23]_i_786/O
                         net (fo=1, routed)           0.014     4.254    conv/add000180/reg_out[23]_i_786_n_0
    SLICE_X133Y449       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.095     4.349 r  conv/add000180/reg_out_reg[23]_i_511/O[5]
                         net (fo=1, estimated)        0.406     4.755    conv/add000180/reg_out_reg[23]_i_511_n_10
    SLICE_X128Y449       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.791 r  conv/add000180/reg_out[23]_i_368/O
                         net (fo=1, routed)           0.010     4.801    conv/add000180/reg_out[23]_i_368_n_0
    SLICE_X128Y449       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.916 r  conv/add000180/reg_out_reg[23]_i_224/CO[7]
                         net (fo=1, estimated)        0.052     4.968    conv/add000180/reg_out_reg[23]_i_224_n_0
    SLICE_X128Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.024 r  conv/add000180/reg_out_reg[23]_i_202/O[0]
                         net (fo=1, estimated)        0.213     5.237    conv/add000180/reg_out_reg[23]_i_202_n_15
    SLICE_X127Y449       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.276 r  conv/add000180/reg_out[23]_i_121/O
                         net (fo=1, routed)           0.015     5.291    conv/add000180/reg_out[23]_i_121_n_0
    SLICE_X127Y449       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.408 r  conv/add000180/reg_out_reg[23]_i_63/CO[7]
                         net (fo=1, estimated)        0.052     5.460    conv/add000180/reg_out_reg[23]_i_63_n_0
    SLICE_X127Y450       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.516 r  conv/add000180/reg_out_reg[23]_i_58/O[0]
                         net (fo=2, estimated)        0.285     5.801    conv/add000180/reg_out_reg[23]_i_58_n_15
    SLICE_X124Y453       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     5.836 r  conv/add000180/reg_out[23]_i_62/O
                         net (fo=1, routed)           0.009     5.845    conv/add000180/reg_out[23]_i_62_n_0
    SLICE_X124Y453       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     5.977 r  conv/add000180/reg_out_reg[23]_i_27/O[2]
                         net (fo=1, estimated)        0.226     6.203    conv/add000180/reg_out_reg[23]_i_27_n_13
    SLICE_X124Y458       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.239 r  conv/add000180/reg_out[23]_i_14/O
                         net (fo=1, routed)           0.009     6.248    conv/add000180/reg_out[23]_i_14_n_0
    SLICE_X124Y458       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.428 r  conv/add000180/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.230     6.658    conv/add000181/reg_out_reg[23][21]
    SLICE_X124Y461       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.693 r  conv/add000181/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     6.704    conv/add000181/reg_out[23]_i_5_n_0
    SLICE_X124Y461       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     6.838 r  conv/add000181/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.864    reg_out/D[23]
    SLICE_X124Y461       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, estimated)     1.082     5.752    reg_out/CLK
    SLICE_X124Y461       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.378     6.131    
                         clock uncertainty           -0.035     6.095    
    SLICE_X124Y461       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.120    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 -0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 demux/genblk1[43].z_reg[43][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[43].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.059ns (29.353%)  route 0.142ns (70.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.097ns (routing 0.190ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.210ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, estimated)     1.097     1.767    demux/CLK
    SLICE_X131Y482       FDRE                                         r  demux/genblk1[43].z_reg[43][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y482       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.826 r  demux/genblk1[43].z_reg[43][7]/Q
                         net (fo=1, estimated)        0.142     1.968    genblk1[43].reg_in/D[7]
    SLICE_X131Y478       FDRE                                         r  genblk1[43].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, estimated)     1.295     2.256    genblk1[43].reg_in/CLK
    SLICE_X131Y478       FDRE                                         r  genblk1[43].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.311     1.945    
    SLICE_X131Y478       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.005    genblk1[43].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y493  demux/genblk1[300].z_reg[300][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y497  demux/genblk1[300].z_reg[300][1]/C



